
WS2812Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007888  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08007a18  08007a18  00017a18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d50  08007d50  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08007d50  08007d50  00017d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d58  08007d58  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d58  08007d58  00017d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d5c  08007d5c  00017d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08007d60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          00000364  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003c0  200003c0  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000108b9  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002613  00000000  00000000  00030988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f10  00000000  00000000  00032fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bc2  00000000  00000000  00033eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000212c2  00000000  00000000  00034a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000123f3  00000000  00000000  00055d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce313  00000000  00000000  00068127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004844  00000000  00000000  0013643c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0013ac80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007a00 	.word	0x08007a00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08007a00 	.word	0x08007a00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd0:	f000 b970 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9e08      	ldr	r6, [sp, #32]
 8000bf2:	460d      	mov	r5, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	460f      	mov	r7, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4694      	mov	ip, r2
 8000c00:	d965      	bls.n	8000cce <__udivmoddi4+0xe2>
 8000c02:	fab2 f382 	clz	r3, r2
 8000c06:	b143      	cbz	r3, 8000c1a <__udivmoddi4+0x2e>
 8000c08:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c0c:	f1c3 0220 	rsb	r2, r3, #32
 8000c10:	409f      	lsls	r7, r3
 8000c12:	fa20 f202 	lsr.w	r2, r0, r2
 8000c16:	4317      	orrs	r7, r2
 8000c18:	409c      	lsls	r4, r3
 8000c1a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1e:	fa1f f58c 	uxth.w	r5, ip
 8000c22:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c26:	0c22      	lsrs	r2, r4, #16
 8000c28:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c2c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c30:	fb01 f005 	mul.w	r0, r1, r5
 8000c34:	4290      	cmp	r0, r2
 8000c36:	d90a      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c38:	eb1c 0202 	adds.w	r2, ip, r2
 8000c3c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c40:	f080 811c 	bcs.w	8000e7c <__udivmoddi4+0x290>
 8000c44:	4290      	cmp	r0, r2
 8000c46:	f240 8119 	bls.w	8000e7c <__udivmoddi4+0x290>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	4462      	add	r2, ip
 8000c4e:	1a12      	subs	r2, r2, r0
 8000c50:	b2a4      	uxth	r4, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5e:	fb00 f505 	mul.w	r5, r0, r5
 8000c62:	42a5      	cmp	r5, r4
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x90>
 8000c66:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6e:	f080 8107 	bcs.w	8000e80 <__udivmoddi4+0x294>
 8000c72:	42a5      	cmp	r5, r4
 8000c74:	f240 8104 	bls.w	8000e80 <__udivmoddi4+0x294>
 8000c78:	4464      	add	r4, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c80:	1b64      	subs	r4, r4, r5
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11e      	cbz	r6, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40dc      	lsrs	r4, r3
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0xbc>
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	f000 80ed 	beq.w	8000e76 <__udivmoddi4+0x28a>
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e9c6 0500 	strd	r0, r5, [r6]
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca8:	fab3 f183 	clz	r1, r3
 8000cac:	2900      	cmp	r1, #0
 8000cae:	d149      	bne.n	8000d44 <__udivmoddi4+0x158>
 8000cb0:	42ab      	cmp	r3, r5
 8000cb2:	d302      	bcc.n	8000cba <__udivmoddi4+0xce>
 8000cb4:	4282      	cmp	r2, r0
 8000cb6:	f200 80f8 	bhi.w	8000eaa <__udivmoddi4+0x2be>
 8000cba:	1a84      	subs	r4, r0, r2
 8000cbc:	eb65 0203 	sbc.w	r2, r5, r3
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d0e2      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	e9c6 4700 	strd	r4, r7, [r6]
 8000ccc:	e7df      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xe6>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f382 	clz	r3, r2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x210>
 8000cdc:	1a8a      	subs	r2, r1, r2
 8000cde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce2:	fa1f fe8c 	uxth.w	lr, ip
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cec:	fb07 2015 	mls	r0, r7, r5, r2
 8000cf0:	0c22      	lsrs	r2, r4, #16
 8000cf2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf6:	fb0e f005 	mul.w	r0, lr, r5
 8000cfa:	4290      	cmp	r0, r2
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x124>
 8000cfe:	eb1c 0202 	adds.w	r2, ip, r2
 8000d02:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d06:	d202      	bcs.n	8000d0e <__udivmoddi4+0x122>
 8000d08:	4290      	cmp	r0, r2
 8000d0a:	f200 80cb 	bhi.w	8000ea4 <__udivmoddi4+0x2b8>
 8000d0e:	4645      	mov	r5, r8
 8000d10:	1a12      	subs	r2, r2, r0
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d18:	fb07 2210 	mls	r2, r7, r0, r2
 8000d1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d20:	fb0e fe00 	mul.w	lr, lr, r0
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x14e>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d30:	d202      	bcs.n	8000d38 <__udivmoddi4+0x14c>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	f200 80bb 	bhi.w	8000eae <__udivmoddi4+0x2c2>
 8000d38:	4610      	mov	r0, r2
 8000d3a:	eba4 040e 	sub.w	r4, r4, lr
 8000d3e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d42:	e79f      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d44:	f1c1 0720 	rsb	r7, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d52:	fa05 f401 	lsl.w	r4, r5, r1
 8000d56:	fa20 f307 	lsr.w	r3, r0, r7
 8000d5a:	40fd      	lsrs	r5, r7
 8000d5c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d66:	fa1f fe8c 	uxth.w	lr, ip
 8000d6a:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d74:	fb08 f50e 	mul.w	r5, r8, lr
 8000d78:	42a5      	cmp	r5, r4
 8000d7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7e:	fa00 f001 	lsl.w	r0, r0, r1
 8000d82:	d90b      	bls.n	8000d9c <__udivmoddi4+0x1b0>
 8000d84:	eb1c 0404 	adds.w	r4, ip, r4
 8000d88:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d8c:	f080 8088 	bcs.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d90:	42a5      	cmp	r5, r4
 8000d92:	f240 8085 	bls.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	4464      	add	r4, ip
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	b29d      	uxth	r5, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dac:	fb03 fe0e 	mul.w	lr, r3, lr
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1da>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dbc:	d26c      	bcs.n	8000e98 <__udivmoddi4+0x2ac>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	d96a      	bls.n	8000e98 <__udivmoddi4+0x2ac>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	4464      	add	r4, ip
 8000dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dca:	fba3 9502 	umull	r9, r5, r3, r2
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	42ac      	cmp	r4, r5
 8000dd4:	46c8      	mov	r8, r9
 8000dd6:	46ae      	mov	lr, r5
 8000dd8:	d356      	bcc.n	8000e88 <__udivmoddi4+0x29c>
 8000dda:	d053      	beq.n	8000e84 <__udivmoddi4+0x298>
 8000ddc:	b156      	cbz	r6, 8000df4 <__udivmoddi4+0x208>
 8000dde:	ebb0 0208 	subs.w	r2, r0, r8
 8000de2:	eb64 040e 	sbc.w	r4, r4, lr
 8000de6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dea:	40ca      	lsrs	r2, r1
 8000dec:	40cc      	lsrs	r4, r1
 8000dee:	4317      	orrs	r7, r2
 8000df0:	e9c6 7400 	strd	r7, r4, [r6]
 8000df4:	4618      	mov	r0, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfc:	f1c3 0120 	rsb	r1, r3, #32
 8000e00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e04:	fa20 f201 	lsr.w	r2, r0, r1
 8000e08:	fa25 f101 	lsr.w	r1, r5, r1
 8000e0c:	409d      	lsls	r5, r3
 8000e0e:	432a      	orrs	r2, r5
 8000e10:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e14:	fa1f fe8c 	uxth.w	lr, ip
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e20:	0c11      	lsrs	r1, r2, #16
 8000e22:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e26:	fb00 f50e 	mul.w	r5, r0, lr
 8000e2a:	428d      	cmp	r5, r1
 8000e2c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x258>
 8000e32:	eb1c 0101 	adds.w	r1, ip, r1
 8000e36:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3a:	d22f      	bcs.n	8000e9c <__udivmoddi4+0x2b0>
 8000e3c:	428d      	cmp	r5, r1
 8000e3e:	d92d      	bls.n	8000e9c <__udivmoddi4+0x2b0>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	1b49      	subs	r1, r1, r5
 8000e46:	b292      	uxth	r2, r2
 8000e48:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e4c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e54:	fb05 f10e 	mul.w	r1, r5, lr
 8000e58:	4291      	cmp	r1, r2
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x282>
 8000e5c:	eb1c 0202 	adds.w	r2, ip, r2
 8000e60:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e64:	d216      	bcs.n	8000e94 <__udivmoddi4+0x2a8>
 8000e66:	4291      	cmp	r1, r2
 8000e68:	d914      	bls.n	8000e94 <__udivmoddi4+0x2a8>
 8000e6a:	3d02      	subs	r5, #2
 8000e6c:	4462      	add	r2, ip
 8000e6e:	1a52      	subs	r2, r2, r1
 8000e70:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e74:	e738      	b.n	8000ce8 <__udivmoddi4+0xfc>
 8000e76:	4631      	mov	r1, r6
 8000e78:	4630      	mov	r0, r6
 8000e7a:	e708      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000e7c:	4639      	mov	r1, r7
 8000e7e:	e6e6      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e80:	4610      	mov	r0, r2
 8000e82:	e6fb      	b.n	8000c7c <__udivmoddi4+0x90>
 8000e84:	4548      	cmp	r0, r9
 8000e86:	d2a9      	bcs.n	8000ddc <__udivmoddi4+0x1f0>
 8000e88:	ebb9 0802 	subs.w	r8, r9, r2
 8000e8c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e90:	3b01      	subs	r3, #1
 8000e92:	e7a3      	b.n	8000ddc <__udivmoddi4+0x1f0>
 8000e94:	4645      	mov	r5, r8
 8000e96:	e7ea      	b.n	8000e6e <__udivmoddi4+0x282>
 8000e98:	462b      	mov	r3, r5
 8000e9a:	e794      	b.n	8000dc6 <__udivmoddi4+0x1da>
 8000e9c:	4640      	mov	r0, r8
 8000e9e:	e7d1      	b.n	8000e44 <__udivmoddi4+0x258>
 8000ea0:	46d0      	mov	r8, sl
 8000ea2:	e77b      	b.n	8000d9c <__udivmoddi4+0x1b0>
 8000ea4:	3d02      	subs	r5, #2
 8000ea6:	4462      	add	r2, ip
 8000ea8:	e732      	b.n	8000d10 <__udivmoddi4+0x124>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e70a      	b.n	8000cc4 <__udivmoddi4+0xd8>
 8000eae:	4464      	add	r4, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e742      	b.n	8000d3a <__udivmoddi4+0x14e>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <WS2812_Init>:
        pulseWith = LOW_BIT; // Adjust based on your timing requirements
    }
}

void WS2812_Init(WS2812Controller *controller, TIM_HandleTypeDef *htim, UART_HandleTypeDef *huart, uint32_t channel, uint16_t numLeds)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b089      	sub	sp, #36	; 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	603b      	str	r3, [r7, #0]
    char str[] = "WS2812_Init\r\n";
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <WS2812_Init+0x80>)
 8000ec8:	f107 0410 	add.w	r4, r7, #16
 8000ecc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ece:	c407      	stmia	r4!, {r0, r1, r2}
 8000ed0:	8023      	strh	r3, [r4, #0]
    controller->huart = huart;
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	687a      	ldr	r2, [r7, #4]
 8000ed6:	605a      	str	r2, [r3, #4]
    controller->htim = htim;
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	68ba      	ldr	r2, [r7, #8]
 8000edc:	601a      	str	r2, [r3, #0]
    controller->channel = channel;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	683a      	ldr	r2, [r7, #0]
 8000ee2:	609a      	str	r2, [r3, #8]
    controller->numLeds = numLeds;
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000ee8:	819a      	strh	r2, [r3, #12]
    for (uint16_t i = 0; i < controller->numLeds * 3; i++)
 8000eea:	2300      	movs	r3, #0
 8000eec:	83fb      	strh	r3, [r7, #30]
 8000eee:	e007      	b.n	8000f00 <WS2812_Init+0x48>
    {
        controller->ledData[i] = 0;
 8000ef0:	8bfb      	ldrh	r3, [r7, #30]
 8000ef2:	68fa      	ldr	r2, [r7, #12]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	739a      	strb	r2, [r3, #14]
    for (uint16_t i = 0; i < controller->numLeds * 3; i++)
 8000efa:	8bfb      	ldrh	r3, [r7, #30]
 8000efc:	3301      	adds	r3, #1
 8000efe:	83fb      	strh	r3, [r7, #30]
 8000f00:	8bfa      	ldrh	r2, [r7, #30]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	899b      	ldrh	r3, [r3, #12]
 8000f06:	4619      	mov	r1, r3
 8000f08:	460b      	mov	r3, r1
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	440b      	add	r3, r1
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	dbee      	blt.n	8000ef0 <WS2812_Init+0x38>
    }
    HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	685c      	ldr	r4, [r3, #4]
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff f958 	bl	80001d0 <strlen>
 8000f20:	4603      	mov	r3, r0
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	f107 0110 	add.w	r1, r7, #16
 8000f28:	2364      	movs	r3, #100	; 0x64
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	f004 fc68 	bl	8005800 <HAL_UART_Transmit>
}
 8000f30:	bf00      	nop
 8000f32:	3724      	adds	r7, #36	; 0x24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd90      	pop	{r4, r7, pc}
 8000f38:	08007a18 	.word	0x08007a18

08000f3c <WS2812_SetColor>:

void WS2812_SetColor(WS2812Controller *controller, uint16_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 8000f3c:	b5b0      	push	{r4, r5, r7, lr}
 8000f3e:	b098      	sub	sp, #96	; 0x60
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	4608      	mov	r0, r1
 8000f46:	4611      	mov	r1, r2
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	807b      	strh	r3, [r7, #2]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	707b      	strb	r3, [r7, #1]
 8000f52:	4613      	mov	r3, r2
 8000f54:	703b      	strb	r3, [r7, #0]
    char str[80];
    if (index < controller->numLeds)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	899b      	ldrh	r3, [r3, #12]
 8000f5a:	887a      	ldrh	r2, [r7, #2]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	f080 808b 	bcs.w	8001078 <WS2812_SetColor+0x13c>
    {
        float angle = 90 - controller->brightness; // in Grad
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8000f68:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f74:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        angle = angle * _PI / 180;                 // in Rad
 8000f78:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001080 <WS2812_SetColor+0x144>
 8000f7c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8000f80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f84:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8001084 <WS2812_SetColor+0x148>
 8000f88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // Apply brightness
        red = red / tan(angle);
 8000f90:	787b      	ldrb	r3, [r7, #1]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fac6 	bl	8000524 <__aeabi_i2d>
 8000f98:	4604      	mov	r4, r0
 8000f9a:	460d      	mov	r5, r1
 8000f9c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8000f9e:	f7ff fad3 	bl	8000548 <__aeabi_f2d>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	ec43 2b10 	vmov	d0, r2, r3
 8000faa:	f005 fc89 	bl	80068c0 <tan>
 8000fae:	ec53 2b10 	vmov	r2, r3, d0
 8000fb2:	4620      	mov	r0, r4
 8000fb4:	4629      	mov	r1, r5
 8000fb6:	f7ff fc49 	bl	800084c <__aeabi_ddiv>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f7ff fddb 	bl	8000b7c <__aeabi_d2uiz>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	707b      	strb	r3, [r7, #1]
        green = green / tan(angle);
 8000fca:	783b      	ldrb	r3, [r7, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff faa9 	bl	8000524 <__aeabi_i2d>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	460d      	mov	r5, r1
 8000fd6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8000fd8:	f7ff fab6 	bl	8000548 <__aeabi_f2d>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	ec43 2b10 	vmov	d0, r2, r3
 8000fe4:	f005 fc6c 	bl	80068c0 <tan>
 8000fe8:	ec53 2b10 	vmov	r2, r3, d0
 8000fec:	4620      	mov	r0, r4
 8000fee:	4629      	mov	r1, r5
 8000ff0:	f7ff fc2c 	bl	800084c <__aeabi_ddiv>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f7ff fdbe 	bl	8000b7c <__aeabi_d2uiz>
 8001000:	4603      	mov	r3, r0
 8001002:	703b      	strb	r3, [r7, #0]
        blue = blue / tan(angle);
 8001004:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fa8b 	bl	8000524 <__aeabi_i2d>
 800100e:	4604      	mov	r4, r0
 8001010:	460d      	mov	r5, r1
 8001012:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001014:	f7ff fa98 	bl	8000548 <__aeabi_f2d>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	ec43 2b10 	vmov	d0, r2, r3
 8001020:	f005 fc4e 	bl	80068c0 <tan>
 8001024:	ec53 2b10 	vmov	r2, r3, d0
 8001028:	4620      	mov	r0, r4
 800102a:	4629      	mov	r1, r5
 800102c:	f7ff fc0e 	bl	800084c <__aeabi_ddiv>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	4610      	mov	r0, r2
 8001036:	4619      	mov	r1, r3
 8001038:	f7ff fda0 	bl	8000b7c <__aeabi_d2uiz>
 800103c:	4603      	mov	r3, r0
 800103e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
        sprintf(str, "\tGREEN [%ld]\r\n", green);
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
        sprintf(str, "\tBLUE  [%ld]\r\n", blue);
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
#endif
        controller->ledData[index * 3] = green;
 8001042:	887a      	ldrh	r2, [r7, #2]
 8001044:	4613      	mov	r3, r2
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	4413      	add	r3, r2
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	783a      	ldrb	r2, [r7, #0]
 8001050:	739a      	strb	r2, [r3, #14]
        controller->ledData[index * 3 + 1] = red;
 8001052:	887a      	ldrh	r2, [r7, #2]
 8001054:	4613      	mov	r3, r2
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	4413      	add	r3, r2
 800105a:	3301      	adds	r3, #1
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	4413      	add	r3, r2
 8001060:	787a      	ldrb	r2, [r7, #1]
 8001062:	739a      	strb	r2, [r3, #14]
        controller->ledData[index * 3 + 2] = blue;
 8001064:	887a      	ldrh	r2, [r7, #2]
 8001066:	4613      	mov	r3, r2
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	4413      	add	r3, r2
 800106c:	3302      	adds	r3, #2
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 8001076:	739a      	strb	r2, [r3, #14]
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
        sprintf(str, "\tblue  [%ld]\r\n", controller->ledData[index * 3 + 2]);
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
#endif
    }
}
 8001078:	bf00      	nop
 800107a:	3760      	adds	r7, #96	; 0x60
 800107c:	46bd      	mov	sp, r7
 800107e:	bdb0      	pop	{r4, r5, r7, pc}
 8001080:	40490fd0 	.word	0x40490fd0
 8001084:	43340000 	.word	0x43340000

08001088 <WS2812_SetBrightness>:

void WS2812_SetBrightness(WS2812Controller *controller, uint8_t brightness)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	70fb      	strb	r3, [r7, #3]
    if (brightness > 45)
 8001094:	78fb      	ldrb	r3, [r7, #3]
 8001096:	2b2d      	cmp	r3, #45	; 0x2d
 8001098:	d904      	bls.n	80010a4 <WS2812_SetBrightness+0x1c>
        controller->brightness = 45;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	222d      	movs	r2, #45	; 0x2d
 800109e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    else
        controller->brightness = brightness;
}
 80010a2:	e003      	b.n	80010ac <WS2812_SetBrightness+0x24>
        controller->brightness = brightness;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <WS2812_Update>:

void WS2812_Update(WS2812Controller *controller)
{
 80010b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010bc:	b097      	sub	sp, #92	; 0x5c
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	466b      	mov	r3, sp
 80010c4:	461e      	mov	r6, r3
    // Debug string
    char str[50];

    uint16_t pwmData[(controller->numLeds * 24) + DELAY]; // 222 bits 24 bit/LED
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	899b      	ldrh	r3, [r3, #12]
 80010ca:	461a      	mov	r2, r3
 80010cc:	4613      	mov	r3, r2
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	4413      	add	r3, r2
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80010d8:	1e4b      	subs	r3, r1, #1
 80010da:	64bb      	str	r3, [r7, #72]	; 0x48
 80010dc:	460a      	mov	r2, r1
 80010de:	2300      	movs	r3, #0
 80010e0:	4690      	mov	r8, r2
 80010e2:	4699      	mov	r9, r3
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	f04f 0300 	mov.w	r3, #0
 80010ec:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80010f0:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80010f4:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80010f8:	460a      	mov	r2, r1
 80010fa:	2300      	movs	r3, #0
 80010fc:	4614      	mov	r4, r2
 80010fe:	461d      	mov	r5, r3
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	f04f 0300 	mov.w	r3, #0
 8001108:	012b      	lsls	r3, r5, #4
 800110a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800110e:	0122      	lsls	r2, r4, #4
 8001110:	460b      	mov	r3, r1
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	3307      	adds	r3, #7
 8001116:	08db      	lsrs	r3, r3, #3
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	ebad 0d03 	sub.w	sp, sp, r3
 800111e:	466b      	mov	r3, sp
 8001120:	3301      	adds	r3, #1
 8001122:	085b      	lsrs	r3, r3, #1
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	647b      	str	r3, [r7, #68]	; 0x44
    // Convert RGB data to PWM data
    uint32_t pwmIndex = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	657b      	str	r3, [r7, #84]	; 0x54
    uint32_t color = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
    uint16_t pulseWith = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	87fb      	strh	r3, [r7, #62]	; 0x3e
    for (uint16_t i = 0; i < (controller->numLeds); i++)
 8001134:	2300      	movs	r3, #0
 8001136:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800113a:	e058      	b.n	80011ee <WS2812_Update+0x136>
    {
        // Extract RGB values
        uint8_t red = controller->ledData[i * 3 + 1];
 800113c:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8001140:	4613      	mov	r3, r2
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	4413      	add	r3, r2
 8001146:	3301      	adds	r3, #1
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	4413      	add	r3, r2
 800114c:	7b9b      	ldrb	r3, [r3, #14]
 800114e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
        uint8_t green = controller->ledData[i * 3];
 8001152:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8001156:	4613      	mov	r3, r2
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	4413      	add	r3, r2
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	7b9b      	ldrb	r3, [r3, #14]
 8001162:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        uint8_t blue = controller->ledData[i * 3 + 2];
 8001166:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800116a:	4613      	mov	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	4413      	add	r3, r2
 8001170:	3302      	adds	r3, #2
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	7b9b      	ldrb	r3, [r3, #14]
 8001178:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        // Convert RGB data to PWM data
        color = (green << 16) | (red << 8) | (blue << 0);
 800117c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001180:	041a      	lsls	r2, r3, #16
 8001182:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	431a      	orrs	r2, r3
 800118a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800118e:	4313      	orrs	r3, r2
 8001190:	643b      	str	r3, [r7, #64]	; 0x40
        for (uint16_t j = 24; j >= 1; j--)
 8001192:	2318      	movs	r3, #24
 8001194:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8001198:	e020      	b.n	80011dc <WS2812_Update+0x124>
        {
            uint16_t pulseWith = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
            // calculatePulseWidth(((color >> (j - 1)) & 0x01), &pulseWith);
            if (((color >> (j - 1)) & 0x01))
 80011a0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80011a4:	3b01      	subs	r3, #1
 80011a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80011a8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <WS2812_Update+0x104>
                pulseWith = HIGH_BIT; // Adjust based on your timing requirements
 80011b4:	233d      	movs	r3, #61	; 0x3d
 80011b6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80011ba:	e002      	b.n	80011c2 <WS2812_Update+0x10a>
            else
                pulseWith = LOW_BIT; // Adjust based on your timing requirements
 80011bc:	231f      	movs	r3, #31
 80011be:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
            pwmData[pwmIndex++] = pulseWith;
 80011c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80011c4:	1c5a      	adds	r2, r3, #1
 80011c6:	657a      	str	r2, [r7, #84]	; 0x54
 80011c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80011ca:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 80011ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint16_t j = 24; j >= 1; j--)
 80011d2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80011d6:	3b01      	subs	r3, #1
 80011d8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80011dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1da      	bne.n	800119a <WS2812_Update+0xe2>
    for (uint16_t i = 0; i < (controller->numLeds); i++)
 80011e4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80011e8:	3301      	adds	r3, #1
 80011ea:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	899b      	ldrh	r3, [r3, #12]
 80011f2:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3a0      	bcc.n	800113c <WS2812_Update+0x84>
        }

        // Add 50-bit delay
    }
    for (uint8_t delay = 0; delay < DELAY; delay++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8001200:	e00b      	b.n	800121a <WS2812_Update+0x162>
    {
        pwmData[pwmIndex++] = 0;
 8001202:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001204:	1c5a      	adds	r2, r3, #1
 8001206:	657a      	str	r2, [r7, #84]	; 0x54
 8001208:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800120a:	2100      	movs	r1, #0
 800120c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t delay = 0; delay < DELAY; delay++)
 8001210:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001214:	3301      	adds	r3, #1
 8001216:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 800121a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800121e:	2b3b      	cmp	r3, #59	; 0x3b
 8001220:	d9ef      	bls.n	8001202 <WS2812_Update+0x14a>
        sprintf(str, "pwmData[%d] = %d\r\n", i, pwmData[i]);
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
    }
#endif

    HAL_StatusTypeDef status = HAL_TIM_PWM_Start_DMA(controller->htim, TIM_CHANNEL_1, (uint32_t *)pwmData, pwmIndex);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6818      	ldr	r0, [r3, #0]
 8001226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001228:	b29b      	uxth	r3, r3
 800122a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800122c:	2100      	movs	r1, #0
 800122e:	f003 f8d5 	bl	80043dc <HAL_TIM_PWM_Start_DMA>
 8001232:	4603      	mov	r3, r0
 8001234:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

    while (status != HAL_OK)
 8001238:	e00d      	b.n	8001256 <WS2812_Update+0x19e>
    {
        // Hier ggf. eine Wartezeit einfgen, um eine Endlosschleife zu verhindern
        HAL_Delay(100);
 800123a:	2064      	movs	r0, #100	; 0x64
 800123c:	f000 ff86 	bl	800214c <HAL_Delay>
        // Erneut versuchen, DMA zu starten
        status = HAL_TIM_PWM_Start_DMA(controller->htim, TIM_CHANNEL_1, (uint32_t *)pwmData, pwmIndex);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6818      	ldr	r0, [r3, #0]
 8001244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001246:	b29b      	uxth	r3, r3
 8001248:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800124a:	2100      	movs	r1, #0
 800124c:	f003 f8c6 	bl	80043dc <HAL_TIM_PWM_Start_DMA>
 8001250:	4603      	mov	r3, r0
 8001252:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
    while (status != HAL_OK)
 8001256:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1ed      	bne.n	800123a <WS2812_Update+0x182>
 800125e:	46b5      	mov	sp, r6
    }
}
 8001260:	bf00      	nop
 8001262:	375c      	adds	r7, #92	; 0x5c
 8001264:	46bd      	mov	sp, r7
 8001266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800126c <WS2812_Print>:
void WS2812_Deinit(WS2812Controller *controller)
{
}

void WS2812_Print(WS2812Controller *controller)
{
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b099      	sub	sp, #100	; 0x64
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
    char str[80];
    sprintf(str, "Channel: %ld\r\n", controller->channel);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689a      	ldr	r2, [r3, #8]
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	493e      	ldr	r1, [pc, #248]	; (8001378 <WS2812_Print+0x10c>)
 800127e:	4618      	mov	r0, r3
 8001280:	f004 fe7a 	bl	8005f78 <siprintf>
    HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685c      	ldr	r4, [r3, #4]
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	4618      	mov	r0, r3
 800128e:	f7fe ff9f 	bl	80001d0 <strlen>
 8001292:	4603      	mov	r3, r0
 8001294:	b29a      	uxth	r2, r3
 8001296:	f107 010c 	add.w	r1, r7, #12
 800129a:	2364      	movs	r3, #100	; 0x64
 800129c:	4620      	mov	r0, r4
 800129e:	f004 faaf 	bl	8005800 <HAL_UART_Transmit>
    sprintf(str, "numLeds: %d\r\n", controller->numLeds);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	899b      	ldrh	r3, [r3, #12]
 80012a6:	461a      	mov	r2, r3
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	4933      	ldr	r1, [pc, #204]	; (800137c <WS2812_Print+0x110>)
 80012ae:	4618      	mov	r0, r3
 80012b0:	f004 fe62 	bl	8005f78 <siprintf>
    HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685c      	ldr	r4, [r3, #4]
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	4618      	mov	r0, r3
 80012be:	f7fe ff87 	bl	80001d0 <strlen>
 80012c2:	4603      	mov	r3, r0
 80012c4:	b29a      	uxth	r2, r3
 80012c6:	f107 010c 	add.w	r1, r7, #12
 80012ca:	2364      	movs	r3, #100	; 0x64
 80012cc:	4620      	mov	r0, r4
 80012ce:	f004 fa97 	bl	8005800 <HAL_UART_Transmit>
    sprintf(str, "brightness: %d\r\n", controller->brightness);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80012d8:	461a      	mov	r2, r3
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	4928      	ldr	r1, [pc, #160]	; (8001380 <WS2812_Print+0x114>)
 80012e0:	4618      	mov	r0, r3
 80012e2:	f004 fe49 	bl	8005f78 <siprintf>
    HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685c      	ldr	r4, [r3, #4]
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7fe ff6e 	bl	80001d0 <strlen>
 80012f4:	4603      	mov	r3, r0
 80012f6:	b29a      	uxth	r2, r3
 80012f8:	f107 010c 	add.w	r1, r7, #12
 80012fc:	2364      	movs	r3, #100	; 0x64
 80012fe:	4620      	mov	r0, r4
 8001300:	f004 fa7e 	bl	8005800 <HAL_UART_Transmit>
    for (uint16_t i = 0; i < controller->numLeds * 3; i++)
 8001304:	2300      	movs	r3, #0
 8001306:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800130a:	e01f      	b.n	800134c <WS2812_Print+0xe0>
    {
        sprintf(str, "[%d] ", controller->ledData[i]);
 800130c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	4413      	add	r3, r2
 8001314:	7b9b      	ldrb	r3, [r3, #14]
 8001316:	461a      	mov	r2, r3
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	4919      	ldr	r1, [pc, #100]	; (8001384 <WS2812_Print+0x118>)
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fe2a 	bl	8005f78 <siprintf>
        HAL_UART_Transmit(controller->huart, (uint8_t *)str, strlen(str), 100);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685c      	ldr	r4, [r3, #4]
 8001328:	f107 030c 	add.w	r3, r7, #12
 800132c:	4618      	mov	r0, r3
 800132e:	f7fe ff4f 	bl	80001d0 <strlen>
 8001332:	4603      	mov	r3, r0
 8001334:	b29a      	uxth	r2, r3
 8001336:	f107 010c 	add.w	r1, r7, #12
 800133a:	2364      	movs	r3, #100	; 0x64
 800133c:	4620      	mov	r0, r4
 800133e:	f004 fa5f 	bl	8005800 <HAL_UART_Transmit>
    for (uint16_t i = 0; i < controller->numLeds * 3; i++)
 8001342:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001346:	3301      	adds	r3, #1
 8001348:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800134c:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	899b      	ldrh	r3, [r3, #12]
 8001354:	4619      	mov	r1, r3
 8001356:	460b      	mov	r3, r1
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	440b      	add	r3, r1
 800135c:	429a      	cmp	r2, r3
 800135e:	dbd5      	blt.n	800130c <WS2812_Print+0xa0>
    }
    HAL_UART_Transmit(controller->huart, "\r\n", strlen("\r\n"), 100);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6858      	ldr	r0, [r3, #4]
 8001364:	2364      	movs	r3, #100	; 0x64
 8001366:	2202      	movs	r2, #2
 8001368:	4907      	ldr	r1, [pc, #28]	; (8001388 <WS2812_Print+0x11c>)
 800136a:	f004 fa49 	bl	8005800 <HAL_UART_Transmit>
}
 800136e:	bf00      	nop
 8001370:	3764      	adds	r7, #100	; 0x64
 8001372:	46bd      	mov	sp, r7
 8001374:	bd90      	pop	{r4, r7, pc}
 8001376:	bf00      	nop
 8001378:	08007a3c 	.word	0x08007a3c
 800137c:	08007a4c 	.word	0x08007a4c
 8001380:	08007a5c 	.word	0x08007a5c
 8001384:	08007a70 	.word	0x08007a70
 8001388:	08007a78 	.word	0x08007a78

0800138c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800138c:	b5b0      	push	{r4, r5, r7, lr}
 800138e:	b0ac      	sub	sp, #176	; 0xb0
 8001390:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  uint8_t status = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
  uint8_t led = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  uint8_t randColor = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
  uint32_t color = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  uint8_t red = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
  uint8_t green = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
  uint8_t blue = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
  uint32_t brightness = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

  char tx_begin[] = "/* ========== main begin  ========== */\r\n";
 80013c2:	4b87      	ldr	r3, [pc, #540]	; (80015e0 <main+0x254>)
 80013c4:	f107 0468 	add.w	r4, r7, #104	; 0x68
 80013c8:	461d      	mov	r5, r3
 80013ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d6:	c403      	stmia	r4!, {r0, r1}
 80013d8:	8022      	strh	r2, [r4, #0]
  char tx_buffer[50];
  WS2812Controller ws2812Controller;
  HAL_UART_Transmit(&huart3, (uint8_t *)tx_begin, strlen(tx_begin), 100);
 80013da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013de:	4618      	mov	r0, r3
 80013e0:	f7fe fef6 	bl	80001d0 <strlen>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80013ec:	2364      	movs	r3, #100	; 0x64
 80013ee:	487d      	ldr	r0, [pc, #500]	; (80015e4 <main+0x258>)
 80013f0:	f004 fa06 	bl	8005800 <HAL_UART_Transmit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f4:	f000 fe38 	bl	8002068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f8:	f000 f90c 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fc:	f000 fac6 	bl	800198c <MX_GPIO_Init>
  MX_DMA_Init();
 8001400:	f000 fa9c 	bl	800193c <MX_DMA_Init>
  MX_TIM3_Init();
 8001404:	f000 f9d6 	bl	80017b4 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001408:	f000 fa6e 	bl	80018e8 <MX_USART3_UART_Init>
  MX_TIM14_Init();
 800140c:	f000 fa48 	bl	80018a0 <MX_TIM14_Init>
  MX_RNG_Init();
 8001410:	f000 f9bc 	bl	800178c <MX_RNG_Init>
  MX_ADC1_Init();
 8001414:	f000 f968 	bl	80016e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  WS2812_Init(&ws2812Controller, &htim3, &huart3, TIM_CHANNEL_1, NUM_LEDS);
 8001418:	4638      	mov	r0, r7
 800141a:	230c      	movs	r3, #12
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	2300      	movs	r3, #0
 8001420:	4a70      	ldr	r2, [pc, #448]	; (80015e4 <main+0x258>)
 8001422:	4971      	ldr	r1, [pc, #452]	; (80015e8 <main+0x25c>)
 8001424:	f7ff fd48 	bl	8000eb8 <WS2812_Init>
  WS2812_SetBrightness(&ws2812Controller, 5);
 8001428:	463b      	mov	r3, r7
 800142a:	2105      	movs	r1, #5
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe2b 	bl	8001088 <WS2812_SetBrightness>
  sprintf(tx_buffer, "========== ws2812 SetBrightness==========\r\n");
 8001432:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001436:	496d      	ldr	r1, [pc, #436]	; (80015ec <main+0x260>)
 8001438:	4618      	mov	r0, r3
 800143a:	f004 fd9d 	bl	8005f78 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t *)tx_buffer, strlen(tx_buffer), 100);
 800143e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001442:	4618      	mov	r0, r3
 8001444:	f7fe fec4 	bl	80001d0 <strlen>
 8001448:	4603      	mov	r3, r0
 800144a:	b29a      	uxth	r2, r3
 800144c:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001450:	2364      	movs	r3, #100	; 0x64
 8001452:	4864      	ldr	r0, [pc, #400]	; (80015e4 <main+0x258>)
 8001454:	f004 f9d4 	bl	8005800 <HAL_UART_Transmit>
  // WS2812_Reset(&ws2812Controller);
  WS2812_Print(&ws2812Controller);
 8001458:	463b      	mov	r3, r7
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ff06 	bl	800126c <WS2812_Print>
  sprintf(tx_buffer, "========== ws2812 reset==========\r\n");
 8001460:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001464:	4962      	ldr	r1, [pc, #392]	; (80015f0 <main+0x264>)
 8001466:	4618      	mov	r0, r3
 8001468:	f004 fd86 	bl	8005f78 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t *)tx_buffer, strlen(tx_buffer), 100);
 800146c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001470:	4618      	mov	r0, r3
 8001472:	f7fe fead 	bl	80001d0 <strlen>
 8001476:	4603      	mov	r3, r0
 8001478:	b29a      	uxth	r2, r3
 800147a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800147e:	2364      	movs	r3, #100	; 0x64
 8001480:	4858      	ldr	r0, [pc, #352]	; (80015e4 <main+0x258>)
 8001482:	f004 f9bd 	bl	8005800 <HAL_UART_Transmit>

  HAL_TIM_Base_Start_IT(&htim14);
 8001486:	485b      	ldr	r0, [pc, #364]	; (80015f4 <main+0x268>)
 8001488:	f002 fede 	bl	8004248 <HAL_TIM_Base_Start_IT>
  HAL_RNG_GenerateRandomNumber_IT(&hrng);
 800148c:	485a      	ldr	r0, [pc, #360]	; (80015f8 <main+0x26c>)
 800148e:	f002 fdf3 	bl	8004078 <HAL_RNG_GenerateRandomNumber_IT>
  HAL_ADC_Start_IT(&hadc1);
 8001492:	485a      	ldr	r0, [pc, #360]	; (80015fc <main+0x270>)
 8001494:	f000 fec2 	bl	800221c <HAL_ADC_Start_IT>

  sprintf(tx_buffer, "========== ws2812 update==========\r\n");
 8001498:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800149c:	4958      	ldr	r1, [pc, #352]	; (8001600 <main+0x274>)
 800149e:	4618      	mov	r0, r3
 80014a0:	f004 fd6a 	bl	8005f78 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t *)tx_buffer, strlen(tx_buffer), 100);
 80014a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe fe91 	bl	80001d0 <strlen>
 80014ae:	4603      	mov	r3, r0
 80014b0:	b29a      	uxth	r2, r3
 80014b2:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80014b6:	2364      	movs	r3, #100	; 0x64
 80014b8:	484a      	ldr	r0, [pc, #296]	; (80015e4 <main+0x258>)
 80014ba:	f004 f9a1 	bl	8005800 <HAL_UART_Transmit>
  for (uint8_t i = 0; i < ws2812Controller.numLeds; i++)
 80014be:	2300      	movs	r3, #0
 80014c0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 80014c4:	e00e      	b.n	80014e4 <main+0x158>
  {
    WS2812_SetColor(&ws2812Controller, i, 0, 0, 0);
 80014c6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80014ca:	b299      	uxth	r1, r3
 80014cc:	4638      	mov	r0, r7
 80014ce:	2300      	movs	r3, #0
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	2300      	movs	r3, #0
 80014d4:	2200      	movs	r2, #0
 80014d6:	f7ff fd31 	bl	8000f3c <WS2812_SetColor>
  for (uint8_t i = 0; i < ws2812Controller.numLeds; i++)
 80014da:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80014de:	3301      	adds	r3, #1
 80014e0:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 80014e4:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	89bb      	ldrh	r3, [r7, #12]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d3ea      	bcc.n	80014c6 <main+0x13a>
  }
  WS2812_Update(&ws2812Controller);
 80014f0:	463b      	mov	r3, r7
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fde0 	bl	80010b8 <WS2812_Update>
  Trigger = FALSE;
 80014f8:	4b42      	ldr	r3, [pc, #264]	; (8001604 <main+0x278>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	701a      	strb	r2, [r3, #0]

  while (1)
  {

    if (Trigger == TRUE)
 80014fe:	4b41      	ldr	r3, [pc, #260]	; (8001604 <main+0x278>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d1fb      	bne.n	80014fe <main+0x172>
    {
      for (uint8_t i = 0; i < ws2812Controller.numLeds; i++)
 8001506:	2300      	movs	r3, #0
 8001508:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800150c:	e00e      	b.n	800152c <main+0x1a0>
      {
        WS2812_SetColor(&ws2812Controller, i, 0, 0, 0);
 800150e:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001512:	b299      	uxth	r1, r3
 8001514:	4638      	mov	r0, r7
 8001516:	2300      	movs	r3, #0
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2300      	movs	r3, #0
 800151c:	2200      	movs	r2, #0
 800151e:	f7ff fd0d 	bl	8000f3c <WS2812_SetColor>
      for (uint8_t i = 0; i < ws2812Controller.numLeds; i++)
 8001522:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001526:	3301      	adds	r3, #1
 8001528:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 800152c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8001530:	b29a      	uxth	r2, r3
 8001532:	89bb      	ldrh	r3, [r7, #12]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3ea      	bcc.n	800150e <main+0x182>
      }
      WS2812_Update(&ws2812Controller);
 8001538:	463b      	mov	r3, r7
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fdbc 	bl	80010b8 <WS2812_Update>
      HAL_Delay(50);
 8001540:	2032      	movs	r0, #50	; 0x32
 8001542:	f000 fe03 	bl	800214c <HAL_Delay>
      if (RNGFlag == TRUE)
 8001546:	4b30      	ldr	r3, [pc, #192]	; (8001608 <main+0x27c>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <main+0x1d4>
      {
        RNGFlag = FALSE;
 800154e:	4b2e      	ldr	r3, [pc, #184]	; (8001608 <main+0x27c>)
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
        color = HAL_RNG_ReadLastRandomNumber(&hrng);
 8001554:	4828      	ldr	r0, [pc, #160]	; (80015f8 <main+0x26c>)
 8001556:	f002 fe12 	bl	800417e <HAL_RNG_ReadLastRandomNumber>
 800155a:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 800155e:	e002      	b.n	8001566 <main+0x1da>
      }
      else
        color = 0xc483c3;
 8001560:	4b2a      	ldr	r3, [pc, #168]	; (800160c <main+0x280>)
 8001562:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      ws2812Controller.brightness = (uint8_t)(adcValue * 45 / 4096);
 8001566:	4b2a      	ldr	r3, [pc, #168]	; (8001610 <main+0x284>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4613      	mov	r3, r2
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	4413      	add	r3, r2
 8001570:	011a      	lsls	r2, r3, #4
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	0b1b      	lsrs	r3, r3, #12
 8001576:	b2db      	uxtb	r3, r3
 8001578:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      red = (color >> 16) & 0xFF;
 800157c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001580:	0c1b      	lsrs	r3, r3, #16
 8001582:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      green = (color >> 8) & 0xFF;
 8001586:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800158a:	0a1b      	lsrs	r3, r3, #8
 800158c:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
      blue = (color >> 0) & 0xFF;
 8001590:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001594:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
      WS2812_SetColor(&ws2812Controller, led, red, green, blue);
 8001598:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800159c:	b299      	uxth	r1, r3
 800159e:	f897 409a 	ldrb.w	r4, [r7, #154]	; 0x9a
 80015a2:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
 80015a6:	4638      	mov	r0, r7
 80015a8:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4623      	mov	r3, r4
 80015b0:	f7ff fcc4 	bl	8000f3c <WS2812_SetColor>
      WS2812_Update(&ws2812Controller);
 80015b4:	463b      	mov	r3, r7
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fd7e 	bl	80010b8 <WS2812_Update>
      (led < ws2812Controller.numLeds) ? led++ : 0;
 80015bc:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	89bb      	ldrh	r3, [r7, #12]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d204      	bcs.n	80015d2 <main+0x246>
 80015c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80015cc:	3301      	adds	r3, #1
 80015ce:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
      /*     sprintf(tx_buffer, "========== ws2812 adc: %ld==========\r\n", adcValue);
          HAL_UART_Transmit(&huart3, (uint8_t *)tx_buffer, strlen(tx_buffer), 100);
          sprintf(tx_buffer, "========== ws2812 adc: %ld==========\r\n", brightness);
          HAL_UART_Transmit(&huart3, (uint8_t *)tx_buffer, strlen(tx_buffer), 100); */
      HAL_ADC_Start_IT(&hadc1);
 80015d2:	480a      	ldr	r0, [pc, #40]	; (80015fc <main+0x270>)
 80015d4:	f000 fe22 	bl	800221c <HAL_ADC_Start_IT>

      Trigger = FALSE;
 80015d8:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <main+0x278>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
    if (Trigger == TRUE)
 80015de:	e78e      	b.n	80014fe <main+0x172>
 80015e0:	08007af4 	.word	0x08007af4
 80015e4:	200001c0 	.word	0x200001c0
 80015e8:	200000d0 	.word	0x200000d0
 80015ec:	08007a7c 	.word	0x08007a7c
 80015f0:	08007aa8 	.word	0x08007aa8
 80015f4:	20000118 	.word	0x20000118
 80015f8:	200000c0 	.word	0x200000c0
 80015fc:	20000078 	.word	0x20000078
 8001600:	08007acc 	.word	0x08007acc
 8001604:	20000269 	.word	0x20000269
 8001608:	2000026a 	.word	0x2000026a
 800160c:	00c483c3 	.word	0x00c483c3
 8001610:	2000026c 	.word	0x2000026c

08001614 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b094      	sub	sp, #80	; 0x50
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	2230      	movs	r2, #48	; 0x30
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f004 fcc8 	bl	8005fb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	4b28      	ldr	r3, [pc, #160]	; (80016e0 <SystemClock_Config+0xcc>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	4a27      	ldr	r2, [pc, #156]	; (80016e0 <SystemClock_Config+0xcc>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	; 0x40
 8001648:	4b25      	ldr	r3, [pc, #148]	; (80016e0 <SystemClock_Config+0xcc>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <SystemClock_Config+0xd0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a21      	ldr	r2, [pc, #132]	; (80016e4 <SystemClock_Config+0xd0>)
 800165e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <SystemClock_Config+0xd0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001670:	2301      	movs	r3, #1
 8001672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001674:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001678:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167a:	2302      	movs	r3, #2
 800167c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800167e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001684:	2306      	movs	r3, #6
 8001686:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001688:	2348      	movs	r3, #72	; 0x48
 800168a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168c:	2302      	movs	r3, #2
 800168e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001690:	2307      	movs	r3, #7
 8001692:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f002 f86b 	bl	8003774 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a4:	f000 fa32 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016a8:	230f      	movs	r3, #15
 80016aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	2302      	movs	r3, #2
 80016ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2102      	movs	r1, #2
 80016c6:	4618      	mov	r0, r3
 80016c8:	f002 facc 	bl	8003c64 <HAL_RCC_ClockConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016d2:	f000 fa1b 	bl	8001b0c <Error_Handler>
  }
}
 80016d6:	bf00      	nop
 80016d8:	3750      	adds	r7, #80	; 0x50
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016ee:	463b      	mov	r3, r7
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 80016fa:	4b21      	ldr	r3, [pc, #132]	; (8001780 <MX_ADC1_Init+0x98>)
 80016fc:	4a21      	ldr	r2, [pc, #132]	; (8001784 <MX_ADC1_Init+0x9c>)
 80016fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001700:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <MX_ADC1_Init+0x98>)
 8001702:	2200      	movs	r2, #0
 8001704:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001706:	4b1e      	ldr	r3, [pc, #120]	; (8001780 <MX_ADC1_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800170c:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <MX_ADC1_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001712:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <MX_ADC1_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001718:	4b19      	ldr	r3, [pc, #100]	; (8001780 <MX_ADC1_Init+0x98>)
 800171a:	2200      	movs	r2, #0
 800171c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001720:	4b17      	ldr	r3, [pc, #92]	; (8001780 <MX_ADC1_Init+0x98>)
 8001722:	2200      	movs	r2, #0
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <MX_ADC1_Init+0x98>)
 8001728:	4a17      	ldr	r2, [pc, #92]	; (8001788 <MX_ADC1_Init+0xa0>)
 800172a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800172c:	4b14      	ldr	r3, [pc, #80]	; (8001780 <MX_ADC1_Init+0x98>)
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001732:	4b13      	ldr	r3, [pc, #76]	; (8001780 <MX_ADC1_Init+0x98>)
 8001734:	2201      	movs	r2, #1
 8001736:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <MX_ADC1_Init+0x98>)
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <MX_ADC1_Init+0x98>)
 8001742:	2201      	movs	r2, #1
 8001744:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001746:	480e      	ldr	r0, [pc, #56]	; (8001780 <MX_ADC1_Init+0x98>)
 8001748:	f000 fd24 	bl	8002194 <HAL_ADC_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001752:	f000 f9db 	bl	8001b0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_15;
 8001756:	230f      	movs	r3, #15
 8001758:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800175a:	2301      	movs	r3, #1
 800175c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001762:	463b      	mov	r3, r7
 8001764:	4619      	mov	r1, r3
 8001766:	4806      	ldr	r0, [pc, #24]	; (8001780 <MX_ADC1_Init+0x98>)
 8001768:	f000 ff68 	bl	800263c <HAL_ADC_ConfigChannel>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001772:	f000 f9cb 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000078 	.word	0x20000078
 8001784:	40012000 	.word	0x40012000
 8001788:	0f000001 	.word	0x0f000001

0800178c <MX_RNG_Init>:
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_RNG_Init+0x20>)
 8001792:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <MX_RNG_Init+0x24>)
 8001794:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_RNG_Init+0x20>)
 8001798:	f002 fc44 	bl	8004024 <HAL_RNG_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80017a2:	f000 f9b3 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200000c0 	.word	0x200000c0
 80017b0:	50060800 	.word	0x50060800

080017b4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08e      	sub	sp, #56	; 0x38
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c8:	f107 0320 	add.w	r3, r7, #32
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
 80017e0:	615a      	str	r2, [r3, #20]
 80017e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017e4:	4b2c      	ldr	r3, [pc, #176]	; (8001898 <MX_TIM3_Init+0xe4>)
 80017e6:	4a2d      	ldr	r2, [pc, #180]	; (800189c <MX_TIM3_Init+0xe8>)
 80017e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017ea:	4b2b      	ldr	r3, [pc, #172]	; (8001898 <MX_TIM3_Init+0xe4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f0:	4b29      	ldr	r3, [pc, #164]	; (8001898 <MX_TIM3_Init+0xe4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99 - 1;
 80017f6:	4b28      	ldr	r3, [pc, #160]	; (8001898 <MX_TIM3_Init+0xe4>)
 80017f8:	2262      	movs	r2, #98	; 0x62
 80017fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <MX_TIM3_Init+0xe4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001802:	4b25      	ldr	r3, [pc, #148]	; (8001898 <MX_TIM3_Init+0xe4>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001808:	4823      	ldr	r0, [pc, #140]	; (8001898 <MX_TIM3_Init+0xe4>)
 800180a:	f002 fcce 	bl	80041aa <HAL_TIM_Base_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001814:	f000 f97a 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001818:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800181e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001822:	4619      	mov	r1, r3
 8001824:	481c      	ldr	r0, [pc, #112]	; (8001898 <MX_TIM3_Init+0xe4>)
 8001826:	f003 fa25 	bl	8004c74 <HAL_TIM_ConfigClockSource>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8001830:	f000 f96c 	bl	8001b0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001834:	4818      	ldr	r0, [pc, #96]	; (8001898 <MX_TIM3_Init+0xe4>)
 8001836:	f002 fd77 	bl	8004328 <HAL_TIM_PWM_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8001840:	f000 f964 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001844:	2300      	movs	r3, #0
 8001846:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800184c:	f107 0320 	add.w	r3, r7, #32
 8001850:	4619      	mov	r1, r3
 8001852:	4811      	ldr	r0, [pc, #68]	; (8001898 <MX_TIM3_Init+0xe4>)
 8001854:	f003 fef4 	bl	8005640 <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800185e:	f000 f955 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001862:	2360      	movs	r3, #96	; 0x60
 8001864:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2;
 8001866:	2302      	movs	r3, #2
 8001868:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	4619      	mov	r1, r3
 8001878:	4807      	ldr	r0, [pc, #28]	; (8001898 <MX_TIM3_Init+0xe4>)
 800187a:	f003 f939 	bl	8004af0 <HAL_TIM_PWM_ConfigChannel>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001884:	f000 f942 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001888:	4803      	ldr	r0, [pc, #12]	; (8001898 <MX_TIM3_Init+0xe4>)
 800188a:	f000 fa61 	bl	8001d50 <HAL_TIM_MspPostInit>
}
 800188e:	bf00      	nop
 8001890:	3738      	adds	r7, #56	; 0x38
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	200000d0 	.word	0x200000d0
 800189c:	40000400 	.word	0x40000400

080018a0 <MX_TIM14_Init>:
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80018a4:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018a6:	4a0f      	ldr	r2, [pc, #60]	; (80018e4 <MX_TIM14_Init+0x44>)
 80018a8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8000 - 1;
 80018aa:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018ac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80018b0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b0b      	ldr	r3, [pc, #44]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000 - 1;
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018ba:	f242 720f 	movw	r2, #9999	; 0x270f
 80018be:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c6:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <MX_TIM14_Init+0x40>)
 80018ce:	f002 fc6c 	bl	80041aa <HAL_TIM_Base_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80018d8:	f000 f918 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000118 	.word	0x20000118
 80018e4:	40002000 	.word	0x40002000

080018e8 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 80018ee:	4a12      	ldr	r2, [pc, #72]	; (8001938 <MX_USART3_UART_Init+0x50>)
 80018f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018f2:	4b10      	ldr	r3, [pc, #64]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 80018f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800190c:	4b09      	ldr	r3, [pc, #36]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 800190e:	220c      	movs	r2, #12
 8001910:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800191e:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_USART3_UART_Init+0x4c>)
 8001920:	f003 ff1e 	bl	8005760 <HAL_UART_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800192a:	f000 f8ef 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200001c0 	.word	0x200001c0
 8001938:	40004800 	.word	0x40004800

0800193c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <MX_DMA_Init+0x4c>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a0f      	ldr	r2, [pc, #60]	; (8001988 <MX_DMA_Init+0x4c>)
 800194c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <MX_DMA_Init+0x4c>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2100      	movs	r1, #0
 8001962:	200c      	movs	r0, #12
 8001964:	f001 f96d 	bl	8002c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001968:	200c      	movs	r0, #12
 800196a:	f001 f986 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	200f      	movs	r0, #15
 8001974:	f001 f965 	bl	8002c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001978:	200f      	movs	r0, #15
 800197a:	f001 f97e 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800

0800198c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	; 0x28
 8001990:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	605a      	str	r2, [r3, #4]
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	60da      	str	r2, [r3, #12]
 80019a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]
 80019a6:	4b26      	ldr	r3, [pc, #152]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a25      	ldr	r2, [pc, #148]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60fb      	str	r3, [r7, #12]
 80019c2:	4b1f      	ldr	r3, [pc, #124]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a1e      	ldr	r2, [pc, #120]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b1c      	ldr	r3, [pc, #112]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	4b18      	ldr	r3, [pc, #96]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a17      	ldr	r2, [pc, #92]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <MX_GPIO_Init+0xb4>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <MX_GPIO_Init+0xb4>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <MX_GPIO_Init+0xb4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NEO_PIXEL_Pin | USER_LED_Pin, GPIO_PIN_RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2103      	movs	r1, #3
 8001a16:	480b      	ldr	r0, [pc, #44]	; (8001a44 <MX_GPIO_Init+0xb8>)
 8001a18:	f001 fe78 	bl	800370c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEO_PIXEL_Pin USER_LED_Pin */
  GPIO_InitStruct.Pin = NEO_PIXEL_Pin | USER_LED_Pin;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a20:	2301      	movs	r3, #1
 8001a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	4619      	mov	r1, r3
 8001a32:	4804      	ldr	r0, [pc, #16]	; (8001a44 <MX_GPIO_Init+0xb8>)
 8001a34:	f001 fcce 	bl	80033d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a38:	bf00      	nop
 8001a3a:	3728      	adds	r7, #40	; 0x28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40023800 	.word	0x40023800
 8001a44:	40020800 	.word	0x40020800

08001a48 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d106      	bne.n	8001a68 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
  {
    HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4805      	ldr	r0, [pc, #20]	; (8001a74 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8001a5e:	f002 fe85 	bl	800476c <HAL_TIM_PWM_Stop_DMA>
    DMA_FINISH = TRUE;
 8001a62:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40000400 	.word	0x40000400
 8001a74:	200000d0 	.word	0x200000d0
 8001a78:	20000268 	.word	0x20000268

08001a7c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM14)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d105      	bne.n	8001a9a <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    HAL_RNG_GenerateRandomNumber_IT(&hrng);
 8001a8e:	4806      	ldr	r0, [pc, #24]	; (8001aa8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001a90:	f002 faf2 	bl	8004078 <HAL_RNG_GenerateRandomNumber_IT>
    Trigger = TRUE;
 8001a94:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	701a      	strb	r2, [r3, #0]
    // HAL_GPIO_TogglePin(GPIOC, USER_LED_Pin);
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40002000 	.word	0x40002000
 8001aa8:	200000c0 	.word	0x200000c0
 8001aac:	20000269 	.word	0x20000269

08001ab0 <HAL_RNG_ReadyDataCallback>:

void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
  RNGFlag = TRUE;
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <HAL_RNG_ReadyDataCallback+0x1c>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
}
 8001ac0:	bf00      	nop
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	2000026a 	.word	0x2000026a

08001ad0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a08      	ldr	r2, [pc, #32]	; (8001b00 <HAL_ADC_ConvCpltCallback+0x30>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d10a      	bne.n	8001af8 <HAL_ADC_ConvCpltCallback+0x28>
  {
    adcValue = HAL_ADC_GetValue(&hadc);
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f000 fd87 	bl	80025f8 <HAL_ADC_GetValue>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4a05      	ldr	r2, [pc, #20]	; (8001b04 <HAL_ADC_ConvCpltCallback+0x34>)
 8001aee:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(GPIOC, USER_LED_Pin);
 8001af0:	2102      	movs	r1, #2
 8001af2:	4805      	ldr	r0, [pc, #20]	; (8001b08 <HAL_ADC_ConvCpltCallback+0x38>)
 8001af4:	f001 fe23 	bl	800373e <HAL_GPIO_TogglePin>
  }
}
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40012000 	.word	0x40012000
 8001b04:	2000026c 	.word	0x2000026c
 8001b08:	40020800 	.word	0x40020800

08001b0c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <Error_Handler+0x8>
	...

08001b18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a08      	ldr	r2, [pc, #32]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800

08001b68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	; 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a1b      	ldr	r2, [pc, #108]	; (8001bf4 <HAL_ADC_MspInit+0x8c>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d12f      	bne.n	8001bea <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	4a19      	ldr	r2, [pc, #100]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b98:	6453      	str	r3, [r2, #68]	; 0x44
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <HAL_ADC_MspInit+0x90>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bc2:	2320      	movs	r3, #32
 8001bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4809      	ldr	r0, [pc, #36]	; (8001bfc <HAL_ADC_MspInit+0x94>)
 8001bd6:	f001 fbfd 	bl	80033d4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2012      	movs	r0, #18
 8001be0:	f001 f82f 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001be4:	2012      	movs	r0, #18
 8001be6:	f001 f848 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bea:	bf00      	nop
 8001bec:	3728      	adds	r7, #40	; 0x28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40012000 	.word	0x40012000
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020800 	.word	0x40020800

08001c00 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <HAL_RNG_MspInit+0x48>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d115      	bne.n	8001c3e <HAL_RNG_MspInit+0x3e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <HAL_RNG_MspInit+0x4c>)
 8001c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c1a:	4a0c      	ldr	r2, [pc, #48]	; (8001c4c <HAL_RNG_MspInit+0x4c>)
 8001c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c20:	6353      	str	r3, [r2, #52]	; 0x34
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <HAL_RNG_MspInit+0x4c>)
 8001c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2100      	movs	r1, #0
 8001c32:	2050      	movs	r0, #80	; 0x50
 8001c34:	f001 f805 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8001c38:	2050      	movs	r0, #80	; 0x50
 8001c3a:	f001 f81e 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	50060800 	.word	0x50060800
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a37      	ldr	r2, [pc, #220]	; (8001d3c <HAL_TIM_Base_MspInit+0xec>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d14c      	bne.n	8001cfc <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	4b36      	ldr	r3, [pc, #216]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6a:	4a35      	ldr	r2, [pc, #212]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001c6c:	f043 0302 	orr.w	r3, r3, #2
 8001c70:	6413      	str	r3, [r2, #64]	; 0x40
 8001c72:	4b33      	ldr	r3, [pc, #204]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8001c7e:	4b31      	ldr	r3, [pc, #196]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001c80:	4a31      	ldr	r2, [pc, #196]	; (8001d48 <HAL_TIM_Base_MspInit+0xf8>)
 8001c82:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8001c84:	4b2f      	ldr	r3, [pc, #188]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001c86:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001c8a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c8c:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001c8e:	2240      	movs	r2, #64	; 0x40
 8001c90:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c92:	4b2c      	ldr	r3, [pc, #176]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8001c98:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c9e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ca0:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001ca2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ca6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ca8:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cae:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8001cb0:	4b24      	ldr	r3, [pc, #144]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8001cb6:	4b23      	ldr	r3, [pc, #140]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cbc:	4b21      	ldr	r3, [pc, #132]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8001cc2:	4820      	ldr	r0, [pc, #128]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cc4:	f000 fff4 	bl	8002cb0 <HAL_DMA_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8001cce:	f7ff ff1d 	bl	8001b0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a1b      	ldr	r2, [pc, #108]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cd6:	625a      	str	r2, [r3, #36]	; 0x24
 8001cd8:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a18      	ldr	r2, [pc, #96]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001ce2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ce4:	4a17      	ldr	r2, [pc, #92]	; (8001d44 <HAL_TIM_Base_MspInit+0xf4>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	201d      	movs	r0, #29
 8001cf0:	f000 ffa7 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cf4:	201d      	movs	r0, #29
 8001cf6:	f000 ffc0 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001cfa:	e01a      	b.n	8001d32 <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM14)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a12      	ldr	r2, [pc, #72]	; (8001d4c <HAL_TIM_Base_MspInit+0xfc>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d115      	bne.n	8001d32 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	60bb      	str	r3, [r7, #8]
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	4a0c      	ldr	r2, [pc, #48]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d14:	6413      	str	r3, [r2, #64]	; 0x40
 8001d16:	4b0a      	ldr	r3, [pc, #40]	; (8001d40 <HAL_TIM_Base_MspInit+0xf0>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1e:	60bb      	str	r3, [r7, #8]
 8001d20:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2100      	movs	r1, #0
 8001d26:	202d      	movs	r0, #45	; 0x2d
 8001d28:	f000 ff8b 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001d2c:	202d      	movs	r0, #45	; 0x2d
 8001d2e:	f000 ffa4 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40000400 	.word	0x40000400
 8001d40:	40023800 	.word	0x40023800
 8001d44:	20000160 	.word	0x20000160
 8001d48:	40026070 	.word	0x40026070
 8001d4c:	40002000 	.word	0x40002000

08001d50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 030c 	add.w	r3, r7, #12
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a12      	ldr	r2, [pc, #72]	; (8001db8 <HAL_TIM_MspPostInit+0x68>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d11d      	bne.n	8001dae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <HAL_TIM_MspPostInit+0x6c>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	4a10      	ldr	r2, [pc, #64]	; (8001dbc <HAL_TIM_MspPostInit+0x6c>)
 8001d7c:	f043 0301 	orr.w	r3, r3, #1
 8001d80:	6313      	str	r3, [r2, #48]	; 0x30
 8001d82:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <HAL_TIM_MspPostInit+0x6c>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d8e:	2340      	movs	r3, #64	; 0x40
 8001d90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da2:	f107 030c 	add.w	r3, r7, #12
 8001da6:	4619      	mov	r1, r3
 8001da8:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <HAL_TIM_MspPostInit+0x70>)
 8001daa:	f001 fb13 	bl	80033d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001dae:	bf00      	nop
 8001db0:	3720      	adds	r7, #32
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40000400 	.word	0x40000400
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	40020000 	.word	0x40020000

08001dc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08a      	sub	sp, #40	; 0x28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a30      	ldr	r2, [pc, #192]	; (8001ea4 <HAL_UART_MspInit+0xe0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d15a      	bne.n	8001e9c <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	4b2f      	ldr	r3, [pc, #188]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	4a2e      	ldr	r2, [pc, #184]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001df4:	6413      	str	r3, [r2, #64]	; 0x40
 8001df6:	4b2c      	ldr	r3, [pc, #176]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b28      	ldr	r3, [pc, #160]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a27      	ldr	r2, [pc, #156]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001e0c:	f043 0302 	orr.w	r3, r3, #2
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b25      	ldr	r3, [pc, #148]	; (8001ea8 <HAL_UART_MspInit+0xe4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e30:	2307      	movs	r3, #7
 8001e32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4619      	mov	r1, r3
 8001e3a:	481c      	ldr	r0, [pc, #112]	; (8001eac <HAL_UART_MspInit+0xe8>)
 8001e3c:	f001 faca 	bl	80033d4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e42:	4a1c      	ldr	r2, [pc, #112]	; (8001eb4 <HAL_UART_MspInit+0xf0>)
 8001e44:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001e46:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e4c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e4e:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e54:	4b16      	ldr	r3, [pc, #88]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e60:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e62:	4b13      	ldr	r3, [pc, #76]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e74:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e7a:	4b0d      	ldr	r3, [pc, #52]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001e80:	480b      	ldr	r0, [pc, #44]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e82:	f000 ff15 	bl	8002cb0 <HAL_DMA_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001e8c:	f7ff fe3e 	bl	8001b0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a07      	ldr	r2, [pc, #28]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e94:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e96:	4a06      	ldr	r2, [pc, #24]	; (8001eb0 <HAL_UART_MspInit+0xec>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001e9c:	bf00      	nop
 8001e9e:	3728      	adds	r7, #40	; 0x28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40004800 	.word	0x40004800
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40020400 	.word	0x40020400
 8001eb0:	20000208 	.word	0x20000208
 8001eb4:	40026028 	.word	0x40026028

08001eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ebc:	e7fe      	b.n	8001ebc <NMI_Handler+0x4>

08001ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <HardFault_Handler+0x4>

08001ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <MemManage_Handler+0x4>

08001eca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ece:	e7fe      	b.n	8001ece <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f04:	f000 f902 	bl	800210c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f10:	4802      	ldr	r0, [pc, #8]	; (8001f1c <DMA1_Stream1_IRQHandler+0x10>)
 8001f12:	f000 fff5 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000208 	.word	0x20000208

08001f20 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001f24:	4802      	ldr	r0, [pc, #8]	; (8001f30 <DMA1_Stream4_IRQHandler+0x10>)
 8001f26:	f000 ffeb 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20000160 	.word	0x20000160

08001f34 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <ADC_IRQHandler+0x10>)
 8001f3a:	f000 fa4d 	bl	80023d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000078 	.word	0x20000078

08001f48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <TIM3_IRQHandler+0x10>)
 8001f4e:	f002 fcdf 	bl	8004910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	200000d0 	.word	0x200000d0

08001f5c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f62:	f002 fcd5 	bl	8004910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000118 	.word	0x20000118

08001f70 <HASH_RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <HASH_RNG_IRQHandler+0x10>)
 8001f76:	f002 f8ae 	bl	80040d6 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	200000c0 	.word	0x200000c0

08001f84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f8c:	4a14      	ldr	r2, [pc, #80]	; (8001fe0 <_sbrk+0x5c>)
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <_sbrk+0x60>)
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f98:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <_sbrk+0x64>)
 8001fa2:	4a12      	ldr	r2, [pc, #72]	; (8001fec <_sbrk+0x68>)
 8001fa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <_sbrk+0x64>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4413      	add	r3, r2
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d207      	bcs.n	8001fc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fb4:	f004 f808 	bl	8005fc8 <__errno>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	220c      	movs	r2, #12
 8001fbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc2:	e009      	b.n	8001fd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fc4:	4b08      	ldr	r3, [pc, #32]	; (8001fe8 <_sbrk+0x64>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fca:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <_sbrk+0x64>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	4a05      	ldr	r2, [pc, #20]	; (8001fe8 <_sbrk+0x64>)
 8001fd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20020000 	.word	0x20020000
 8001fe4:	00000400 	.word	0x00000400
 8001fe8:	20000270 	.word	0x20000270
 8001fec:	200003c0 	.word	0x200003c0

08001ff0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <SystemInit+0x20>)
 8001ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ffa:	4a05      	ldr	r2, [pc, #20]	; (8002010 <SystemInit+0x20>)
 8001ffc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002000:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002014:	f8df d034 	ldr.w	sp, [pc, #52]	; 800204c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002018:	f7ff ffea 	bl	8001ff0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800201c:	480c      	ldr	r0, [pc, #48]	; (8002050 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800201e:	490d      	ldr	r1, [pc, #52]	; (8002054 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002020:	4a0d      	ldr	r2, [pc, #52]	; (8002058 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002024:	e002      	b.n	800202c <LoopCopyDataInit>

08002026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202a:	3304      	adds	r3, #4

0800202c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800202c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002030:	d3f9      	bcc.n	8002026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002032:	4a0a      	ldr	r2, [pc, #40]	; (800205c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002034:	4c0a      	ldr	r4, [pc, #40]	; (8002060 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002038:	e001      	b.n	800203e <LoopFillZerobss>

0800203a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800203c:	3204      	adds	r2, #4

0800203e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002040:	d3fb      	bcc.n	800203a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002042:	f003 ffc7 	bl	8005fd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002046:	f7ff f9a1 	bl	800138c <main>
  bx  lr    
 800204a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800204c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002050:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002054:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002058:	08007d60 	.word	0x08007d60
  ldr r2, =_sbss
 800205c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002060:	200003c0 	.word	0x200003c0

08002064 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002064:	e7fe      	b.n	8002064 <CAN1_RX0_IRQHandler>
	...

08002068 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800206c:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <HAL_Init+0x40>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a0d      	ldr	r2, [pc, #52]	; (80020a8 <HAL_Init+0x40>)
 8002072:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002076:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_Init+0x40>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a0a      	ldr	r2, [pc, #40]	; (80020a8 <HAL_Init+0x40>)
 800207e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002082:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <HAL_Init+0x40>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	; (80020a8 <HAL_Init+0x40>)
 800208a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f000 fdcb 	bl	8002c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	200f      	movs	r0, #15
 8002098:	f000 f808 	bl	80020ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7ff fd3c 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40023c00 	.word	0x40023c00

080020ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020b4:	4b12      	ldr	r3, [pc, #72]	; (8002100 <HAL_InitTick+0x54>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b12      	ldr	r3, [pc, #72]	; (8002104 <HAL_InitTick+0x58>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fde3 	bl	8002c96 <HAL_SYSTICK_Config>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00e      	b.n	80020f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b0f      	cmp	r3, #15
 80020de:	d80a      	bhi.n	80020f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e0:	2200      	movs	r2, #0
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f000 fdab 	bl	8002c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020ec:	4a06      	ldr	r2, [pc, #24]	; (8002108 <HAL_InitTick+0x5c>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e000      	b.n	80020f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20000000 	.word	0x20000000
 8002104:	20000008 	.word	0x20000008
 8002108:	20000004 	.word	0x20000004

0800210c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002110:	4b06      	ldr	r3, [pc, #24]	; (800212c <HAL_IncTick+0x20>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b06      	ldr	r3, [pc, #24]	; (8002130 <HAL_IncTick+0x24>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4413      	add	r3, r2
 800211c:	4a04      	ldr	r2, [pc, #16]	; (8002130 <HAL_IncTick+0x24>)
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008
 8002130:	20000274 	.word	0x20000274

08002134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return uwTick;
 8002138:	4b03      	ldr	r3, [pc, #12]	; (8002148 <HAL_GetTick+0x14>)
 800213a:	681b      	ldr	r3, [r3, #0]
}
 800213c:	4618      	mov	r0, r3
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000274 	.word	0x20000274

0800214c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002154:	f7ff ffee 	bl	8002134 <HAL_GetTick>
 8002158:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002164:	d005      	beq.n	8002172 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002166:	4b0a      	ldr	r3, [pc, #40]	; (8002190 <HAL_Delay+0x44>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4413      	add	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002172:	bf00      	nop
 8002174:	f7ff ffde 	bl	8002134 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	429a      	cmp	r2, r3
 8002182:	d8f7      	bhi.n	8002174 <HAL_Delay+0x28>
  {
  }
}
 8002184:	bf00      	nop
 8002186:	bf00      	nop
 8002188:	3710      	adds	r7, #16
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000008 	.word	0x20000008

08002194 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e033      	b.n	8002212 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d109      	bne.n	80021c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff fcd8 	bl	8001b68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f003 0310 	and.w	r3, r3, #16
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d118      	bne.n	8002204 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021da:	f023 0302 	bic.w	r3, r3, #2
 80021de:	f043 0202 	orr.w	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 fb4a 	bl	8002880 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	f023 0303 	bic.w	r3, r3, #3
 80021fa:	f043 0201 	orr.w	r2, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	641a      	str	r2, [r3, #64]	; 0x40
 8002202:	e001      	b.n	8002208 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002210:	7bfb      	ldrb	r3, [r7, #15]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_ADC_Start_IT+0x1a>
 8002232:	2302      	movs	r3, #2
 8002234:	e0bd      	b.n	80023b2 <HAL_ADC_Start_IT+0x196>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f003 0301 	and.w	r3, r3, #1
 8002248:	2b01      	cmp	r3, #1
 800224a:	d018      	beq.n	800227e <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0201 	orr.w	r2, r2, #1
 800225a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800225c:	4b58      	ldr	r3, [pc, #352]	; (80023c0 <HAL_ADC_Start_IT+0x1a4>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a58      	ldr	r2, [pc, #352]	; (80023c4 <HAL_ADC_Start_IT+0x1a8>)
 8002262:	fba2 2303 	umull	r2, r3, r2, r3
 8002266:	0c9a      	lsrs	r2, r3, #18
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002270:	e002      	b.n	8002278 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	3b01      	subs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f9      	bne.n	8002272 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b01      	cmp	r3, #1
 800228a:	f040 8085 	bne.w	8002398 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002292:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002296:	f023 0301 	bic.w	r3, r3, #1
 800229a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d007      	beq.n	80022c0 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022cc:	d106      	bne.n	80022dc <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f023 0206 	bic.w	r2, r3, #6
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	645a      	str	r2, [r3, #68]	; 0x44
 80022da:	e002      	b.n	80022e2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022ea:	4b37      	ldr	r3, [pc, #220]	; (80023c8 <HAL_ADC_Start_IT+0x1ac>)
 80022ec:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80022f6:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	6812      	ldr	r2, [r2, #0]
 8002302:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002306:	f043 0320 	orr.w	r3, r3, #32
 800230a:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 031f 	and.w	r3, r3, #31
 8002314:	2b00      	cmp	r3, #0
 8002316:	d12a      	bne.n	800236e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a2b      	ldr	r2, [pc, #172]	; (80023cc <HAL_ADC_Start_IT+0x1b0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d015      	beq.n	800234e <HAL_ADC_Start_IT+0x132>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a2a      	ldr	r2, [pc, #168]	; (80023d0 <HAL_ADC_Start_IT+0x1b4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d105      	bne.n	8002338 <HAL_ADC_Start_IT+0x11c>
 800232c:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <HAL_ADC_Start_IT+0x1ac>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 031f 	and.w	r3, r3, #31
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00a      	beq.n	800234e <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a25      	ldr	r2, [pc, #148]	; (80023d4 <HAL_ADC_Start_IT+0x1b8>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d136      	bne.n	80023b0 <HAL_ADC_Start_IT+0x194>
 8002342:	4b21      	ldr	r3, [pc, #132]	; (80023c8 <HAL_ADC_Start_IT+0x1ac>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	d130      	bne.n	80023b0 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d129      	bne.n	80023b0 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689a      	ldr	r2, [r3, #8]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	e020      	b.n	80023b0 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a16      	ldr	r2, [pc, #88]	; (80023cc <HAL_ADC_Start_IT+0x1b0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d11b      	bne.n	80023b0 <HAL_ADC_Start_IT+0x194>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d114      	bne.n	80023b0 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002394:	609a      	str	r2, [r3, #8]
 8002396:	e00b      	b.n	80023b0 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f043 0210 	orr.w	r2, r3, #16
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	f043 0201 	orr.w	r2, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	20000000 	.word	0x20000000
 80023c4:	431bde83 	.word	0x431bde83
 80023c8:	40012300 	.word	0x40012300
 80023cc:	40012000 	.word	0x40012000
 80023d0:	40012100 	.word	0x40012100
 80023d4:	40012200 	.word	0x40012200

080023d8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	2300      	movs	r3, #0
 80023e6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	f003 0320 	and.w	r3, r3, #32
 8002406:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d049      	beq.n	80024a2 <HAL_ADC_IRQHandler+0xca>
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d046      	beq.n	80024a2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	2b00      	cmp	r3, #0
 800241e:	d105      	bne.n	800242c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d12b      	bne.n	8002492 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d127      	bne.n	8002492 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800244c:	2b00      	cmp	r3, #0
 800244e:	d006      	beq.n	800245e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800245a:	2b00      	cmp	r3, #0
 800245c:	d119      	bne.n	8002492 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0220 	bic.w	r2, r2, #32
 800246c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d105      	bne.n	8002492 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff fb1c 	bl	8001ad0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f06f 0212 	mvn.w	r2, #18
 80024a0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d057      	beq.n	8002568 <HAL_ADC_IRQHandler+0x190>
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d054      	beq.n	8002568 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	f003 0310 	and.w	r3, r3, #16
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d105      	bne.n	80024d6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d139      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ea:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d006      	beq.n	8002500 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d12b      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800250a:	2b00      	cmp	r3, #0
 800250c:	d124      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002518:	2b00      	cmp	r3, #0
 800251a:	d11d      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002520:	2b00      	cmp	r3, #0
 8002522:	d119      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002532:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fa8d 	bl	8002a78 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f06f 020c 	mvn.w	r2, #12
 8002566:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002576:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d017      	beq.n	80025ae <HAL_ADC_IRQHandler+0x1d6>
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d014      	beq.n	80025ae <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b01      	cmp	r3, #1
 8002590:	d10d      	bne.n	80025ae <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f837 	bl	8002612 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f06f 0201 	mvn.w	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f003 0320 	and.w	r3, r3, #32
 80025b4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025bc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d015      	beq.n	80025f0 <HAL_ADC_IRQHandler+0x218>
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d012      	beq.n	80025f0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	f043 0202 	orr.w	r2, r3, #2
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f06f 0220 	mvn.w	r2, #32
 80025de:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f820 	bl	8002626 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f06f 0220 	mvn.w	r2, #32
 80025ee:	601a      	str	r2, [r3, #0]
  }
}
 80025f0:	bf00      	nop
 80025f2:	3718      	adds	r7, #24
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x1c>
 8002654:	2302      	movs	r3, #2
 8002656:	e105      	b.n	8002864 <HAL_ADC_ConfigChannel+0x228>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b09      	cmp	r3, #9
 8002666:	d925      	bls.n	80026b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68d9      	ldr	r1, [r3, #12]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	461a      	mov	r2, r3
 8002676:	4613      	mov	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	4413      	add	r3, r2
 800267c:	3b1e      	subs	r3, #30
 800267e:	2207      	movs	r2, #7
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43da      	mvns	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	400a      	ands	r2, r1
 800268c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68d9      	ldr	r1, [r3, #12]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	b29b      	uxth	r3, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	4603      	mov	r3, r0
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	4403      	add	r3, r0
 80026a6:	3b1e      	subs	r3, #30
 80026a8:	409a      	lsls	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	e022      	b.n	80026fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6919      	ldr	r1, [r3, #16]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	2207      	movs	r2, #7
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43da      	mvns	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	400a      	ands	r2, r1
 80026d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6919      	ldr	r1, [r3, #16]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	4618      	mov	r0, r3
 80026ea:	4603      	mov	r3, r0
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4403      	add	r3, r0
 80026f0:	409a      	lsls	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	430a      	orrs	r2, r1
 80026f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b06      	cmp	r3, #6
 8002700:	d824      	bhi.n	800274c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	3b05      	subs	r3, #5
 8002714:	221f      	movs	r2, #31
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	400a      	ands	r2, r1
 8002722:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	4618      	mov	r0, r3
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	3b05      	subs	r3, #5
 800273e:	fa00 f203 	lsl.w	r2, r0, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	635a      	str	r2, [r3, #52]	; 0x34
 800274a:	e04c      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b0c      	cmp	r3, #12
 8002752:	d824      	bhi.n	800279e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	3b23      	subs	r3, #35	; 0x23
 8002766:	221f      	movs	r2, #31
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43da      	mvns	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	400a      	ands	r2, r1
 8002774:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	4618      	mov	r0, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	3b23      	subs	r3, #35	; 0x23
 8002790:	fa00 f203 	lsl.w	r2, r0, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	631a      	str	r2, [r3, #48]	; 0x30
 800279c:	e023      	b.n	80027e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	3b41      	subs	r3, #65	; 0x41
 80027b0:	221f      	movs	r2, #31
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43da      	mvns	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	400a      	ands	r2, r1
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	4618      	mov	r0, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	4413      	add	r3, r2
 80027d8:	3b41      	subs	r3, #65	; 0x41
 80027da:	fa00 f203 	lsl.w	r2, r0, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_ADC_ConfigChannel+0x234>)
 80027e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a21      	ldr	r2, [pc, #132]	; (8002874 <HAL_ADC_ConfigChannel+0x238>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d109      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1cc>
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2b12      	cmp	r3, #18
 80027fa:	d105      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a19      	ldr	r2, [pc, #100]	; (8002874 <HAL_ADC_ConfigChannel+0x238>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d123      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b10      	cmp	r3, #16
 8002818:	d003      	beq.n	8002822 <HAL_ADC_ConfigChannel+0x1e6>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2b11      	cmp	r3, #17
 8002820:	d11b      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b10      	cmp	r3, #16
 8002834:	d111      	bne.n	800285a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002836:	4b10      	ldr	r3, [pc, #64]	; (8002878 <HAL_ADC_ConfigChannel+0x23c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a10      	ldr	r2, [pc, #64]	; (800287c <HAL_ADC_ConfigChannel+0x240>)
 800283c:	fba2 2303 	umull	r2, r3, r2, r3
 8002840:	0c9a      	lsrs	r2, r3, #18
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800284c:	e002      	b.n	8002854 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	3b01      	subs	r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f9      	bne.n	800284e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	40012300 	.word	0x40012300
 8002874:	40012000 	.word	0x40012000
 8002878:	20000000 	.word	0x20000000
 800287c:	431bde83 	.word	0x431bde83

08002880 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002888:	4b79      	ldr	r3, [pc, #484]	; (8002a70 <ADC_Init+0x1f0>)
 800288a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6859      	ldr	r1, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	021a      	lsls	r2, r3, #8
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6859      	ldr	r1, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6899      	ldr	r1, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68da      	ldr	r2, [r3, #12]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	4a58      	ldr	r2, [pc, #352]	; (8002a74 <ADC_Init+0x1f4>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d022      	beq.n	800295e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002926:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6899      	ldr	r1, [r3, #8]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002948:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6899      	ldr	r1, [r3, #8]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	e00f      	b.n	800297e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800296c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800297c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0202 	bic.w	r2, r2, #2
 800298c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6899      	ldr	r1, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	7e1b      	ldrb	r3, [r3, #24]
 8002998:	005a      	lsls	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01b      	beq.n	80029e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80029ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6859      	ldr	r1, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	3b01      	subs	r3, #1
 80029d8:	035a      	lsls	r2, r3, #13
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	e007      	b.n	80029f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	051a      	lsls	r2, r3, #20
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6899      	ldr	r1, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a36:	025a      	lsls	r2, r3, #9
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689a      	ldr	r2, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6899      	ldr	r1, [r3, #8]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	029a      	lsls	r2, r3, #10
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	609a      	str	r2, [r3, #8]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	40012300 	.word	0x40012300
 8002a74:	0f000001 	.word	0x0f000001

08002a78 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002abe:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	60d3      	str	r3, [r2, #12]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	; (8002aec <__NVIC_GetPriorityGrouping+0x18>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	f003 0307 	and.w	r3, r3, #7
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	db0b      	blt.n	8002b1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	4907      	ldr	r1, [pc, #28]	; (8002b28 <__NVIC_EnableIRQ+0x38>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	2001      	movs	r0, #1
 8002b12:	fa00 f202 	lsl.w	r2, r0, r2
 8002b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	e000e100 	.word	0xe000e100

08002b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	6039      	str	r1, [r7, #0]
 8002b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	db0a      	blt.n	8002b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	490c      	ldr	r1, [pc, #48]	; (8002b78 <__NVIC_SetPriority+0x4c>)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	0112      	lsls	r2, r2, #4
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	440b      	add	r3, r1
 8002b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b54:	e00a      	b.n	8002b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4908      	ldr	r1, [pc, #32]	; (8002b7c <__NVIC_SetPriority+0x50>)
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	3b04      	subs	r3, #4
 8002b64:	0112      	lsls	r2, r2, #4
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	440b      	add	r3, r1
 8002b6a:	761a      	strb	r2, [r3, #24]
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	e000e100 	.word	0xe000e100
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b089      	sub	sp, #36	; 0x24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f1c3 0307 	rsb	r3, r3, #7
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	bf28      	it	cs
 8002b9e:	2304      	movcs	r3, #4
 8002ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d902      	bls.n	8002bb0 <NVIC_EncodePriority+0x30>
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3b03      	subs	r3, #3
 8002bae:	e000      	b.n	8002bb2 <NVIC_EncodePriority+0x32>
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd2:	43d9      	mvns	r1, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd8:	4313      	orrs	r3, r2
         );
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3724      	adds	r7, #36	; 0x24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
	...

08002be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bf8:	d301      	bcc.n	8002bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e00f      	b.n	8002c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	; (8002c28 <SysTick_Config+0x40>)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c06:	210f      	movs	r1, #15
 8002c08:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0c:	f7ff ff8e 	bl	8002b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <SysTick_Config+0x40>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c16:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <SysTick_Config+0x40>)
 8002c18:	2207      	movs	r2, #7
 8002c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	e000e010 	.word	0xe000e010

08002c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f7ff ff29 	bl	8002a8c <__NVIC_SetPriorityGrouping>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b086      	sub	sp, #24
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	4603      	mov	r3, r0
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
 8002c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c54:	f7ff ff3e 	bl	8002ad4 <__NVIC_GetPriorityGrouping>
 8002c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	6978      	ldr	r0, [r7, #20]
 8002c60:	f7ff ff8e 	bl	8002b80 <NVIC_EncodePriority>
 8002c64:	4602      	mov	r2, r0
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff ff5d 	bl	8002b2c <__NVIC_SetPriority>
}
 8002c72:	bf00      	nop
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b082      	sub	sp, #8
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	4603      	mov	r3, r0
 8002c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff31 	bl	8002af0 <__NVIC_EnableIRQ>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7ff ffa2 	bl	8002be8 <SysTick_Config>
 8002ca4:	4603      	mov	r3, r0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cbc:	f7ff fa3a 	bl	8002134 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e099      	b.n	8002e00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 0201 	bic.w	r2, r2, #1
 8002cea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cec:	e00f      	b.n	8002d0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cee:	f7ff fa21 	bl	8002134 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b05      	cmp	r3, #5
 8002cfa:	d908      	bls.n	8002d0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2203      	movs	r2, #3
 8002d06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e078      	b.n	8002e00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1e8      	bne.n	8002cee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	4b38      	ldr	r3, [pc, #224]	; (8002e08 <HAL_DMA_Init+0x158>)
 8002d28:	4013      	ands	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d107      	bne.n	8002d78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d70:	4313      	orrs	r3, r2
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	f023 0307 	bic.w	r3, r3, #7
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d94:	697a      	ldr	r2, [r7, #20]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d117      	bne.n	8002dd2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00e      	beq.n	8002dd2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 fa91 	bl	80032dc <DMA_CheckFifoParam>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d008      	beq.n	8002dd2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2240      	movs	r2, #64	; 0x40
 8002dc4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e016      	b.n	8002e00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 fa48 	bl	8003270 <DMA_CalcBaseAndBitshift>
 8002de0:	4603      	mov	r3, r0
 8002de2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de8:	223f      	movs	r2, #63	; 0x3f
 8002dea:	409a      	lsls	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	f010803f 	.word	0xf010803f

08002e0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_DMA_Start_IT+0x26>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e040      	b.n	8002eb4 <HAL_DMA_Start_IT+0xa8>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d12f      	bne.n	8002ea6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2202      	movs	r2, #2
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	68b9      	ldr	r1, [r7, #8]
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 f9da 	bl	8003214 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e64:	223f      	movs	r2, #63	; 0x3f
 8002e66:	409a      	lsls	r2, r3
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0216 	orr.w	r2, r2, #22
 8002e7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d007      	beq.n	8002e94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0208 	orr.w	r2, r2, #8
 8002e92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e005      	b.n	8002eb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d004      	beq.n	8002eda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2280      	movs	r2, #128	; 0x80
 8002ed4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e00c      	b.n	8002ef4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2205      	movs	r2, #5
 8002ede:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0201 	bic.w	r2, r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f0c:	4b8e      	ldr	r3, [pc, #568]	; (8003148 <HAL_DMA_IRQHandler+0x248>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a8e      	ldr	r2, [pc, #568]	; (800314c <HAL_DMA_IRQHandler+0x24c>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	0a9b      	lsrs	r3, r3, #10
 8002f18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2a:	2208      	movs	r2, #8
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	4013      	ands	r3, r2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01a      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f58:	2208      	movs	r2, #8
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f64:	f043 0201 	orr.w	r2, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	2201      	movs	r2, #1
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00b      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8e:	2201      	movs	r2, #1
 8002f90:	409a      	lsls	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d012      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd0:	f043 0204 	orr.w	r2, r3, #4
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fdc:	2210      	movs	r2, #16
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d043      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d03c      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d018      	beq.n	8003042 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d024      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
 800302e:	e01f      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003034:	2b00      	cmp	r3, #0
 8003036:	d01b      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
 8003040:	e016      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0208 	bic.w	r2, r2, #8
 800305e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003074:	2220      	movs	r2, #32
 8003076:	409a      	lsls	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 808f 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 8087 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003096:	2220      	movs	r2, #32
 8003098:	409a      	lsls	r2, r3
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b05      	cmp	r3, #5
 80030a8:	d136      	bne.n	8003118 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0216 	bic.w	r2, r2, #22
 80030b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_DMA_IRQHandler+0x1da>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d007      	beq.n	80030ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0208 	bic.w	r2, r2, #8
 80030e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ee:	223f      	movs	r2, #63	; 0x3f
 80030f0:	409a      	lsls	r2, r3
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800310a:	2b00      	cmp	r3, #0
 800310c:	d07e      	beq.n	800320c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
        }
        return;
 8003116:	e079      	b.n	800320c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d01d      	beq.n	8003162 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10d      	bne.n	8003150 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003138:	2b00      	cmp	r3, #0
 800313a:	d031      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
 8003144:	e02c      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
 8003146:	bf00      	nop
 8003148:	20000000 	.word	0x20000000
 800314c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003154:	2b00      	cmp	r3, #0
 8003156:	d023      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	e01e      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10f      	bne.n	8003190 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0210 	bic.w	r2, r2, #16
 800317e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d032      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d022      	beq.n	80031fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2205      	movs	r2, #5
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0201 	bic.w	r2, r2, #1
 80031ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	3301      	adds	r3, #1
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d307      	bcc.n	80031e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f2      	bne.n	80031cc <HAL_DMA_IRQHandler+0x2cc>
 80031e6:	e000      	b.n	80031ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
 800320a:	e000      	b.n	800320e <HAL_DMA_IRQHandler+0x30e>
        return;
 800320c:	bf00      	nop
    }
  }
}
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
 8003220:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003230:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b40      	cmp	r3, #64	; 0x40
 8003240:	d108      	bne.n	8003254 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003252:	e007      	b.n	8003264 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68ba      	ldr	r2, [r7, #8]
 800325a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	60da      	str	r2, [r3, #12]
}
 8003264:	bf00      	nop
 8003266:	3714      	adds	r7, #20
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	3b10      	subs	r3, #16
 8003280:	4a14      	ldr	r2, [pc, #80]	; (80032d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	091b      	lsrs	r3, r3, #4
 8003288:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800328a:	4a13      	ldr	r2, [pc, #76]	; (80032d8 <DMA_CalcBaseAndBitshift+0x68>)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4413      	add	r3, r2
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	461a      	mov	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2b03      	cmp	r3, #3
 800329c:	d909      	bls.n	80032b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032a6:	f023 0303 	bic.w	r3, r3, #3
 80032aa:	1d1a      	adds	r2, r3, #4
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	659a      	str	r2, [r3, #88]	; 0x58
 80032b0:	e007      	b.n	80032c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032ba:	f023 0303 	bic.w	r3, r3, #3
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	aaaaaaab 	.word	0xaaaaaaab
 80032d8:	08007b38 	.word	0x08007b38

080032dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11f      	bne.n	8003336 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d856      	bhi.n	80033aa <DMA_CheckFifoParam+0xce>
 80032fc:	a201      	add	r2, pc, #4	; (adr r2, 8003304 <DMA_CheckFifoParam+0x28>)
 80032fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003302:	bf00      	nop
 8003304:	08003315 	.word	0x08003315
 8003308:	08003327 	.word	0x08003327
 800330c:	08003315 	.word	0x08003315
 8003310:	080033ab 	.word	0x080033ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003318:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d046      	beq.n	80033ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003324:	e043      	b.n	80033ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800332e:	d140      	bne.n	80033b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003334:	e03d      	b.n	80033b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800333e:	d121      	bne.n	8003384 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b03      	cmp	r3, #3
 8003344:	d837      	bhi.n	80033b6 <DMA_CheckFifoParam+0xda>
 8003346:	a201      	add	r2, pc, #4	; (adr r2, 800334c <DMA_CheckFifoParam+0x70>)
 8003348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334c:	0800335d 	.word	0x0800335d
 8003350:	08003363 	.word	0x08003363
 8003354:	0800335d 	.word	0x0800335d
 8003358:	08003375 	.word	0x08003375
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	73fb      	strb	r3, [r7, #15]
      break;
 8003360:	e030      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003366:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d025      	beq.n	80033ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003372:	e022      	b.n	80033ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800337c:	d11f      	bne.n	80033be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003382:	e01c      	b.n	80033be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b02      	cmp	r3, #2
 8003388:	d903      	bls.n	8003392 <DMA_CheckFifoParam+0xb6>
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b03      	cmp	r3, #3
 800338e:	d003      	beq.n	8003398 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003390:	e018      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
      break;
 8003396:	e015      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00e      	beq.n	80033c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      break;
 80033a8:	e00b      	b.n	80033c2 <DMA_CheckFifoParam+0xe6>
      break;
 80033aa:	bf00      	nop
 80033ac:	e00a      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ae:	bf00      	nop
 80033b0:	e008      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033b2:	bf00      	nop
 80033b4:	e006      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033b6:	bf00      	nop
 80033b8:	e004      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ba:	bf00      	nop
 80033bc:	e002      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033be:	bf00      	nop
 80033c0:	e000      	b.n	80033c4 <DMA_CheckFifoParam+0xe8>
      break;
 80033c2:	bf00      	nop
    }
  } 
  
  return status; 
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop

080033d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	; 0x24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
 80033ee:	e16b      	b.n	80036c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033f0:	2201      	movs	r2, #1
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	429a      	cmp	r2, r3
 800340a:	f040 815a 	bne.w	80036c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b01      	cmp	r3, #1
 8003418:	d005      	beq.n	8003426 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003422:	2b02      	cmp	r3, #2
 8003424:	d130      	bne.n	8003488 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	2203      	movs	r2, #3
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4013      	ands	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800345c:	2201      	movs	r2, #1
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4013      	ands	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	091b      	lsrs	r3, r3, #4
 8003472:	f003 0201 	and.w	r2, r3, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4313      	orrs	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 0303 	and.w	r3, r3, #3
 8003490:	2b03      	cmp	r3, #3
 8003492:	d017      	beq.n	80034c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	2203      	movs	r2, #3
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d123      	bne.n	8003518 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	08da      	lsrs	r2, r3, #3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3208      	adds	r2, #8
 80034d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	220f      	movs	r2, #15
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	08da      	lsrs	r2, r3, #3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3208      	adds	r2, #8
 8003512:	69b9      	ldr	r1, [r7, #24]
 8003514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	2203      	movs	r2, #3
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	4013      	ands	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f003 0203 	and.w	r2, r3, #3
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 80b4 	beq.w	80036c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	4b60      	ldr	r3, [pc, #384]	; (80036e0 <HAL_GPIO_Init+0x30c>)
 8003560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003562:	4a5f      	ldr	r2, [pc, #380]	; (80036e0 <HAL_GPIO_Init+0x30c>)
 8003564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003568:	6453      	str	r3, [r2, #68]	; 0x44
 800356a:	4b5d      	ldr	r3, [pc, #372]	; (80036e0 <HAL_GPIO_Init+0x30c>)
 800356c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003576:	4a5b      	ldr	r2, [pc, #364]	; (80036e4 <HAL_GPIO_Init+0x310>)
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	089b      	lsrs	r3, r3, #2
 800357c:	3302      	adds	r3, #2
 800357e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	220f      	movs	r2, #15
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a52      	ldr	r2, [pc, #328]	; (80036e8 <HAL_GPIO_Init+0x314>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d02b      	beq.n	80035fa <HAL_GPIO_Init+0x226>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a51      	ldr	r2, [pc, #324]	; (80036ec <HAL_GPIO_Init+0x318>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d025      	beq.n	80035f6 <HAL_GPIO_Init+0x222>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a50      	ldr	r2, [pc, #320]	; (80036f0 <HAL_GPIO_Init+0x31c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d01f      	beq.n	80035f2 <HAL_GPIO_Init+0x21e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a4f      	ldr	r2, [pc, #316]	; (80036f4 <HAL_GPIO_Init+0x320>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d019      	beq.n	80035ee <HAL_GPIO_Init+0x21a>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a4e      	ldr	r2, [pc, #312]	; (80036f8 <HAL_GPIO_Init+0x324>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d013      	beq.n	80035ea <HAL_GPIO_Init+0x216>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a4d      	ldr	r2, [pc, #308]	; (80036fc <HAL_GPIO_Init+0x328>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00d      	beq.n	80035e6 <HAL_GPIO_Init+0x212>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a4c      	ldr	r2, [pc, #304]	; (8003700 <HAL_GPIO_Init+0x32c>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d007      	beq.n	80035e2 <HAL_GPIO_Init+0x20e>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a4b      	ldr	r2, [pc, #300]	; (8003704 <HAL_GPIO_Init+0x330>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d101      	bne.n	80035de <HAL_GPIO_Init+0x20a>
 80035da:	2307      	movs	r3, #7
 80035dc:	e00e      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035de:	2308      	movs	r3, #8
 80035e0:	e00c      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035e2:	2306      	movs	r3, #6
 80035e4:	e00a      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035e6:	2305      	movs	r3, #5
 80035e8:	e008      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035ea:	2304      	movs	r3, #4
 80035ec:	e006      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035ee:	2303      	movs	r3, #3
 80035f0:	e004      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e002      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035f6:	2301      	movs	r3, #1
 80035f8:	e000      	b.n	80035fc <HAL_GPIO_Init+0x228>
 80035fa:	2300      	movs	r3, #0
 80035fc:	69fa      	ldr	r2, [r7, #28]
 80035fe:	f002 0203 	and.w	r2, r2, #3
 8003602:	0092      	lsls	r2, r2, #2
 8003604:	4093      	lsls	r3, r2
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800360c:	4935      	ldr	r1, [pc, #212]	; (80036e4 <HAL_GPIO_Init+0x310>)
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	089b      	lsrs	r3, r3, #2
 8003612:	3302      	adds	r3, #2
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800361a:	4b3b      	ldr	r3, [pc, #236]	; (8003708 <HAL_GPIO_Init+0x334>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	43db      	mvns	r3, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4013      	ands	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800363e:	4a32      	ldr	r2, [pc, #200]	; (8003708 <HAL_GPIO_Init+0x334>)
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003644:	4b30      	ldr	r3, [pc, #192]	; (8003708 <HAL_GPIO_Init+0x334>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	43db      	mvns	r3, r3
 800364e:	69ba      	ldr	r2, [r7, #24]
 8003650:	4013      	ands	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d003      	beq.n	8003668 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003668:	4a27      	ldr	r2, [pc, #156]	; (8003708 <HAL_GPIO_Init+0x334>)
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800366e:	4b26      	ldr	r3, [pc, #152]	; (8003708 <HAL_GPIO_Init+0x334>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	43db      	mvns	r3, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4013      	ands	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003692:	4a1d      	ldr	r2, [pc, #116]	; (8003708 <HAL_GPIO_Init+0x334>)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003698:	4b1b      	ldr	r3, [pc, #108]	; (8003708 <HAL_GPIO_Init+0x334>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	43db      	mvns	r3, r3
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4013      	ands	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036bc:	4a12      	ldr	r2, [pc, #72]	; (8003708 <HAL_GPIO_Init+0x334>)
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	3301      	adds	r3, #1
 80036c6:	61fb      	str	r3, [r7, #28]
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	2b0f      	cmp	r3, #15
 80036cc:	f67f ae90 	bls.w	80033f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036d0:	bf00      	nop
 80036d2:	bf00      	nop
 80036d4:	3724      	adds	r7, #36	; 0x24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40013800 	.word	0x40013800
 80036e8:	40020000 	.word	0x40020000
 80036ec:	40020400 	.word	0x40020400
 80036f0:	40020800 	.word	0x40020800
 80036f4:	40020c00 	.word	0x40020c00
 80036f8:	40021000 	.word	0x40021000
 80036fc:	40021400 	.word	0x40021400
 8003700:	40021800 	.word	0x40021800
 8003704:	40021c00 	.word	0x40021c00
 8003708:	40013c00 	.word	0x40013c00

0800370c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	807b      	strh	r3, [r7, #2]
 8003718:	4613      	mov	r3, r2
 800371a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800371c:	787b      	ldrb	r3, [r7, #1]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003722:	887a      	ldrh	r2, [r7, #2]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003728:	e003      	b.n	8003732 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800372a:	887b      	ldrh	r3, [r7, #2]
 800372c:	041a      	lsls	r2, r3, #16
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	619a      	str	r2, [r3, #24]
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
 8003746:	460b      	mov	r3, r1
 8003748:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003750:	887a      	ldrh	r2, [r7, #2]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	4013      	ands	r3, r2
 8003756:	041a      	lsls	r2, r3, #16
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	43d9      	mvns	r1, r3
 800375c:	887b      	ldrh	r3, [r7, #2]
 800375e:	400b      	ands	r3, r1
 8003760:	431a      	orrs	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	619a      	str	r2, [r3, #24]
}
 8003766:	bf00      	nop
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e267      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d075      	beq.n	800387e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003792:	4b88      	ldr	r3, [pc, #544]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 030c 	and.w	r3, r3, #12
 800379a:	2b04      	cmp	r3, #4
 800379c:	d00c      	beq.n	80037b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800379e:	4b85      	ldr	r3, [pc, #532]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037a6:	2b08      	cmp	r3, #8
 80037a8:	d112      	bne.n	80037d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037aa:	4b82      	ldr	r3, [pc, #520]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037b6:	d10b      	bne.n	80037d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b8:	4b7e      	ldr	r3, [pc, #504]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d05b      	beq.n	800387c <HAL_RCC_OscConfig+0x108>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d157      	bne.n	800387c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e242      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d8:	d106      	bne.n	80037e8 <HAL_RCC_OscConfig+0x74>
 80037da:	4b76      	ldr	r3, [pc, #472]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a75      	ldr	r2, [pc, #468]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	e01d      	b.n	8003824 <HAL_RCC_OscConfig+0xb0>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037f0:	d10c      	bne.n	800380c <HAL_RCC_OscConfig+0x98>
 80037f2:	4b70      	ldr	r3, [pc, #448]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a6f      	ldr	r2, [pc, #444]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80037f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b6d      	ldr	r3, [pc, #436]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a6c      	ldr	r2, [pc, #432]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e00b      	b.n	8003824 <HAL_RCC_OscConfig+0xb0>
 800380c:	4b69      	ldr	r3, [pc, #420]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a68      	ldr	r2, [pc, #416]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003816:	6013      	str	r3, [r2, #0]
 8003818:	4b66      	ldr	r3, [pc, #408]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a65      	ldr	r2, [pc, #404]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 800381e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d013      	beq.n	8003854 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800382c:	f7fe fc82 	bl	8002134 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003832:	e008      	b.n	8003846 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003834:	f7fe fc7e 	bl	8002134 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	2b64      	cmp	r3, #100	; 0x64
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e207      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003846:	4b5b      	ldr	r3, [pc, #364]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d0f0      	beq.n	8003834 <HAL_RCC_OscConfig+0xc0>
 8003852:	e014      	b.n	800387e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7fe fc6e 	bl	8002134 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800385c:	f7fe fc6a 	bl	8002134 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b64      	cmp	r3, #100	; 0x64
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e1f3      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800386e:	4b51      	ldr	r3, [pc, #324]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0xe8>
 800387a:	e000      	b.n	800387e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800387c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d063      	beq.n	8003952 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800388a:	4b4a      	ldr	r3, [pc, #296]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f003 030c 	and.w	r3, r3, #12
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00b      	beq.n	80038ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003896:	4b47      	ldr	r3, [pc, #284]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d11c      	bne.n	80038dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038a2:	4b44      	ldr	r3, [pc, #272]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d116      	bne.n	80038dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ae:	4b41      	ldr	r3, [pc, #260]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d005      	beq.n	80038c6 <HAL_RCC_OscConfig+0x152>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d001      	beq.n	80038c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e1c7      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c6:	4b3b      	ldr	r3, [pc, #236]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	4937      	ldr	r1, [pc, #220]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038da:	e03a      	b.n	8003952 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d020      	beq.n	8003926 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e4:	4b34      	ldr	r3, [pc, #208]	; (80039b8 <HAL_RCC_OscConfig+0x244>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ea:	f7fe fc23 	bl	8002134 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038f2:	f7fe fc1f 	bl	8002134 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e1a8      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003904:	4b2b      	ldr	r3, [pc, #172]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0f0      	beq.n	80038f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003910:	4b28      	ldr	r3, [pc, #160]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4925      	ldr	r1, [pc, #148]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003920:	4313      	orrs	r3, r2
 8003922:	600b      	str	r3, [r1, #0]
 8003924:	e015      	b.n	8003952 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003926:	4b24      	ldr	r3, [pc, #144]	; (80039b8 <HAL_RCC_OscConfig+0x244>)
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fe fc02 	bl	8002134 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003934:	f7fe fbfe 	bl	8002134 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e187      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003946:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d036      	beq.n	80039cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d016      	beq.n	8003994 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003966:	4b15      	ldr	r3, [pc, #84]	; (80039bc <HAL_RCC_OscConfig+0x248>)
 8003968:	2201      	movs	r2, #1
 800396a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800396c:	f7fe fbe2 	bl	8002134 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003974:	f7fe fbde 	bl	8002134 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e167      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003986:	4b0b      	ldr	r3, [pc, #44]	; (80039b4 <HAL_RCC_OscConfig+0x240>)
 8003988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0x200>
 8003992:	e01b      	b.n	80039cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003994:	4b09      	ldr	r3, [pc, #36]	; (80039bc <HAL_RCC_OscConfig+0x248>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800399a:	f7fe fbcb 	bl	8002134 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a0:	e00e      	b.n	80039c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a2:	f7fe fbc7 	bl	8002134 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d907      	bls.n	80039c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e150      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
 80039b4:	40023800 	.word	0x40023800
 80039b8:	42470000 	.word	0x42470000
 80039bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c0:	4b88      	ldr	r3, [pc, #544]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 80039c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1ea      	bne.n	80039a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0304 	and.w	r3, r3, #4
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 8097 	beq.w	8003b08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039da:	2300      	movs	r3, #0
 80039dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039de:	4b81      	ldr	r3, [pc, #516]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10f      	bne.n	8003a0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	4b7d      	ldr	r3, [pc, #500]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	4a7c      	ldr	r2, [pc, #496]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 80039f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f8:	6413      	str	r3, [r2, #64]	; 0x40
 80039fa:	4b7a      	ldr	r3, [pc, #488]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a06:	2301      	movs	r3, #1
 8003a08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0a:	4b77      	ldr	r3, [pc, #476]	; (8003be8 <HAL_RCC_OscConfig+0x474>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d118      	bne.n	8003a48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a16:	4b74      	ldr	r3, [pc, #464]	; (8003be8 <HAL_RCC_OscConfig+0x474>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a73      	ldr	r2, [pc, #460]	; (8003be8 <HAL_RCC_OscConfig+0x474>)
 8003a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a22:	f7fe fb87 	bl	8002134 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a2a:	f7fe fb83 	bl	8002134 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e10c      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a3c:	4b6a      	ldr	r3, [pc, #424]	; (8003be8 <HAL_RCC_OscConfig+0x474>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d106      	bne.n	8003a5e <HAL_RCC_OscConfig+0x2ea>
 8003a50:	4b64      	ldr	r3, [pc, #400]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a54:	4a63      	ldr	r2, [pc, #396]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a56:	f043 0301 	orr.w	r3, r3, #1
 8003a5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a5c:	e01c      	b.n	8003a98 <HAL_RCC_OscConfig+0x324>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	2b05      	cmp	r3, #5
 8003a64:	d10c      	bne.n	8003a80 <HAL_RCC_OscConfig+0x30c>
 8003a66:	4b5f      	ldr	r3, [pc, #380]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6a:	4a5e      	ldr	r2, [pc, #376]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	f043 0304 	orr.w	r3, r3, #4
 8003a70:	6713      	str	r3, [r2, #112]	; 0x70
 8003a72:	4b5c      	ldr	r3, [pc, #368]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a76:	4a5b      	ldr	r2, [pc, #364]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a7e:	e00b      	b.n	8003a98 <HAL_RCC_OscConfig+0x324>
 8003a80:	4b58      	ldr	r3, [pc, #352]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a84:	4a57      	ldr	r2, [pc, #348]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a86:	f023 0301 	bic.w	r3, r3, #1
 8003a8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a8c:	4b55      	ldr	r3, [pc, #340]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a90:	4a54      	ldr	r2, [pc, #336]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003a92:	f023 0304 	bic.w	r3, r3, #4
 8003a96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d015      	beq.n	8003acc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa0:	f7fe fb48 	bl	8002134 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aa6:	e00a      	b.n	8003abe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa8:	f7fe fb44 	bl	8002134 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e0cb      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003abe:	4b49      	ldr	r3, [pc, #292]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0ee      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x334>
 8003aca:	e014      	b.n	8003af6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003acc:	f7fe fb32 	bl	8002134 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ad4:	f7fe fb2e 	bl	8002134 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e0b5      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aea:	4b3e      	ldr	r3, [pc, #248]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1ee      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003af6:	7dfb      	ldrb	r3, [r7, #23]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d105      	bne.n	8003b08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003afc:	4b39      	ldr	r3, [pc, #228]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	4a38      	ldr	r2, [pc, #224]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 80a1 	beq.w	8003c54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b12:	4b34      	ldr	r3, [pc, #208]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 030c 	and.w	r3, r3, #12
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d05c      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d141      	bne.n	8003baa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b26:	4b31      	ldr	r3, [pc, #196]	; (8003bec <HAL_RCC_OscConfig+0x478>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fb02 	bl	8002134 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b34:	f7fe fafe 	bl	8002134 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e087      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b46:	4b27      	ldr	r3, [pc, #156]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1f0      	bne.n	8003b34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69da      	ldr	r2, [r3, #28]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	019b      	lsls	r3, r3, #6
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b68:	085b      	lsrs	r3, r3, #1
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	041b      	lsls	r3, r3, #16
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	061b      	lsls	r3, r3, #24
 8003b76:	491b      	ldr	r1, [pc, #108]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b7c:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <HAL_RCC_OscConfig+0x478>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b82:	f7fe fad7 	bl	8002134 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b8a:	f7fe fad3 	bl	8002134 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e05c      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b9c:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f0      	beq.n	8003b8a <HAL_RCC_OscConfig+0x416>
 8003ba8:	e054      	b.n	8003c54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003baa:	4b10      	ldr	r3, [pc, #64]	; (8003bec <HAL_RCC_OscConfig+0x478>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb0:	f7fe fac0 	bl	8002134 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb8:	f7fe fabc 	bl	8002134 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e045      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bca:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <HAL_RCC_OscConfig+0x470>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x444>
 8003bd6:	e03d      	b.n	8003c54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e038      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40007000 	.word	0x40007000
 8003bec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bf0:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <HAL_RCC_OscConfig+0x4ec>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d028      	beq.n	8003c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d121      	bne.n	8003c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d11a      	bne.n	8003c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c20:	4013      	ands	r3, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d111      	bne.n	8003c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c36:	085b      	lsrs	r3, r3, #1
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d107      	bne.n	8003c50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d001      	beq.n	8003c54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e000      	b.n	8003c56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	40023800 	.word	0x40023800

08003c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0cc      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c78:	4b68      	ldr	r3, [pc, #416]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0307 	and.w	r3, r3, #7
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d90c      	bls.n	8003ca0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c86:	4b65      	ldr	r3, [pc, #404]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c8e:	4b63      	ldr	r3, [pc, #396]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0307 	and.w	r3, r3, #7
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d001      	beq.n	8003ca0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e0b8      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d020      	beq.n	8003cee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d005      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cb8:	4b59      	ldr	r3, [pc, #356]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	4a58      	ldr	r2, [pc, #352]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d005      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cd0:	4b53      	ldr	r3, [pc, #332]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	4a52      	ldr	r2, [pc, #328]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003cda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cdc:	4b50      	ldr	r3, [pc, #320]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	494d      	ldr	r1, [pc, #308]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d044      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d107      	bne.n	8003d12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d02:	4b47      	ldr	r3, [pc, #284]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d119      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e07f      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d003      	beq.n	8003d22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d1e:	2b03      	cmp	r3, #3
 8003d20:	d107      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d22:	4b3f      	ldr	r3, [pc, #252]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d109      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e06f      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d32:	4b3b      	ldr	r3, [pc, #236]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e067      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d42:	4b37      	ldr	r3, [pc, #220]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f023 0203 	bic.w	r2, r3, #3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	4934      	ldr	r1, [pc, #208]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d54:	f7fe f9ee 	bl	8002134 <HAL_GetTick>
 8003d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5a:	e00a      	b.n	8003d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d5c:	f7fe f9ea 	bl	8002134 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e04f      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d72:	4b2b      	ldr	r3, [pc, #172]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	f003 020c 	and.w	r2, r3, #12
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d1eb      	bne.n	8003d5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d84:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d20c      	bcs.n	8003dac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b22      	ldr	r3, [pc, #136]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	b2d2      	uxtb	r2, r2
 8003d98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9a:	4b20      	ldr	r3, [pc, #128]	; (8003e1c <HAL_RCC_ClockConfig+0x1b8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d001      	beq.n	8003dac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e032      	b.n	8003e12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0304 	and.w	r3, r3, #4
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003db8:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	4916      	ldr	r1, [pc, #88]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0308 	and.w	r3, r3, #8
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d009      	beq.n	8003dea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dd6:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	490e      	ldr	r1, [pc, #56]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003dea:	f000 f821 	bl	8003e30 <HAL_RCC_GetSysClockFreq>
 8003dee:	4602      	mov	r2, r0
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	091b      	lsrs	r3, r3, #4
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	490a      	ldr	r1, [pc, #40]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003dfc:	5ccb      	ldrb	r3, [r1, r3]
 8003dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8003e02:	4a09      	ldr	r2, [pc, #36]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003e04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e06:	4b09      	ldr	r3, [pc, #36]	; (8003e2c <HAL_RCC_ClockConfig+0x1c8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fe f94e 	bl	80020ac <HAL_InitTick>

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40023c00 	.word	0x40023c00
 8003e20:	40023800 	.word	0x40023800
 8003e24:	08007b20 	.word	0x08007b20
 8003e28:	20000000 	.word	0x20000000
 8003e2c:	20000004 	.word	0x20000004

08003e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e34:	b090      	sub	sp, #64	; 0x40
 8003e36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e40:	2300      	movs	r3, #0
 8003e42:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e48:	4b59      	ldr	r3, [pc, #356]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 030c 	and.w	r3, r3, #12
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d00d      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x40>
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	f200 80a1 	bhi.w	8003f9c <HAL_RCC_GetSysClockFreq+0x16c>
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <HAL_RCC_GetSysClockFreq+0x34>
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d003      	beq.n	8003e6a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e62:	e09b      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e64:	4b53      	ldr	r3, [pc, #332]	; (8003fb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e66:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003e68:	e09b      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e6a:	4b53      	ldr	r3, [pc, #332]	; (8003fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e6c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e6e:	e098      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e70:	4b4f      	ldr	r3, [pc, #316]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e78:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e7a:	4b4d      	ldr	r3, [pc, #308]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d028      	beq.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e86:	4b4a      	ldr	r3, [pc, #296]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	099b      	lsrs	r3, r3, #6
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	623b      	str	r3, [r7, #32]
 8003e90:	627a      	str	r2, [r7, #36]	; 0x24
 8003e92:	6a3b      	ldr	r3, [r7, #32]
 8003e94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e98:	2100      	movs	r1, #0
 8003e9a:	4b47      	ldr	r3, [pc, #284]	; (8003fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003e9c:	fb03 f201 	mul.w	r2, r3, r1
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	fb00 f303 	mul.w	r3, r0, r3
 8003ea6:	4413      	add	r3, r2
 8003ea8:	4a43      	ldr	r2, [pc, #268]	; (8003fb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003eaa:	fba0 1202 	umull	r1, r2, r0, r2
 8003eae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003eb0:	460a      	mov	r2, r1
 8003eb2:	62ba      	str	r2, [r7, #40]	; 0x28
 8003eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eb6:	4413      	add	r3, r2
 8003eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	61bb      	str	r3, [r7, #24]
 8003ec0:	61fa      	str	r2, [r7, #28]
 8003ec2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ec6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003eca:	f7fc fe77 	bl	8000bbc <__aeabi_uldivmod>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ed6:	e053      	b.n	8003f80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ed8:	4b35      	ldr	r3, [pc, #212]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	099b      	lsrs	r3, r3, #6
 8003ede:	2200      	movs	r2, #0
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	617a      	str	r2, [r7, #20]
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003eea:	f04f 0b00 	mov.w	fp, #0
 8003eee:	4652      	mov	r2, sl
 8003ef0:	465b      	mov	r3, fp
 8003ef2:	f04f 0000 	mov.w	r0, #0
 8003ef6:	f04f 0100 	mov.w	r1, #0
 8003efa:	0159      	lsls	r1, r3, #5
 8003efc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f00:	0150      	lsls	r0, r2, #5
 8003f02:	4602      	mov	r2, r0
 8003f04:	460b      	mov	r3, r1
 8003f06:	ebb2 080a 	subs.w	r8, r2, sl
 8003f0a:	eb63 090b 	sbc.w	r9, r3, fp
 8003f0e:	f04f 0200 	mov.w	r2, #0
 8003f12:	f04f 0300 	mov.w	r3, #0
 8003f16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f22:	ebb2 0408 	subs.w	r4, r2, r8
 8003f26:	eb63 0509 	sbc.w	r5, r3, r9
 8003f2a:	f04f 0200 	mov.w	r2, #0
 8003f2e:	f04f 0300 	mov.w	r3, #0
 8003f32:	00eb      	lsls	r3, r5, #3
 8003f34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f38:	00e2      	lsls	r2, r4, #3
 8003f3a:	4614      	mov	r4, r2
 8003f3c:	461d      	mov	r5, r3
 8003f3e:	eb14 030a 	adds.w	r3, r4, sl
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	eb45 030b 	adc.w	r3, r5, fp
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f56:	4629      	mov	r1, r5
 8003f58:	028b      	lsls	r3, r1, #10
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f60:	4621      	mov	r1, r4
 8003f62:	028a      	lsls	r2, r1, #10
 8003f64:	4610      	mov	r0, r2
 8003f66:	4619      	mov	r1, r3
 8003f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	60bb      	str	r3, [r7, #8]
 8003f6e:	60fa      	str	r2, [r7, #12]
 8003f70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f74:	f7fc fe22 	bl	8000bbc <__aeabi_uldivmod>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f80:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	0c1b      	lsrs	r3, r3, #16
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003f90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003f9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3740      	adds	r7, #64	; 0x40
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fae:	bf00      	nop
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	00f42400 	.word	0x00f42400
 8003fb8:	00b71b00 	.word	0x00b71b00

08003fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fc0:	4b03      	ldr	r3, [pc, #12]	; (8003fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000000 	.word	0x20000000

08003fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003fd8:	f7ff fff0 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	0a9b      	lsrs	r3, r3, #10
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	4903      	ldr	r1, [pc, #12]	; (8003ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fea:	5ccb      	ldrb	r3, [r1, r3]
 8003fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	08007b30 	.word	0x08007b30

08003ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004000:	f7ff ffdc 	bl	8003fbc <HAL_RCC_GetHCLKFreq>
 8004004:	4602      	mov	r2, r0
 8004006:	4b05      	ldr	r3, [pc, #20]	; (800401c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	0b5b      	lsrs	r3, r3, #13
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	4903      	ldr	r1, [pc, #12]	; (8004020 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004012:	5ccb      	ldrb	r3, [r1, r3]
 8004014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004018:	4618      	mov	r0, r3
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40023800 	.word	0x40023800
 8004020:	08007b30 	.word	0x08007b30

08004024 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e01c      	b.n	8004070 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	795b      	ldrb	r3, [r3, #5]
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	d105      	bne.n	800404c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7fd fdda 	bl	8001c00 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f042 0204 	orr.w	r2, r2, #4
 8004060:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_RNG_GenerateRandomNumber_IT>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	791b      	ldrb	r3, [r3, #4]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d101      	bne.n	8004090 <HAL_RNG_GenerateRandomNumber_IT+0x18>
 800408c:	2302      	movs	r3, #2
 800408e:	e01c      	b.n	80040ca <HAL_RNG_GenerateRandomNumber_IT+0x52>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	795b      	ldrb	r3, [r3, #5]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b01      	cmp	r3, #1
 800409e:	d10b      	bne.n	80040b8 <HAL_RNG_GenerateRandomNumber_IT+0x40>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2202      	movs	r2, #2
 80040a4:	715a      	strb	r2, [r3, #5]

    /* Enable the RNG Interrupts: Data Ready, Clock error, Seed error */
    __HAL_RNG_ENABLE_IT(hrng);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0208 	orr.w	r2, r2, #8
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	e007      	b.n	80040c8 <HAL_RNG_GenerateRandomNumber_IT+0x50>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hrng);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	711a      	strb	r2, [r3, #4]

    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2204      	movs	r2, #4
 80040c2:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3714      	adds	r7, #20
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b084      	sub	sp, #16
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	f003 0320 	and.w	r3, r3, #32
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d005      	beq.n	8004100 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2210      	movs	r2, #16
 80040f8:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80040fa:	2301      	movs	r3, #1
 80040fc:	60fb      	str	r3, [r7, #12]
 80040fe:	e009      	b.n	8004114 <HAL_RNG_IRQHandler+0x3e>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004106:	2b00      	cmp	r3, #0
 8004108:	d004      	beq.n	8004114 <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2208      	movs	r2, #8
 800410e:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8004110:	2301      	movs	r3, #1
 8004112:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d10b      	bne.n	8004132 <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2204      	movs	r2, #4
 800411e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 f838 	bl	8004196 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f06f 0260 	mvn.w	r2, #96	; 0x60
 800412e:	605a      	str	r2, [r3, #4]

    return;
 8004130:	e022      	b.n	8004178 <HAL_RNG_IRQHandler+0xa2>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d01d      	beq.n	8004178 <HAL_RNG_IRQHandler+0xa2>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 0208 	bic.w	r2, r2, #8
 800414a:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	795b      	ldrb	r3, [r3, #5]
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b04      	cmp	r3, #4
 800415e:	d00b      	beq.n	8004178 <HAL_RNG_IRQHandler+0xa2>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	4619      	mov	r1, r3
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd fc9c 	bl	8001ab0 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_RNG_ReadLastRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval random value
  */
uint32_t HAL_RNG_ReadLastRandomNumber(const RNG_HandleTypeDef *hrng)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  return (hrng->RandomNumber);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68db      	ldr	r3, [r3, #12]
}
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 800419e:	bf00      	nop
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b082      	sub	sp, #8
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e041      	b.n	8004240 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d106      	bne.n	80041d6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7fd fd3d 	bl	8001c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3304      	adds	r3, #4
 80041e6:	4619      	mov	r1, r3
 80041e8:	4610      	mov	r0, r2
 80041ea:	f000 ff0d 	bl	8005008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2201      	movs	r2, #1
 8004212:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800423e:	2300      	movs	r3, #0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d001      	beq.n	8004260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e04e      	b.n	80042fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a23      	ldr	r2, [pc, #140]	; (800430c <HAL_TIM_Base_Start_IT+0xc4>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d022      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800428a:	d01d      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1f      	ldr	r2, [pc, #124]	; (8004310 <HAL_TIM_Base_Start_IT+0xc8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d018      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a1e      	ldr	r2, [pc, #120]	; (8004314 <HAL_TIM_Base_Start_IT+0xcc>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1c      	ldr	r2, [pc, #112]	; (8004318 <HAL_TIM_Base_Start_IT+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d00e      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1b      	ldr	r2, [pc, #108]	; (800431c <HAL_TIM_Base_Start_IT+0xd4>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d009      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a19      	ldr	r2, [pc, #100]	; (8004320 <HAL_TIM_Base_Start_IT+0xd8>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <HAL_TIM_Base_Start_IT+0x80>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a18      	ldr	r2, [pc, #96]	; (8004324 <HAL_TIM_Base_Start_IT+0xdc>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d111      	bne.n	80042ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2b06      	cmp	r3, #6
 80042d8:	d010      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f042 0201 	orr.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ea:	e007      	b.n	80042fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f042 0201 	orr.w	r2, r2, #1
 80042fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40010000 	.word	0x40010000
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40010400 	.word	0x40010400
 8004320:	40014000 	.word	0x40014000
 8004324:	40001800 	.word	0x40001800

08004328 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e041      	b.n	80043be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f839 	bl	80043c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	3304      	adds	r3, #4
 8004364:	4619      	mov	r1, r3
 8004366:	4610      	mov	r0, r2
 8004368:	f000 fe4e 	bl	8005008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
	...

080043dc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d109      	bne.n	8004408 <HAL_TIM_PWM_Start_DMA+0x2c>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b02      	cmp	r3, #2
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	e022      	b.n	800444e <HAL_TIM_PWM_Start_DMA+0x72>
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b04      	cmp	r3, #4
 800440c:	d109      	bne.n	8004422 <HAL_TIM_PWM_Start_DMA+0x46>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b02      	cmp	r3, #2
 8004418:	bf0c      	ite	eq
 800441a:	2301      	moveq	r3, #1
 800441c:	2300      	movne	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	e015      	b.n	800444e <HAL_TIM_PWM_Start_DMA+0x72>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d109      	bne.n	800443c <HAL_TIM_PWM_Start_DMA+0x60>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	bf0c      	ite	eq
 8004434:	2301      	moveq	r3, #1
 8004436:	2300      	movne	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	e008      	b.n	800444e <HAL_TIM_PWM_Start_DMA+0x72>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	bf0c      	ite	eq
 8004448:	2301      	moveq	r3, #1
 800444a:	2300      	movne	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004452:	2302      	movs	r3, #2
 8004454:	e171      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d109      	bne.n	8004470 <HAL_TIM_PWM_Start_DMA+0x94>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	e022      	b.n	80044b6 <HAL_TIM_PWM_Start_DMA+0xda>
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b04      	cmp	r3, #4
 8004474:	d109      	bne.n	800448a <HAL_TIM_PWM_Start_DMA+0xae>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b01      	cmp	r3, #1
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	e015      	b.n	80044b6 <HAL_TIM_PWM_Start_DMA+0xda>
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b08      	cmp	r3, #8
 800448e:	d109      	bne.n	80044a4 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b01      	cmp	r3, #1
 800449a:	bf0c      	ite	eq
 800449c:	2301      	moveq	r3, #1
 800449e:	2300      	movne	r3, #0
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	e008      	b.n	80044b6 <HAL_TIM_PWM_Start_DMA+0xda>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	bf0c      	ite	eq
 80044b0:	2301      	moveq	r3, #1
 80044b2:	2300      	movne	r3, #0
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d024      	beq.n	8004504 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <HAL_TIM_PWM_Start_DMA+0xea>
 80044c0:	887b      	ldrh	r3, [r7, #2]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e137      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d104      	bne.n	80044da <HAL_TIM_PWM_Start_DMA+0xfe>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044d8:	e016      	b.n	8004508 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d104      	bne.n	80044ea <HAL_TIM_PWM_Start_DMA+0x10e>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044e8:	e00e      	b.n	8004508 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d104      	bne.n	80044fa <HAL_TIM_PWM_Start_DMA+0x11e>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044f8:	e006      	b.n	8004508 <HAL_TIM_PWM_Start_DMA+0x12c>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2202      	movs	r2, #2
 80044fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004502:	e001      	b.n	8004508 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e118      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b0c      	cmp	r3, #12
 800450c:	f200 80ae 	bhi.w	800466c <HAL_TIM_PWM_Start_DMA+0x290>
 8004510:	a201      	add	r2, pc, #4	; (adr r2, 8004518 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004516:	bf00      	nop
 8004518:	0800454d 	.word	0x0800454d
 800451c:	0800466d 	.word	0x0800466d
 8004520:	0800466d 	.word	0x0800466d
 8004524:	0800466d 	.word	0x0800466d
 8004528:	08004595 	.word	0x08004595
 800452c:	0800466d 	.word	0x0800466d
 8004530:	0800466d 	.word	0x0800466d
 8004534:	0800466d 	.word	0x0800466d
 8004538:	080045dd 	.word	0x080045dd
 800453c:	0800466d 	.word	0x0800466d
 8004540:	0800466d 	.word	0x0800466d
 8004544:	0800466d 	.word	0x0800466d
 8004548:	08004625 	.word	0x08004625
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	4a7c      	ldr	r2, [pc, #496]	; (8004744 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004552:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	4a7b      	ldr	r2, [pc, #492]	; (8004748 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800455a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	4a7a      	ldr	r2, [pc, #488]	; (800474c <HAL_TIM_PWM_Start_DMA+0x370>)
 8004562:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	3334      	adds	r3, #52	; 0x34
 8004570:	461a      	mov	r2, r3
 8004572:	887b      	ldrh	r3, [r7, #2]
 8004574:	f7fe fc4a 	bl	8002e0c <HAL_DMA_Start_IT>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e0db      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68da      	ldr	r2, [r3, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004590:	60da      	str	r2, [r3, #12]
      break;
 8004592:	e06e      	b.n	8004672 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004598:	4a6a      	ldr	r2, [pc, #424]	; (8004744 <HAL_TIM_PWM_Start_DMA+0x368>)
 800459a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a0:	4a69      	ldr	r2, [pc, #420]	; (8004748 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80045a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	4a68      	ldr	r2, [pc, #416]	; (800474c <HAL_TIM_PWM_Start_DMA+0x370>)
 80045aa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3338      	adds	r3, #56	; 0x38
 80045b8:	461a      	mov	r2, r3
 80045ba:	887b      	ldrh	r3, [r7, #2]
 80045bc:	f7fe fc26 	bl	8002e0c <HAL_DMA_Start_IT>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e0b7      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045d8:	60da      	str	r2, [r3, #12]
      break;
 80045da:	e04a      	b.n	8004672 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	4a58      	ldr	r2, [pc, #352]	; (8004744 <HAL_TIM_PWM_Start_DMA+0x368>)
 80045e2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	4a57      	ldr	r2, [pc, #348]	; (8004748 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80045ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f0:	4a56      	ldr	r2, [pc, #344]	; (800474c <HAL_TIM_PWM_Start_DMA+0x370>)
 80045f2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	333c      	adds	r3, #60	; 0x3c
 8004600:	461a      	mov	r2, r3
 8004602:	887b      	ldrh	r3, [r7, #2]
 8004604:	f7fe fc02 	bl	8002e0c <HAL_DMA_Start_IT>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e093      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68da      	ldr	r2, [r3, #12]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004620:	60da      	str	r2, [r3, #12]
      break;
 8004622:	e026      	b.n	8004672 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004628:	4a46      	ldr	r2, [pc, #280]	; (8004744 <HAL_TIM_PWM_Start_DMA+0x368>)
 800462a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	4a45      	ldr	r2, [pc, #276]	; (8004748 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004632:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004638:	4a44      	ldr	r2, [pc, #272]	; (800474c <HAL_TIM_PWM_Start_DMA+0x370>)
 800463a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	3340      	adds	r3, #64	; 0x40
 8004648:	461a      	mov	r2, r3
 800464a:	887b      	ldrh	r3, [r7, #2]
 800464c:	f7fe fbde 	bl	8002e0c <HAL_DMA_Start_IT>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e06f      	b.n	800473a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004668:	60da      	str	r2, [r3, #12]
      break;
 800466a:	e002      	b.n	8004672 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	75fb      	strb	r3, [r7, #23]
      break;
 8004670:	bf00      	nop
  }

  if (status == HAL_OK)
 8004672:	7dfb      	ldrb	r3, [r7, #23]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d15f      	bne.n	8004738 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2201      	movs	r2, #1
 800467e:	68b9      	ldr	r1, [r7, #8]
 8004680:	4618      	mov	r0, r3
 8004682:	f000 ffb7 	bl	80055f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a31      	ldr	r2, [pc, #196]	; (8004750 <HAL_TIM_PWM_Start_DMA+0x374>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_TIM_PWM_Start_DMA+0x2be>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a2f      	ldr	r2, [pc, #188]	; (8004754 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_TIM_PWM_Start_DMA+0x2c2>
 800469a:	2301      	movs	r3, #1
 800469c:	e000      	b.n	80046a0 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800469e:	2300      	movs	r3, #0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d007      	beq.n	80046b4 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046b2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a25      	ldr	r2, [pc, #148]	; (8004750 <HAL_TIM_PWM_Start_DMA+0x374>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d022      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c6:	d01d      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a22      	ldr	r2, [pc, #136]	; (8004758 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d018      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a21      	ldr	r2, [pc, #132]	; (800475c <HAL_TIM_PWM_Start_DMA+0x380>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d013      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a1f      	ldr	r2, [pc, #124]	; (8004760 <HAL_TIM_PWM_Start_DMA+0x384>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00e      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a1a      	ldr	r2, [pc, #104]	; (8004754 <HAL_TIM_PWM_Start_DMA+0x378>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d009      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a1b      	ldr	r2, [pc, #108]	; (8004764 <HAL_TIM_PWM_Start_DMA+0x388>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d004      	beq.n	8004704 <HAL_TIM_PWM_Start_DMA+0x328>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a1a      	ldr	r2, [pc, #104]	; (8004768 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d111      	bne.n	8004728 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b06      	cmp	r3, #6
 8004714:	d010      	beq.n	8004738 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004726:	e007      	b.n	8004738 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	08004ef9 	.word	0x08004ef9
 8004748:	08004fa1 	.word	0x08004fa1
 800474c:	08004e67 	.word	0x08004e67
 8004750:	40010000 	.word	0x40010000
 8004754:	40010400 	.word	0x40010400
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40014000 	.word	0x40014000
 8004768:	40001800 	.word	0x40001800

0800476c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b0c      	cmp	r3, #12
 800477e:	d855      	bhi.n	800482c <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004780:	a201      	add	r2, pc, #4	; (adr r2, 8004788 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004786:	bf00      	nop
 8004788:	080047bd 	.word	0x080047bd
 800478c:	0800482d 	.word	0x0800482d
 8004790:	0800482d 	.word	0x0800482d
 8004794:	0800482d 	.word	0x0800482d
 8004798:	080047d9 	.word	0x080047d9
 800479c:	0800482d 	.word	0x0800482d
 80047a0:	0800482d 	.word	0x0800482d
 80047a4:	0800482d 	.word	0x0800482d
 80047a8:	080047f5 	.word	0x080047f5
 80047ac:	0800482d 	.word	0x0800482d
 80047b0:	0800482d 	.word	0x0800482d
 80047b4:	0800482d 	.word	0x0800482d
 80047b8:	08004811 	.word	0x08004811
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80047ca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe fb73 	bl	8002ebc <HAL_DMA_Abort_IT>
      break;
 80047d6:	e02c      	b.n	8004832 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fe fb65 	bl	8002ebc <HAL_DMA_Abort_IT>
      break;
 80047f2:	e01e      	b.n	8004832 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004802:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	4618      	mov	r0, r3
 800480a:	f7fe fb57 	bl	8002ebc <HAL_DMA_Abort_IT>
      break;
 800480e:	e010      	b.n	8004832 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800481e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004824:	4618      	mov	r0, r3
 8004826:	f7fe fb49 	bl	8002ebc <HAL_DMA_Abort_IT>
      break;
 800482a:	e002      	b.n	8004832 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	73fb      	strb	r3, [r7, #15]
      break;
 8004830:	bf00      	nop
  }

  if (status == HAL_OK)
 8004832:	7bfb      	ldrb	r3, [r7, #15]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d161      	bne.n	80048fc <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2200      	movs	r2, #0
 800483e:	6839      	ldr	r1, [r7, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f000 fed7 	bl	80055f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a2f      	ldr	r2, [pc, #188]	; (8004908 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d004      	beq.n	800485a <HAL_TIM_PWM_Stop_DMA+0xee>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a2d      	ldr	r2, [pc, #180]	; (800490c <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d101      	bne.n	800485e <HAL_TIM_PWM_Stop_DMA+0xf2>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <HAL_TIM_PWM_Stop_DMA+0xf4>
 800485e:	2300      	movs	r3, #0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d017      	beq.n	8004894 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6a1a      	ldr	r2, [r3, #32]
 800486a:	f241 1311 	movw	r3, #4369	; 0x1111
 800486e:	4013      	ands	r3, r2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10f      	bne.n	8004894 <HAL_TIM_PWM_Stop_DMA+0x128>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6a1a      	ldr	r2, [r3, #32]
 800487a:	f240 4344 	movw	r3, #1092	; 0x444
 800487e:	4013      	ands	r3, r2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d107      	bne.n	8004894 <HAL_TIM_PWM_Stop_DMA+0x128>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004892:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6a1a      	ldr	r2, [r3, #32]
 800489a:	f241 1311 	movw	r3, #4369	; 0x1111
 800489e:	4013      	ands	r3, r2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10f      	bne.n	80048c4 <HAL_TIM_PWM_Stop_DMA+0x158>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6a1a      	ldr	r2, [r3, #32]
 80048aa:	f240 4344 	movw	r3, #1092	; 0x444
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d107      	bne.n	80048c4 <HAL_TIM_PWM_Stop_DMA+0x158>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f022 0201 	bic.w	r2, r2, #1
 80048c2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d104      	bne.n	80048d4 <HAL_TIM_PWM_Stop_DMA+0x168>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048d2:	e013      	b.n	80048fc <HAL_TIM_PWM_Stop_DMA+0x190>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d104      	bne.n	80048e4 <HAL_TIM_PWM_Stop_DMA+0x178>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048e2:	e00b      	b.n	80048fc <HAL_TIM_PWM_Stop_DMA+0x190>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2b08      	cmp	r3, #8
 80048e8:	d104      	bne.n	80048f4 <HAL_TIM_PWM_Stop_DMA+0x188>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048f2:	e003      	b.n	80048fc <HAL_TIM_PWM_Stop_DMA+0x190>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40010000 	.word	0x40010000
 800490c:	40010400 	.word	0x40010400

08004910 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d020      	beq.n	8004974 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f003 0302 	and.w	r3, r3, #2
 8004938:	2b00      	cmp	r3, #0
 800493a:	d01b      	beq.n	8004974 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f06f 0202 	mvn.w	r2, #2
 8004944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f003 0303 	and.w	r3, r3, #3
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 fa5b 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004960:	e005      	b.n	800496e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 fa4d 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7fd f86d 	bl	8001a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	f003 0304 	and.w	r3, r3, #4
 800497a:	2b00      	cmp	r3, #0
 800497c:	d020      	beq.n	80049c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d01b      	beq.n	80049c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f06f 0204 	mvn.w	r2, #4
 8004990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2202      	movs	r2, #2
 8004996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 fa35 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 80049ac:	e005      	b.n	80049ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fa27 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7fd f847 	bl	8001a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d020      	beq.n	8004a0c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f003 0308 	and.w	r3, r3, #8
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d01b      	beq.n	8004a0c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f06f 0208 	mvn.w	r2, #8
 80049dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2204      	movs	r2, #4
 80049e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	f003 0303 	and.w	r3, r3, #3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fa0f 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 80049f8:	e005      	b.n	8004a06 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 fa01 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f7fd f821 	bl	8001a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f003 0310 	and.w	r3, r3, #16
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d020      	beq.n	8004a58 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d01b      	beq.n	8004a58 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f06f 0210 	mvn.w	r2, #16
 8004a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2208      	movs	r2, #8
 8004a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f9e9 	bl	8004e16 <HAL_TIM_IC_CaptureCallback>
 8004a44:	e005      	b.n	8004a52 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f9db 	bl	8004e02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7fc fffb 	bl	8001a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00c      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d007      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f06f 0201 	mvn.w	r2, #1
 8004a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fd f800 	bl	8001a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00c      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 fe56 	bl	800574c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00c      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d007      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f9bd 	bl	8004e3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 0320 	and.w	r3, r3, #32
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00c      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f003 0320 	and.w	r3, r3, #32
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d007      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f06f 0220 	mvn.w	r2, #32
 8004ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fe28 	bl	8005738 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ae8:	bf00      	nop
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b086      	sub	sp, #24
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004afc:	2300      	movs	r3, #0
 8004afe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e0ae      	b.n	8004c6c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b0c      	cmp	r3, #12
 8004b1a:	f200 809f 	bhi.w	8004c5c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004b1e:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b24:	08004b59 	.word	0x08004b59
 8004b28:	08004c5d 	.word	0x08004c5d
 8004b2c:	08004c5d 	.word	0x08004c5d
 8004b30:	08004c5d 	.word	0x08004c5d
 8004b34:	08004b99 	.word	0x08004b99
 8004b38:	08004c5d 	.word	0x08004c5d
 8004b3c:	08004c5d 	.word	0x08004c5d
 8004b40:	08004c5d 	.word	0x08004c5d
 8004b44:	08004bdb 	.word	0x08004bdb
 8004b48:	08004c5d 	.word	0x08004c5d
 8004b4c:	08004c5d 	.word	0x08004c5d
 8004b50:	08004c5d 	.word	0x08004c5d
 8004b54:	08004c1b 	.word	0x08004c1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 fafe 	bl	8005160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699a      	ldr	r2, [r3, #24]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f042 0208 	orr.w	r2, r2, #8
 8004b72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	699a      	ldr	r2, [r3, #24]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0204 	bic.w	r2, r2, #4
 8004b82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6999      	ldr	r1, [r3, #24]
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	691a      	ldr	r2, [r3, #16]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	619a      	str	r2, [r3, #24]
      break;
 8004b96:	e064      	b.n	8004c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68b9      	ldr	r1, [r7, #8]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 fb4e 	bl	8005240 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699a      	ldr	r2, [r3, #24]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6999      	ldr	r1, [r3, #24]
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	021a      	lsls	r2, r3, #8
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	619a      	str	r2, [r3, #24]
      break;
 8004bd8:	e043      	b.n	8004c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68b9      	ldr	r1, [r7, #8]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 fba3 	bl	800532c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69da      	ldr	r2, [r3, #28]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f042 0208 	orr.w	r2, r2, #8
 8004bf4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 0204 	bic.w	r2, r2, #4
 8004c04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	69d9      	ldr	r1, [r3, #28]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	430a      	orrs	r2, r1
 8004c16:	61da      	str	r2, [r3, #28]
      break;
 8004c18:	e023      	b.n	8004c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68b9      	ldr	r1, [r7, #8]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f000 fbf7 	bl	8005414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	69da      	ldr	r2, [r3, #28]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	69da      	ldr	r2, [r3, #28]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69d9      	ldr	r1, [r3, #28]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	021a      	lsls	r2, r3, #8
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	61da      	str	r2, [r3, #28]
      break;
 8004c5a:	e002      	b.n	8004c62 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	75fb      	strb	r3, [r7, #23]
      break;
 8004c60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3718      	adds	r7, #24
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d101      	bne.n	8004c90 <HAL_TIM_ConfigClockSource+0x1c>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e0b4      	b.n	8004dfa <HAL_TIM_ConfigClockSource+0x186>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cb6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cc8:	d03e      	beq.n	8004d48 <HAL_TIM_ConfigClockSource+0xd4>
 8004cca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cce:	f200 8087 	bhi.w	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd6:	f000 8086 	beq.w	8004de6 <HAL_TIM_ConfigClockSource+0x172>
 8004cda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cde:	d87f      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce0:	2b70      	cmp	r3, #112	; 0x70
 8004ce2:	d01a      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0xa6>
 8004ce4:	2b70      	cmp	r3, #112	; 0x70
 8004ce6:	d87b      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ce8:	2b60      	cmp	r3, #96	; 0x60
 8004cea:	d050      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0x11a>
 8004cec:	2b60      	cmp	r3, #96	; 0x60
 8004cee:	d877      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf0:	2b50      	cmp	r3, #80	; 0x50
 8004cf2:	d03c      	beq.n	8004d6e <HAL_TIM_ConfigClockSource+0xfa>
 8004cf4:	2b50      	cmp	r3, #80	; 0x50
 8004cf6:	d873      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004cf8:	2b40      	cmp	r3, #64	; 0x40
 8004cfa:	d058      	beq.n	8004dae <HAL_TIM_ConfigClockSource+0x13a>
 8004cfc:	2b40      	cmp	r3, #64	; 0x40
 8004cfe:	d86f      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004d00:	2b30      	cmp	r3, #48	; 0x30
 8004d02:	d064      	beq.n	8004dce <HAL_TIM_ConfigClockSource+0x15a>
 8004d04:	2b30      	cmp	r3, #48	; 0x30
 8004d06:	d86b      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d060      	beq.n	8004dce <HAL_TIM_ConfigClockSource+0x15a>
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d867      	bhi.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d05c      	beq.n	8004dce <HAL_TIM_ConfigClockSource+0x15a>
 8004d14:	2b10      	cmp	r3, #16
 8004d16:	d05a      	beq.n	8004dce <HAL_TIM_ConfigClockSource+0x15a>
 8004d18:	e062      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d2a:	f000 fc43 	bl	80055b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	609a      	str	r2, [r3, #8]
      break;
 8004d46:	e04f      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d58:	f000 fc2c 	bl	80055b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689a      	ldr	r2, [r3, #8]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d6a:	609a      	str	r2, [r3, #8]
      break;
 8004d6c:	e03c      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f000 fba0 	bl	80054c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2150      	movs	r1, #80	; 0x50
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 fbf9 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004d8c:	e02c      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f000 fbbf 	bl	800551e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2160      	movs	r1, #96	; 0x60
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 fbe9 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004dac:	e01c      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dba:	461a      	mov	r2, r3
 8004dbc:	f000 fb80 	bl	80054c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2140      	movs	r1, #64	; 0x40
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fbd9 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004dcc:	e00c      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4610      	mov	r0, r2
 8004dda:	f000 fbd0 	bl	800557e <TIM_ITRx_SetConfig>
      break;
 8004dde:	e003      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	73fb      	strb	r3, [r7, #15]
      break;
 8004de4:	e000      	b.n	8004de8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004de6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b083      	sub	sp, #12
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e1e:	bf00      	nop
 8004e20:	370c      	adds	r7, #12
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr

08004e2a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b083      	sub	sp, #12
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004e32:	bf00      	nop
 8004e34:	370c      	adds	r7, #12
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b083      	sub	sp, #12
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e72:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d107      	bne.n	8004e8e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e8c:	e02a      	b.n	8004ee4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d107      	bne.n	8004ea8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea6:	e01d      	b.n	8004ee4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d107      	bne.n	8004ec2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2204      	movs	r2, #4
 8004eb6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ec0:	e010      	b.n	8004ee4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d107      	bne.n	8004edc <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2208      	movs	r2, #8
 8004ed0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004eda:	e003      	b.n	8004ee4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f7ff ffb4 	bl	8004e52 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2200      	movs	r2, #0
 8004eee:	771a      	strb	r2, [r3, #28]
}
 8004ef0:	bf00      	nop
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f04:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d10b      	bne.n	8004f28 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	69db      	ldr	r3, [r3, #28]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d136      	bne.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f26:	e031      	b.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d10b      	bne.n	8004f4a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2202      	movs	r2, #2
 8004f36:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d125      	bne.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f48:	e020      	b.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d10b      	bne.n	8004f6c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2204      	movs	r2, #4
 8004f58:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d114      	bne.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f6a:	e00f      	b.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d10a      	bne.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2208      	movs	r2, #8
 8004f7a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d103      	bne.n	8004f8c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f7fc fd5b 	bl	8001a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
}
 8004f98:	bf00      	nop
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d103      	bne.n	8004fc0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	771a      	strb	r2, [r3, #28]
 8004fbe:	e019      	b.n	8004ff4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d103      	bne.n	8004fd2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2202      	movs	r2, #2
 8004fce:	771a      	strb	r2, [r3, #28]
 8004fd0:	e010      	b.n	8004ff4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d103      	bne.n	8004fe4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2204      	movs	r2, #4
 8004fe0:	771a      	strb	r2, [r3, #28]
 8004fe2:	e007      	b.n	8004ff4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d102      	bne.n	8004ff4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f7ff ff18 	bl	8004e2a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	771a      	strb	r2, [r3, #28]
}
 8005000:	bf00      	nop
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005008:	b480      	push	{r7}
 800500a:	b085      	sub	sp, #20
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a46      	ldr	r2, [pc, #280]	; (8005134 <TIM_Base_SetConfig+0x12c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d013      	beq.n	8005048 <TIM_Base_SetConfig+0x40>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005026:	d00f      	beq.n	8005048 <TIM_Base_SetConfig+0x40>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a43      	ldr	r2, [pc, #268]	; (8005138 <TIM_Base_SetConfig+0x130>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00b      	beq.n	8005048 <TIM_Base_SetConfig+0x40>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a42      	ldr	r2, [pc, #264]	; (800513c <TIM_Base_SetConfig+0x134>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d007      	beq.n	8005048 <TIM_Base_SetConfig+0x40>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a41      	ldr	r2, [pc, #260]	; (8005140 <TIM_Base_SetConfig+0x138>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d003      	beq.n	8005048 <TIM_Base_SetConfig+0x40>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a40      	ldr	r2, [pc, #256]	; (8005144 <TIM_Base_SetConfig+0x13c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d108      	bne.n	800505a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800504e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a35      	ldr	r2, [pc, #212]	; (8005134 <TIM_Base_SetConfig+0x12c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d02b      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005068:	d027      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a32      	ldr	r2, [pc, #200]	; (8005138 <TIM_Base_SetConfig+0x130>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d023      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a31      	ldr	r2, [pc, #196]	; (800513c <TIM_Base_SetConfig+0x134>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d01f      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a30      	ldr	r2, [pc, #192]	; (8005140 <TIM_Base_SetConfig+0x138>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01b      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a2f      	ldr	r2, [pc, #188]	; (8005144 <TIM_Base_SetConfig+0x13c>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d017      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a2e      	ldr	r2, [pc, #184]	; (8005148 <TIM_Base_SetConfig+0x140>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d013      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a2d      	ldr	r2, [pc, #180]	; (800514c <TIM_Base_SetConfig+0x144>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00f      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a2c      	ldr	r2, [pc, #176]	; (8005150 <TIM_Base_SetConfig+0x148>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00b      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a2b      	ldr	r2, [pc, #172]	; (8005154 <TIM_Base_SetConfig+0x14c>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d007      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a2a      	ldr	r2, [pc, #168]	; (8005158 <TIM_Base_SetConfig+0x150>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_Base_SetConfig+0xb2>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a29      	ldr	r2, [pc, #164]	; (800515c <TIM_Base_SetConfig+0x154>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d108      	bne.n	80050cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a10      	ldr	r2, [pc, #64]	; (8005134 <TIM_Base_SetConfig+0x12c>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d003      	beq.n	8005100 <TIM_Base_SetConfig+0xf8>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a12      	ldr	r2, [pc, #72]	; (8005144 <TIM_Base_SetConfig+0x13c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d103      	bne.n	8005108 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	691a      	ldr	r2, [r3, #16]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b01      	cmp	r3, #1
 8005118:	d105      	bne.n	8005126 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f023 0201 	bic.w	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	611a      	str	r2, [r3, #16]
  }
}
 8005126:	bf00      	nop
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	40010000 	.word	0x40010000
 8005138:	40000400 	.word	0x40000400
 800513c:	40000800 	.word	0x40000800
 8005140:	40000c00 	.word	0x40000c00
 8005144:	40010400 	.word	0x40010400
 8005148:	40014000 	.word	0x40014000
 800514c:	40014400 	.word	0x40014400
 8005150:	40014800 	.word	0x40014800
 8005154:	40001800 	.word	0x40001800
 8005158:	40001c00 	.word	0x40001c00
 800515c:	40002000 	.word	0x40002000

08005160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	f023 0201 	bic.w	r2, r3, #1
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800518e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0303 	bic.w	r3, r3, #3
 8005196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	4313      	orrs	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f023 0302 	bic.w	r3, r3, #2
 80051a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a20      	ldr	r2, [pc, #128]	; (8005238 <TIM_OC1_SetConfig+0xd8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d003      	beq.n	80051c4 <TIM_OC1_SetConfig+0x64>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a1f      	ldr	r2, [pc, #124]	; (800523c <TIM_OC1_SetConfig+0xdc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10c      	bne.n	80051de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f023 0308 	bic.w	r3, r3, #8
 80051ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	f023 0304 	bic.w	r3, r3, #4
 80051dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a15      	ldr	r2, [pc, #84]	; (8005238 <TIM_OC1_SetConfig+0xd8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d003      	beq.n	80051ee <TIM_OC1_SetConfig+0x8e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a14      	ldr	r2, [pc, #80]	; (800523c <TIM_OC1_SetConfig+0xdc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d111      	bne.n	8005212 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	4313      	orrs	r3, r2
 8005206:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	4313      	orrs	r3, r2
 8005210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	621a      	str	r2, [r3, #32]
}
 800522c:	bf00      	nop
 800522e:	371c      	adds	r7, #28
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	40010000 	.word	0x40010000
 800523c:	40010400 	.word	0x40010400

08005240 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	f023 0210 	bic.w	r2, r3, #16
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800526e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	021b      	lsls	r3, r3, #8
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	4313      	orrs	r3, r2
 8005282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f023 0320 	bic.w	r3, r3, #32
 800528a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a22      	ldr	r2, [pc, #136]	; (8005324 <TIM_OC2_SetConfig+0xe4>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d003      	beq.n	80052a8 <TIM_OC2_SetConfig+0x68>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a21      	ldr	r2, [pc, #132]	; (8005328 <TIM_OC2_SetConfig+0xe8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d10d      	bne.n	80052c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a17      	ldr	r2, [pc, #92]	; (8005324 <TIM_OC2_SetConfig+0xe4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_OC2_SetConfig+0x94>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a16      	ldr	r2, [pc, #88]	; (8005328 <TIM_OC2_SetConfig+0xe8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d113      	bne.n	80052fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	693a      	ldr	r2, [r7, #16]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	621a      	str	r2, [r3, #32]
}
 8005316:	bf00      	nop
 8005318:	371c      	adds	r7, #28
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	40010000 	.word	0x40010000
 8005328:	40010400 	.word	0x40010400

0800532c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800535a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 0303 	bic.w	r3, r3, #3
 8005362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	021b      	lsls	r3, r3, #8
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	4313      	orrs	r3, r2
 8005380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a21      	ldr	r2, [pc, #132]	; (800540c <TIM_OC3_SetConfig+0xe0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d003      	beq.n	8005392 <TIM_OC3_SetConfig+0x66>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a20      	ldr	r2, [pc, #128]	; (8005410 <TIM_OC3_SetConfig+0xe4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d10d      	bne.n	80053ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005398:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	021b      	lsls	r3, r3, #8
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a16      	ldr	r2, [pc, #88]	; (800540c <TIM_OC3_SetConfig+0xe0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d003      	beq.n	80053be <TIM_OC3_SetConfig+0x92>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a15      	ldr	r2, [pc, #84]	; (8005410 <TIM_OC3_SetConfig+0xe4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d113      	bne.n	80053e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	621a      	str	r2, [r3, #32]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr
 800540c:	40010000 	.word	0x40010000
 8005410:	40010400 	.word	0x40010400

08005414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800544a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	021b      	lsls	r3, r3, #8
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800545e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	031b      	lsls	r3, r3, #12
 8005466:	693a      	ldr	r2, [r7, #16]
 8005468:	4313      	orrs	r3, r2
 800546a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a12      	ldr	r2, [pc, #72]	; (80054b8 <TIM_OC4_SetConfig+0xa4>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d003      	beq.n	800547c <TIM_OC4_SetConfig+0x68>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a11      	ldr	r2, [pc, #68]	; (80054bc <TIM_OC4_SetConfig+0xa8>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d109      	bne.n	8005490 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005482:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	019b      	lsls	r3, r3, #6
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	621a      	str	r2, [r3, #32]
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	40010000 	.word	0x40010000
 80054bc:	40010400 	.word	0x40010400

080054c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	f023 0201 	bic.w	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	011b      	lsls	r3, r3, #4
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f023 030a 	bic.w	r3, r3, #10
 80054fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4313      	orrs	r3, r2
 8005504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	621a      	str	r2, [r3, #32]
}
 8005512:	bf00      	nop
 8005514:	371c      	adds	r7, #28
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800551e:	b480      	push	{r7}
 8005520:	b087      	sub	sp, #28
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	f023 0210 	bic.w	r2, r3, #16
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005548:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	031b      	lsls	r3, r3, #12
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800555a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	4313      	orrs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	621a      	str	r2, [r3, #32]
}
 8005572:	bf00      	nop
 8005574:	371c      	adds	r7, #28
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800557e:	b480      	push	{r7}
 8005580:	b085      	sub	sp, #20
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005596:	683a      	ldr	r2, [r7, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4313      	orrs	r3, r2
 800559c:	f043 0307 	orr.w	r3, r3, #7
 80055a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	609a      	str	r2, [r3, #8]
}
 80055a8:	bf00      	nop
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
 80055c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	021a      	lsls	r2, r3, #8
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	4313      	orrs	r3, r2
 80055dc:	697a      	ldr	r2, [r7, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	697a      	ldr	r2, [r7, #20]
 80055e6:	609a      	str	r2, [r3, #8]
}
 80055e8:	bf00      	nop
 80055ea:	371c      	adds	r7, #28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f003 031f 	and.w	r3, r3, #31
 8005606:	2201      	movs	r2, #1
 8005608:	fa02 f303 	lsl.w	r3, r2, r3
 800560c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a1a      	ldr	r2, [r3, #32]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	43db      	mvns	r3, r3
 8005616:	401a      	ands	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a1a      	ldr	r2, [r3, #32]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	6879      	ldr	r1, [r7, #4]
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	431a      	orrs	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	621a      	str	r2, [r3, #32]
}
 8005632:	bf00      	nop
 8005634:	371c      	adds	r7, #28
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005640:	b480      	push	{r7}
 8005642:	b085      	sub	sp, #20
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005650:	2b01      	cmp	r3, #1
 8005652:	d101      	bne.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005654:	2302      	movs	r3, #2
 8005656:	e05a      	b.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a21      	ldr	r2, [pc, #132]	; (800571c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d022      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a4:	d01d      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a1d      	ldr	r2, [pc, #116]	; (8005720 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d018      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1b      	ldr	r2, [pc, #108]	; (8005724 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a1a      	ldr	r2, [pc, #104]	; (8005728 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00e      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a18      	ldr	r2, [pc, #96]	; (800572c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d009      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a17      	ldr	r2, [pc, #92]	; (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d004      	beq.n	80056e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a15      	ldr	r2, [pc, #84]	; (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d10c      	bne.n	80056fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	40010000 	.word	0x40010000
 8005720:	40000400 	.word	0x40000400
 8005724:	40000800 	.word	0x40000800
 8005728:	40000c00 	.word	0x40000c00
 800572c:	40010400 	.word	0x40010400
 8005730:	40014000 	.word	0x40014000
 8005734:	40001800 	.word	0x40001800

08005738 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e042      	b.n	80057f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d106      	bne.n	800578c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7fc fb1c 	bl	8001dc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2224      	movs	r2, #36	; 0x24
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f973 	bl	8005a90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695a      	ldr	r2, [r3, #20]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68da      	ldr	r2, [r3, #12]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	; 0x28
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b20      	cmp	r3, #32
 800581e:	d175      	bne.n	800590c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <HAL_UART_Transmit+0x2c>
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e06e      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2221      	movs	r2, #33	; 0x21
 800583a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800583e:	f7fc fc79 	bl	8002134 <HAL_GetTick>
 8005842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	88fa      	ldrh	r2, [r7, #6]
 800584e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005858:	d108      	bne.n	800586c <HAL_UART_Transmit+0x6c>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d104      	bne.n	800586c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005862:	2300      	movs	r3, #0
 8005864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	e003      	b.n	8005874 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005870:	2300      	movs	r3, #0
 8005872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005874:	e02e      	b.n	80058d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2200      	movs	r2, #0
 800587e:	2180      	movs	r1, #128	; 0x80
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f848 	bl	8005916 <UART_WaitOnFlagUntilTimeout>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d005      	beq.n	8005898 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e03a      	b.n	800590e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	881b      	ldrh	r3, [r3, #0]
 80058a2:	461a      	mov	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	3302      	adds	r3, #2
 80058b2:	61bb      	str	r3, [r7, #24]
 80058b4:	e007      	b.n	80058c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	781a      	ldrb	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	3301      	adds	r3, #1
 80058c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1cb      	bne.n	8005876 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2200      	movs	r2, #0
 80058e6:	2140      	movs	r1, #64	; 0x40
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 f814 	bl	8005916 <UART_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e006      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005908:	2300      	movs	r3, #0
 800590a:	e000      	b.n	800590e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800590c:	2302      	movs	r3, #2
  }
}
 800590e:	4618      	mov	r0, r3
 8005910:	3720      	adds	r7, #32
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b086      	sub	sp, #24
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	603b      	str	r3, [r7, #0]
 8005922:	4613      	mov	r3, r2
 8005924:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005926:	e03b      	b.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592e:	d037      	beq.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005930:	f7fc fc00 	bl	8002134 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	6a3a      	ldr	r2, [r7, #32]
 800593c:	429a      	cmp	r2, r3
 800593e:	d302      	bcc.n	8005946 <UART_WaitOnFlagUntilTimeout+0x30>
 8005940:	6a3b      	ldr	r3, [r7, #32]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e03a      	b.n	80059c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	d023      	beq.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	2b80      	cmp	r3, #128	; 0x80
 800595c:	d020      	beq.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2b40      	cmp	r3, #64	; 0x40
 8005962:	d01d      	beq.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0308 	and.w	r3, r3, #8
 800596e:	2b08      	cmp	r3, #8
 8005970:	d116      	bne.n	80059a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005972:	2300      	movs	r3, #0
 8005974:	617b      	str	r3, [r7, #20]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f81d 	bl	80059c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2208      	movs	r2, #8
 8005992:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e00f      	b.n	80059c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	4013      	ands	r3, r2
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	bf0c      	ite	eq
 80059b0:	2301      	moveq	r3, #1
 80059b2:	2300      	movne	r3, #0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	461a      	mov	r2, r3
 80059b8:	79fb      	ldrb	r3, [r7, #7]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d0b4      	beq.n	8005928 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b095      	sub	sp, #84	; 0x54
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059da:	e853 3f00 	ldrex	r3, [r3]
 80059de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80059e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059f0:	643a      	str	r2, [r7, #64]	; 0x40
 80059f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80059f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80059fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e5      	bne.n	80059d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	3314      	adds	r3, #20
 8005a0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	e853 3f00 	ldrex	r3, [r3]
 8005a12:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f023 0301 	bic.w	r3, r3, #1
 8005a1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	3314      	adds	r3, #20
 8005a22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a2c:	e841 2300 	strex	r3, r2, [r1]
 8005a30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1e5      	bne.n	8005a04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d119      	bne.n	8005a74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	330c      	adds	r3, #12
 8005a46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	e853 3f00 	ldrex	r3, [r3]
 8005a4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f023 0310 	bic.w	r3, r3, #16
 8005a56:	647b      	str	r3, [r7, #68]	; 0x44
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	330c      	adds	r3, #12
 8005a5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a60:	61ba      	str	r2, [r7, #24]
 8005a62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a64:	6979      	ldr	r1, [r7, #20]
 8005a66:	69ba      	ldr	r2, [r7, #24]
 8005a68:	e841 2300 	strex	r3, r2, [r1]
 8005a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1e5      	bne.n	8005a40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2220      	movs	r2, #32
 8005a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a82:	bf00      	nop
 8005a84:	3754      	adds	r7, #84	; 0x54
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
	...

08005a90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a94:	b0c0      	sub	sp, #256	; 0x100
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aac:	68d9      	ldr	r1, [r3, #12]
 8005aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	ea40 0301 	orr.w	r3, r0, r1
 8005ab8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005abe:	689a      	ldr	r2, [r3, #8]
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ae8:	f021 010c 	bic.w	r1, r1, #12
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005af6:	430b      	orrs	r3, r1
 8005af8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0a:	6999      	ldr	r1, [r3, #24]
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	ea40 0301 	orr.w	r3, r0, r1
 8005b16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	4b8f      	ldr	r3, [pc, #572]	; (8005d5c <UART_SetConfig+0x2cc>)
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d005      	beq.n	8005b30 <UART_SetConfig+0xa0>
 8005b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	4b8d      	ldr	r3, [pc, #564]	; (8005d60 <UART_SetConfig+0x2d0>)
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d104      	bne.n	8005b3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b30:	f7fe fa64 	bl	8003ffc <HAL_RCC_GetPCLK2Freq>
 8005b34:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b38:	e003      	b.n	8005b42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b3a:	f7fe fa4b 	bl	8003fd4 <HAL_RCC_GetPCLK1Freq>
 8005b3e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b46:	69db      	ldr	r3, [r3, #28]
 8005b48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b4c:	f040 810c 	bne.w	8005d68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b54:	2200      	movs	r2, #0
 8005b56:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005b5a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005b62:	4622      	mov	r2, r4
 8005b64:	462b      	mov	r3, r5
 8005b66:	1891      	adds	r1, r2, r2
 8005b68:	65b9      	str	r1, [r7, #88]	; 0x58
 8005b6a:	415b      	adcs	r3, r3
 8005b6c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b72:	4621      	mov	r1, r4
 8005b74:	eb12 0801 	adds.w	r8, r2, r1
 8005b78:	4629      	mov	r1, r5
 8005b7a:	eb43 0901 	adc.w	r9, r3, r1
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	f04f 0300 	mov.w	r3, #0
 8005b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b92:	4690      	mov	r8, r2
 8005b94:	4699      	mov	r9, r3
 8005b96:	4623      	mov	r3, r4
 8005b98:	eb18 0303 	adds.w	r3, r8, r3
 8005b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ba0:	462b      	mov	r3, r5
 8005ba2:	eb49 0303 	adc.w	r3, r9, r3
 8005ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005bb6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005bba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	18db      	adds	r3, r3, r3
 8005bc2:	653b      	str	r3, [r7, #80]	; 0x50
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	eb42 0303 	adc.w	r3, r2, r3
 8005bca:	657b      	str	r3, [r7, #84]	; 0x54
 8005bcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005bd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005bd4:	f7fa fff2 	bl	8000bbc <__aeabi_uldivmod>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	4b61      	ldr	r3, [pc, #388]	; (8005d64 <UART_SetConfig+0x2d4>)
 8005bde:	fba3 2302 	umull	r2, r3, r3, r2
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	011c      	lsls	r4, r3, #4
 8005be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bea:	2200      	movs	r2, #0
 8005bec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bf0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005bf4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005bf8:	4642      	mov	r2, r8
 8005bfa:	464b      	mov	r3, r9
 8005bfc:	1891      	adds	r1, r2, r2
 8005bfe:	64b9      	str	r1, [r7, #72]	; 0x48
 8005c00:	415b      	adcs	r3, r3
 8005c02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c08:	4641      	mov	r1, r8
 8005c0a:	eb12 0a01 	adds.w	sl, r2, r1
 8005c0e:	4649      	mov	r1, r9
 8005c10:	eb43 0b01 	adc.w	fp, r3, r1
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c28:	4692      	mov	sl, r2
 8005c2a:	469b      	mov	fp, r3
 8005c2c:	4643      	mov	r3, r8
 8005c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8005c32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c36:	464b      	mov	r3, r9
 8005c38:	eb4b 0303 	adc.w	r3, fp, r3
 8005c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005c50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005c54:	460b      	mov	r3, r1
 8005c56:	18db      	adds	r3, r3, r3
 8005c58:	643b      	str	r3, [r7, #64]	; 0x40
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	eb42 0303 	adc.w	r3, r2, r3
 8005c60:	647b      	str	r3, [r7, #68]	; 0x44
 8005c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005c6a:	f7fa ffa7 	bl	8000bbc <__aeabi_uldivmod>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	4611      	mov	r1, r2
 8005c74:	4b3b      	ldr	r3, [pc, #236]	; (8005d64 <UART_SetConfig+0x2d4>)
 8005c76:	fba3 2301 	umull	r2, r3, r3, r1
 8005c7a:	095b      	lsrs	r3, r3, #5
 8005c7c:	2264      	movs	r2, #100	; 0x64
 8005c7e:	fb02 f303 	mul.w	r3, r2, r3
 8005c82:	1acb      	subs	r3, r1, r3
 8005c84:	00db      	lsls	r3, r3, #3
 8005c86:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c8a:	4b36      	ldr	r3, [pc, #216]	; (8005d64 <UART_SetConfig+0x2d4>)
 8005c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8005c90:	095b      	lsrs	r3, r3, #5
 8005c92:	005b      	lsls	r3, r3, #1
 8005c94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c98:	441c      	add	r4, r3
 8005c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ca4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005ca8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005cac:	4642      	mov	r2, r8
 8005cae:	464b      	mov	r3, r9
 8005cb0:	1891      	adds	r1, r2, r2
 8005cb2:	63b9      	str	r1, [r7, #56]	; 0x38
 8005cb4:	415b      	adcs	r3, r3
 8005cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	1851      	adds	r1, r2, r1
 8005cc0:	6339      	str	r1, [r7, #48]	; 0x30
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	414b      	adcs	r3, r1
 8005cc6:	637b      	str	r3, [r7, #52]	; 0x34
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005cd4:	4659      	mov	r1, fp
 8005cd6:	00cb      	lsls	r3, r1, #3
 8005cd8:	4651      	mov	r1, sl
 8005cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cde:	4651      	mov	r1, sl
 8005ce0:	00ca      	lsls	r2, r1, #3
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4642      	mov	r2, r8
 8005cea:	189b      	adds	r3, r3, r2
 8005cec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	460a      	mov	r2, r1
 8005cf4:	eb42 0303 	adc.w	r3, r2, r3
 8005cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005d08:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005d10:	460b      	mov	r3, r1
 8005d12:	18db      	adds	r3, r3, r3
 8005d14:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d16:	4613      	mov	r3, r2
 8005d18:	eb42 0303 	adc.w	r3, r2, r3
 8005d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d26:	f7fa ff49 	bl	8000bbc <__aeabi_uldivmod>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	; (8005d64 <UART_SetConfig+0x2d4>)
 8005d30:	fba3 1302 	umull	r1, r3, r3, r2
 8005d34:	095b      	lsrs	r3, r3, #5
 8005d36:	2164      	movs	r1, #100	; 0x64
 8005d38:	fb01 f303 	mul.w	r3, r1, r3
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	00db      	lsls	r3, r3, #3
 8005d40:	3332      	adds	r3, #50	; 0x32
 8005d42:	4a08      	ldr	r2, [pc, #32]	; (8005d64 <UART_SetConfig+0x2d4>)
 8005d44:	fba2 2303 	umull	r2, r3, r2, r3
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	f003 0207 	and.w	r2, r3, #7
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4422      	add	r2, r4
 8005d56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d58:	e106      	b.n	8005f68 <UART_SetConfig+0x4d8>
 8005d5a:	bf00      	nop
 8005d5c:	40011000 	.word	0x40011000
 8005d60:	40011400 	.word	0x40011400
 8005d64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d7a:	4642      	mov	r2, r8
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	1891      	adds	r1, r2, r2
 8005d80:	6239      	str	r1, [r7, #32]
 8005d82:	415b      	adcs	r3, r3
 8005d84:	627b      	str	r3, [r7, #36]	; 0x24
 8005d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d8a:	4641      	mov	r1, r8
 8005d8c:	1854      	adds	r4, r2, r1
 8005d8e:	4649      	mov	r1, r9
 8005d90:	eb43 0501 	adc.w	r5, r3, r1
 8005d94:	f04f 0200 	mov.w	r2, #0
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	00eb      	lsls	r3, r5, #3
 8005d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005da2:	00e2      	lsls	r2, r4, #3
 8005da4:	4614      	mov	r4, r2
 8005da6:	461d      	mov	r5, r3
 8005da8:	4643      	mov	r3, r8
 8005daa:	18e3      	adds	r3, r4, r3
 8005dac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005db0:	464b      	mov	r3, r9
 8005db2:	eb45 0303 	adc.w	r3, r5, r3
 8005db6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005dc6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	f04f 0300 	mov.w	r3, #0
 8005dd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005dd6:	4629      	mov	r1, r5
 8005dd8:	008b      	lsls	r3, r1, #2
 8005dda:	4621      	mov	r1, r4
 8005ddc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005de0:	4621      	mov	r1, r4
 8005de2:	008a      	lsls	r2, r1, #2
 8005de4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005de8:	f7fa fee8 	bl	8000bbc <__aeabi_uldivmod>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	4b60      	ldr	r3, [pc, #384]	; (8005f74 <UART_SetConfig+0x4e4>)
 8005df2:	fba3 2302 	umull	r2, r3, r3, r2
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	011c      	lsls	r4, r3, #4
 8005dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005e04:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005e08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	464b      	mov	r3, r9
 8005e10:	1891      	adds	r1, r2, r2
 8005e12:	61b9      	str	r1, [r7, #24]
 8005e14:	415b      	adcs	r3, r3
 8005e16:	61fb      	str	r3, [r7, #28]
 8005e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e1c:	4641      	mov	r1, r8
 8005e1e:	1851      	adds	r1, r2, r1
 8005e20:	6139      	str	r1, [r7, #16]
 8005e22:	4649      	mov	r1, r9
 8005e24:	414b      	adcs	r3, r1
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e34:	4659      	mov	r1, fp
 8005e36:	00cb      	lsls	r3, r1, #3
 8005e38:	4651      	mov	r1, sl
 8005e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e3e:	4651      	mov	r1, sl
 8005e40:	00ca      	lsls	r2, r1, #3
 8005e42:	4610      	mov	r0, r2
 8005e44:	4619      	mov	r1, r3
 8005e46:	4603      	mov	r3, r0
 8005e48:	4642      	mov	r2, r8
 8005e4a:	189b      	adds	r3, r3, r2
 8005e4c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e50:	464b      	mov	r3, r9
 8005e52:	460a      	mov	r2, r1
 8005e54:	eb42 0303 	adc.w	r3, r2, r3
 8005e58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e66:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005e68:	f04f 0200 	mov.w	r2, #0
 8005e6c:	f04f 0300 	mov.w	r3, #0
 8005e70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e74:	4649      	mov	r1, r9
 8005e76:	008b      	lsls	r3, r1, #2
 8005e78:	4641      	mov	r1, r8
 8005e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e7e:	4641      	mov	r1, r8
 8005e80:	008a      	lsls	r2, r1, #2
 8005e82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e86:	f7fa fe99 	bl	8000bbc <__aeabi_uldivmod>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4611      	mov	r1, r2
 8005e90:	4b38      	ldr	r3, [pc, #224]	; (8005f74 <UART_SetConfig+0x4e4>)
 8005e92:	fba3 2301 	umull	r2, r3, r3, r1
 8005e96:	095b      	lsrs	r3, r3, #5
 8005e98:	2264      	movs	r2, #100	; 0x64
 8005e9a:	fb02 f303 	mul.w	r3, r2, r3
 8005e9e:	1acb      	subs	r3, r1, r3
 8005ea0:	011b      	lsls	r3, r3, #4
 8005ea2:	3332      	adds	r3, #50	; 0x32
 8005ea4:	4a33      	ldr	r2, [pc, #204]	; (8005f74 <UART_SetConfig+0x4e4>)
 8005ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005eb0:	441c      	add	r4, r3
 8005eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	673b      	str	r3, [r7, #112]	; 0x70
 8005eba:	677a      	str	r2, [r7, #116]	; 0x74
 8005ebc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	1891      	adds	r1, r2, r2
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	415b      	adcs	r3, r3
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ed0:	4641      	mov	r1, r8
 8005ed2:	1851      	adds	r1, r2, r1
 8005ed4:	6039      	str	r1, [r7, #0]
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	414b      	adcs	r3, r1
 8005eda:	607b      	str	r3, [r7, #4]
 8005edc:	f04f 0200 	mov.w	r2, #0
 8005ee0:	f04f 0300 	mov.w	r3, #0
 8005ee4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ee8:	4659      	mov	r1, fp
 8005eea:	00cb      	lsls	r3, r1, #3
 8005eec:	4651      	mov	r1, sl
 8005eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ef2:	4651      	mov	r1, sl
 8005ef4:	00ca      	lsls	r2, r1, #3
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4603      	mov	r3, r0
 8005efc:	4642      	mov	r2, r8
 8005efe:	189b      	adds	r3, r3, r2
 8005f00:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f02:	464b      	mov	r3, r9
 8005f04:	460a      	mov	r2, r1
 8005f06:	eb42 0303 	adc.w	r3, r2, r3
 8005f0a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	663b      	str	r3, [r7, #96]	; 0x60
 8005f16:	667a      	str	r2, [r7, #100]	; 0x64
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f24:	4649      	mov	r1, r9
 8005f26:	008b      	lsls	r3, r1, #2
 8005f28:	4641      	mov	r1, r8
 8005f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f2e:	4641      	mov	r1, r8
 8005f30:	008a      	lsls	r2, r1, #2
 8005f32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f36:	f7fa fe41 	bl	8000bbc <__aeabi_uldivmod>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	460b      	mov	r3, r1
 8005f3e:	4b0d      	ldr	r3, [pc, #52]	; (8005f74 <UART_SetConfig+0x4e4>)
 8005f40:	fba3 1302 	umull	r1, r3, r3, r2
 8005f44:	095b      	lsrs	r3, r3, #5
 8005f46:	2164      	movs	r1, #100	; 0x64
 8005f48:	fb01 f303 	mul.w	r3, r1, r3
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	011b      	lsls	r3, r3, #4
 8005f50:	3332      	adds	r3, #50	; 0x32
 8005f52:	4a08      	ldr	r2, [pc, #32]	; (8005f74 <UART_SetConfig+0x4e4>)
 8005f54:	fba2 2303 	umull	r2, r3, r2, r3
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	f003 020f 	and.w	r2, r3, #15
 8005f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4422      	add	r2, r4
 8005f66:	609a      	str	r2, [r3, #8]
}
 8005f68:	bf00      	nop
 8005f6a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f74:	51eb851f 	.word	0x51eb851f

08005f78 <siprintf>:
 8005f78:	b40e      	push	{r1, r2, r3}
 8005f7a:	b500      	push	{lr}
 8005f7c:	b09c      	sub	sp, #112	; 0x70
 8005f7e:	ab1d      	add	r3, sp, #116	; 0x74
 8005f80:	9002      	str	r0, [sp, #8]
 8005f82:	9006      	str	r0, [sp, #24]
 8005f84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f88:	4809      	ldr	r0, [pc, #36]	; (8005fb0 <siprintf+0x38>)
 8005f8a:	9107      	str	r1, [sp, #28]
 8005f8c:	9104      	str	r1, [sp, #16]
 8005f8e:	4909      	ldr	r1, [pc, #36]	; (8005fb4 <siprintf+0x3c>)
 8005f90:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f94:	9105      	str	r1, [sp, #20]
 8005f96:	6800      	ldr	r0, [r0, #0]
 8005f98:	9301      	str	r3, [sp, #4]
 8005f9a:	a902      	add	r1, sp, #8
 8005f9c:	f000 f992 	bl	80062c4 <_svfiprintf_r>
 8005fa0:	9b02      	ldr	r3, [sp, #8]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	701a      	strb	r2, [r3, #0]
 8005fa6:	b01c      	add	sp, #112	; 0x70
 8005fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fac:	b003      	add	sp, #12
 8005fae:	4770      	bx	lr
 8005fb0:	20000058 	.word	0x20000058
 8005fb4:	ffff0208 	.word	0xffff0208

08005fb8 <memset>:
 8005fb8:	4402      	add	r2, r0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d100      	bne.n	8005fc2 <memset+0xa>
 8005fc0:	4770      	bx	lr
 8005fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8005fc6:	e7f9      	b.n	8005fbc <memset+0x4>

08005fc8 <__errno>:
 8005fc8:	4b01      	ldr	r3, [pc, #4]	; (8005fd0 <__errno+0x8>)
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	20000058 	.word	0x20000058

08005fd4 <__libc_init_array>:
 8005fd4:	b570      	push	{r4, r5, r6, lr}
 8005fd6:	4d0d      	ldr	r5, [pc, #52]	; (800600c <__libc_init_array+0x38>)
 8005fd8:	4c0d      	ldr	r4, [pc, #52]	; (8006010 <__libc_init_array+0x3c>)
 8005fda:	1b64      	subs	r4, r4, r5
 8005fdc:	10a4      	asrs	r4, r4, #2
 8005fde:	2600      	movs	r6, #0
 8005fe0:	42a6      	cmp	r6, r4
 8005fe2:	d109      	bne.n	8005ff8 <__libc_init_array+0x24>
 8005fe4:	4d0b      	ldr	r5, [pc, #44]	; (8006014 <__libc_init_array+0x40>)
 8005fe6:	4c0c      	ldr	r4, [pc, #48]	; (8006018 <__libc_init_array+0x44>)
 8005fe8:	f001 fd0a 	bl	8007a00 <_init>
 8005fec:	1b64      	subs	r4, r4, r5
 8005fee:	10a4      	asrs	r4, r4, #2
 8005ff0:	2600      	movs	r6, #0
 8005ff2:	42a6      	cmp	r6, r4
 8005ff4:	d105      	bne.n	8006002 <__libc_init_array+0x2e>
 8005ff6:	bd70      	pop	{r4, r5, r6, pc}
 8005ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ffc:	4798      	blx	r3
 8005ffe:	3601      	adds	r6, #1
 8006000:	e7ee      	b.n	8005fe0 <__libc_init_array+0xc>
 8006002:	f855 3b04 	ldr.w	r3, [r5], #4
 8006006:	4798      	blx	r3
 8006008:	3601      	adds	r6, #1
 800600a:	e7f2      	b.n	8005ff2 <__libc_init_array+0x1e>
 800600c:	08007d58 	.word	0x08007d58
 8006010:	08007d58 	.word	0x08007d58
 8006014:	08007d58 	.word	0x08007d58
 8006018:	08007d5c 	.word	0x08007d5c

0800601c <__retarget_lock_acquire_recursive>:
 800601c:	4770      	bx	lr

0800601e <__retarget_lock_release_recursive>:
 800601e:	4770      	bx	lr

08006020 <_free_r>:
 8006020:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006022:	2900      	cmp	r1, #0
 8006024:	d044      	beq.n	80060b0 <_free_r+0x90>
 8006026:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800602a:	9001      	str	r0, [sp, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	f1a1 0404 	sub.w	r4, r1, #4
 8006032:	bfb8      	it	lt
 8006034:	18e4      	addlt	r4, r4, r3
 8006036:	f000 f8df 	bl	80061f8 <__malloc_lock>
 800603a:	4a1e      	ldr	r2, [pc, #120]	; (80060b4 <_free_r+0x94>)
 800603c:	9801      	ldr	r0, [sp, #4]
 800603e:	6813      	ldr	r3, [r2, #0]
 8006040:	b933      	cbnz	r3, 8006050 <_free_r+0x30>
 8006042:	6063      	str	r3, [r4, #4]
 8006044:	6014      	str	r4, [r2, #0]
 8006046:	b003      	add	sp, #12
 8006048:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800604c:	f000 b8da 	b.w	8006204 <__malloc_unlock>
 8006050:	42a3      	cmp	r3, r4
 8006052:	d908      	bls.n	8006066 <_free_r+0x46>
 8006054:	6825      	ldr	r5, [r4, #0]
 8006056:	1961      	adds	r1, r4, r5
 8006058:	428b      	cmp	r3, r1
 800605a:	bf01      	itttt	eq
 800605c:	6819      	ldreq	r1, [r3, #0]
 800605e:	685b      	ldreq	r3, [r3, #4]
 8006060:	1949      	addeq	r1, r1, r5
 8006062:	6021      	streq	r1, [r4, #0]
 8006064:	e7ed      	b.n	8006042 <_free_r+0x22>
 8006066:	461a      	mov	r2, r3
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	b10b      	cbz	r3, 8006070 <_free_r+0x50>
 800606c:	42a3      	cmp	r3, r4
 800606e:	d9fa      	bls.n	8006066 <_free_r+0x46>
 8006070:	6811      	ldr	r1, [r2, #0]
 8006072:	1855      	adds	r5, r2, r1
 8006074:	42a5      	cmp	r5, r4
 8006076:	d10b      	bne.n	8006090 <_free_r+0x70>
 8006078:	6824      	ldr	r4, [r4, #0]
 800607a:	4421      	add	r1, r4
 800607c:	1854      	adds	r4, r2, r1
 800607e:	42a3      	cmp	r3, r4
 8006080:	6011      	str	r1, [r2, #0]
 8006082:	d1e0      	bne.n	8006046 <_free_r+0x26>
 8006084:	681c      	ldr	r4, [r3, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	6053      	str	r3, [r2, #4]
 800608a:	440c      	add	r4, r1
 800608c:	6014      	str	r4, [r2, #0]
 800608e:	e7da      	b.n	8006046 <_free_r+0x26>
 8006090:	d902      	bls.n	8006098 <_free_r+0x78>
 8006092:	230c      	movs	r3, #12
 8006094:	6003      	str	r3, [r0, #0]
 8006096:	e7d6      	b.n	8006046 <_free_r+0x26>
 8006098:	6825      	ldr	r5, [r4, #0]
 800609a:	1961      	adds	r1, r4, r5
 800609c:	428b      	cmp	r3, r1
 800609e:	bf04      	itt	eq
 80060a0:	6819      	ldreq	r1, [r3, #0]
 80060a2:	685b      	ldreq	r3, [r3, #4]
 80060a4:	6063      	str	r3, [r4, #4]
 80060a6:	bf04      	itt	eq
 80060a8:	1949      	addeq	r1, r1, r5
 80060aa:	6021      	streq	r1, [r4, #0]
 80060ac:	6054      	str	r4, [r2, #4]
 80060ae:	e7ca      	b.n	8006046 <_free_r+0x26>
 80060b0:	b003      	add	sp, #12
 80060b2:	bd30      	pop	{r4, r5, pc}
 80060b4:	200003b8 	.word	0x200003b8

080060b8 <sbrk_aligned>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	4e0e      	ldr	r6, [pc, #56]	; (80060f4 <sbrk_aligned+0x3c>)
 80060bc:	460c      	mov	r4, r1
 80060be:	6831      	ldr	r1, [r6, #0]
 80060c0:	4605      	mov	r5, r0
 80060c2:	b911      	cbnz	r1, 80060ca <sbrk_aligned+0x12>
 80060c4:	f000 fba6 	bl	8006814 <_sbrk_r>
 80060c8:	6030      	str	r0, [r6, #0]
 80060ca:	4621      	mov	r1, r4
 80060cc:	4628      	mov	r0, r5
 80060ce:	f000 fba1 	bl	8006814 <_sbrk_r>
 80060d2:	1c43      	adds	r3, r0, #1
 80060d4:	d00a      	beq.n	80060ec <sbrk_aligned+0x34>
 80060d6:	1cc4      	adds	r4, r0, #3
 80060d8:	f024 0403 	bic.w	r4, r4, #3
 80060dc:	42a0      	cmp	r0, r4
 80060de:	d007      	beq.n	80060f0 <sbrk_aligned+0x38>
 80060e0:	1a21      	subs	r1, r4, r0
 80060e2:	4628      	mov	r0, r5
 80060e4:	f000 fb96 	bl	8006814 <_sbrk_r>
 80060e8:	3001      	adds	r0, #1
 80060ea:	d101      	bne.n	80060f0 <sbrk_aligned+0x38>
 80060ec:	f04f 34ff 	mov.w	r4, #4294967295
 80060f0:	4620      	mov	r0, r4
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
 80060f4:	200003bc 	.word	0x200003bc

080060f8 <_malloc_r>:
 80060f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060fc:	1ccd      	adds	r5, r1, #3
 80060fe:	f025 0503 	bic.w	r5, r5, #3
 8006102:	3508      	adds	r5, #8
 8006104:	2d0c      	cmp	r5, #12
 8006106:	bf38      	it	cc
 8006108:	250c      	movcc	r5, #12
 800610a:	2d00      	cmp	r5, #0
 800610c:	4607      	mov	r7, r0
 800610e:	db01      	blt.n	8006114 <_malloc_r+0x1c>
 8006110:	42a9      	cmp	r1, r5
 8006112:	d905      	bls.n	8006120 <_malloc_r+0x28>
 8006114:	230c      	movs	r3, #12
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	2600      	movs	r6, #0
 800611a:	4630      	mov	r0, r6
 800611c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006120:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80061f4 <_malloc_r+0xfc>
 8006124:	f000 f868 	bl	80061f8 <__malloc_lock>
 8006128:	f8d8 3000 	ldr.w	r3, [r8]
 800612c:	461c      	mov	r4, r3
 800612e:	bb5c      	cbnz	r4, 8006188 <_malloc_r+0x90>
 8006130:	4629      	mov	r1, r5
 8006132:	4638      	mov	r0, r7
 8006134:	f7ff ffc0 	bl	80060b8 <sbrk_aligned>
 8006138:	1c43      	adds	r3, r0, #1
 800613a:	4604      	mov	r4, r0
 800613c:	d155      	bne.n	80061ea <_malloc_r+0xf2>
 800613e:	f8d8 4000 	ldr.w	r4, [r8]
 8006142:	4626      	mov	r6, r4
 8006144:	2e00      	cmp	r6, #0
 8006146:	d145      	bne.n	80061d4 <_malloc_r+0xdc>
 8006148:	2c00      	cmp	r4, #0
 800614a:	d048      	beq.n	80061de <_malloc_r+0xe6>
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	4631      	mov	r1, r6
 8006150:	4638      	mov	r0, r7
 8006152:	eb04 0903 	add.w	r9, r4, r3
 8006156:	f000 fb5d 	bl	8006814 <_sbrk_r>
 800615a:	4581      	cmp	r9, r0
 800615c:	d13f      	bne.n	80061de <_malloc_r+0xe6>
 800615e:	6821      	ldr	r1, [r4, #0]
 8006160:	1a6d      	subs	r5, r5, r1
 8006162:	4629      	mov	r1, r5
 8006164:	4638      	mov	r0, r7
 8006166:	f7ff ffa7 	bl	80060b8 <sbrk_aligned>
 800616a:	3001      	adds	r0, #1
 800616c:	d037      	beq.n	80061de <_malloc_r+0xe6>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	442b      	add	r3, r5
 8006172:	6023      	str	r3, [r4, #0]
 8006174:	f8d8 3000 	ldr.w	r3, [r8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d038      	beq.n	80061ee <_malloc_r+0xf6>
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	42a2      	cmp	r2, r4
 8006180:	d12b      	bne.n	80061da <_malloc_r+0xe2>
 8006182:	2200      	movs	r2, #0
 8006184:	605a      	str	r2, [r3, #4]
 8006186:	e00f      	b.n	80061a8 <_malloc_r+0xb0>
 8006188:	6822      	ldr	r2, [r4, #0]
 800618a:	1b52      	subs	r2, r2, r5
 800618c:	d41f      	bmi.n	80061ce <_malloc_r+0xd6>
 800618e:	2a0b      	cmp	r2, #11
 8006190:	d917      	bls.n	80061c2 <_malloc_r+0xca>
 8006192:	1961      	adds	r1, r4, r5
 8006194:	42a3      	cmp	r3, r4
 8006196:	6025      	str	r5, [r4, #0]
 8006198:	bf18      	it	ne
 800619a:	6059      	strne	r1, [r3, #4]
 800619c:	6863      	ldr	r3, [r4, #4]
 800619e:	bf08      	it	eq
 80061a0:	f8c8 1000 	streq.w	r1, [r8]
 80061a4:	5162      	str	r2, [r4, r5]
 80061a6:	604b      	str	r3, [r1, #4]
 80061a8:	4638      	mov	r0, r7
 80061aa:	f104 060b 	add.w	r6, r4, #11
 80061ae:	f000 f829 	bl	8006204 <__malloc_unlock>
 80061b2:	f026 0607 	bic.w	r6, r6, #7
 80061b6:	1d23      	adds	r3, r4, #4
 80061b8:	1af2      	subs	r2, r6, r3
 80061ba:	d0ae      	beq.n	800611a <_malloc_r+0x22>
 80061bc:	1b9b      	subs	r3, r3, r6
 80061be:	50a3      	str	r3, [r4, r2]
 80061c0:	e7ab      	b.n	800611a <_malloc_r+0x22>
 80061c2:	42a3      	cmp	r3, r4
 80061c4:	6862      	ldr	r2, [r4, #4]
 80061c6:	d1dd      	bne.n	8006184 <_malloc_r+0x8c>
 80061c8:	f8c8 2000 	str.w	r2, [r8]
 80061cc:	e7ec      	b.n	80061a8 <_malloc_r+0xb0>
 80061ce:	4623      	mov	r3, r4
 80061d0:	6864      	ldr	r4, [r4, #4]
 80061d2:	e7ac      	b.n	800612e <_malloc_r+0x36>
 80061d4:	4634      	mov	r4, r6
 80061d6:	6876      	ldr	r6, [r6, #4]
 80061d8:	e7b4      	b.n	8006144 <_malloc_r+0x4c>
 80061da:	4613      	mov	r3, r2
 80061dc:	e7cc      	b.n	8006178 <_malloc_r+0x80>
 80061de:	230c      	movs	r3, #12
 80061e0:	603b      	str	r3, [r7, #0]
 80061e2:	4638      	mov	r0, r7
 80061e4:	f000 f80e 	bl	8006204 <__malloc_unlock>
 80061e8:	e797      	b.n	800611a <_malloc_r+0x22>
 80061ea:	6025      	str	r5, [r4, #0]
 80061ec:	e7dc      	b.n	80061a8 <_malloc_r+0xb0>
 80061ee:	605b      	str	r3, [r3, #4]
 80061f0:	deff      	udf	#255	; 0xff
 80061f2:	bf00      	nop
 80061f4:	200003b8 	.word	0x200003b8

080061f8 <__malloc_lock>:
 80061f8:	4801      	ldr	r0, [pc, #4]	; (8006200 <__malloc_lock+0x8>)
 80061fa:	f7ff bf0f 	b.w	800601c <__retarget_lock_acquire_recursive>
 80061fe:	bf00      	nop
 8006200:	200003b4 	.word	0x200003b4

08006204 <__malloc_unlock>:
 8006204:	4801      	ldr	r0, [pc, #4]	; (800620c <__malloc_unlock+0x8>)
 8006206:	f7ff bf0a 	b.w	800601e <__retarget_lock_release_recursive>
 800620a:	bf00      	nop
 800620c:	200003b4 	.word	0x200003b4

08006210 <__ssputs_r>:
 8006210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006214:	688e      	ldr	r6, [r1, #8]
 8006216:	461f      	mov	r7, r3
 8006218:	42be      	cmp	r6, r7
 800621a:	680b      	ldr	r3, [r1, #0]
 800621c:	4682      	mov	sl, r0
 800621e:	460c      	mov	r4, r1
 8006220:	4690      	mov	r8, r2
 8006222:	d82c      	bhi.n	800627e <__ssputs_r+0x6e>
 8006224:	898a      	ldrh	r2, [r1, #12]
 8006226:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800622a:	d026      	beq.n	800627a <__ssputs_r+0x6a>
 800622c:	6965      	ldr	r5, [r4, #20]
 800622e:	6909      	ldr	r1, [r1, #16]
 8006230:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006234:	eba3 0901 	sub.w	r9, r3, r1
 8006238:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800623c:	1c7b      	adds	r3, r7, #1
 800623e:	444b      	add	r3, r9
 8006240:	106d      	asrs	r5, r5, #1
 8006242:	429d      	cmp	r5, r3
 8006244:	bf38      	it	cc
 8006246:	461d      	movcc	r5, r3
 8006248:	0553      	lsls	r3, r2, #21
 800624a:	d527      	bpl.n	800629c <__ssputs_r+0x8c>
 800624c:	4629      	mov	r1, r5
 800624e:	f7ff ff53 	bl	80060f8 <_malloc_r>
 8006252:	4606      	mov	r6, r0
 8006254:	b360      	cbz	r0, 80062b0 <__ssputs_r+0xa0>
 8006256:	6921      	ldr	r1, [r4, #16]
 8006258:	464a      	mov	r2, r9
 800625a:	f000 faeb 	bl	8006834 <memcpy>
 800625e:	89a3      	ldrh	r3, [r4, #12]
 8006260:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006268:	81a3      	strh	r3, [r4, #12]
 800626a:	6126      	str	r6, [r4, #16]
 800626c:	6165      	str	r5, [r4, #20]
 800626e:	444e      	add	r6, r9
 8006270:	eba5 0509 	sub.w	r5, r5, r9
 8006274:	6026      	str	r6, [r4, #0]
 8006276:	60a5      	str	r5, [r4, #8]
 8006278:	463e      	mov	r6, r7
 800627a:	42be      	cmp	r6, r7
 800627c:	d900      	bls.n	8006280 <__ssputs_r+0x70>
 800627e:	463e      	mov	r6, r7
 8006280:	6820      	ldr	r0, [r4, #0]
 8006282:	4632      	mov	r2, r6
 8006284:	4641      	mov	r1, r8
 8006286:	f000 faab 	bl	80067e0 <memmove>
 800628a:	68a3      	ldr	r3, [r4, #8]
 800628c:	1b9b      	subs	r3, r3, r6
 800628e:	60a3      	str	r3, [r4, #8]
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	4433      	add	r3, r6
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	2000      	movs	r0, #0
 8006298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629c:	462a      	mov	r2, r5
 800629e:	f000 fad7 	bl	8006850 <_realloc_r>
 80062a2:	4606      	mov	r6, r0
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d1e0      	bne.n	800626a <__ssputs_r+0x5a>
 80062a8:	6921      	ldr	r1, [r4, #16]
 80062aa:	4650      	mov	r0, sl
 80062ac:	f7ff feb8 	bl	8006020 <_free_r>
 80062b0:	230c      	movs	r3, #12
 80062b2:	f8ca 3000 	str.w	r3, [sl]
 80062b6:	89a3      	ldrh	r3, [r4, #12]
 80062b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062bc:	81a3      	strh	r3, [r4, #12]
 80062be:	f04f 30ff 	mov.w	r0, #4294967295
 80062c2:	e7e9      	b.n	8006298 <__ssputs_r+0x88>

080062c4 <_svfiprintf_r>:
 80062c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c8:	4698      	mov	r8, r3
 80062ca:	898b      	ldrh	r3, [r1, #12]
 80062cc:	061b      	lsls	r3, r3, #24
 80062ce:	b09d      	sub	sp, #116	; 0x74
 80062d0:	4607      	mov	r7, r0
 80062d2:	460d      	mov	r5, r1
 80062d4:	4614      	mov	r4, r2
 80062d6:	d50e      	bpl.n	80062f6 <_svfiprintf_r+0x32>
 80062d8:	690b      	ldr	r3, [r1, #16]
 80062da:	b963      	cbnz	r3, 80062f6 <_svfiprintf_r+0x32>
 80062dc:	2140      	movs	r1, #64	; 0x40
 80062de:	f7ff ff0b 	bl	80060f8 <_malloc_r>
 80062e2:	6028      	str	r0, [r5, #0]
 80062e4:	6128      	str	r0, [r5, #16]
 80062e6:	b920      	cbnz	r0, 80062f2 <_svfiprintf_r+0x2e>
 80062e8:	230c      	movs	r3, #12
 80062ea:	603b      	str	r3, [r7, #0]
 80062ec:	f04f 30ff 	mov.w	r0, #4294967295
 80062f0:	e0d0      	b.n	8006494 <_svfiprintf_r+0x1d0>
 80062f2:	2340      	movs	r3, #64	; 0x40
 80062f4:	616b      	str	r3, [r5, #20]
 80062f6:	2300      	movs	r3, #0
 80062f8:	9309      	str	r3, [sp, #36]	; 0x24
 80062fa:	2320      	movs	r3, #32
 80062fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006300:	f8cd 800c 	str.w	r8, [sp, #12]
 8006304:	2330      	movs	r3, #48	; 0x30
 8006306:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80064ac <_svfiprintf_r+0x1e8>
 800630a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800630e:	f04f 0901 	mov.w	r9, #1
 8006312:	4623      	mov	r3, r4
 8006314:	469a      	mov	sl, r3
 8006316:	f813 2b01 	ldrb.w	r2, [r3], #1
 800631a:	b10a      	cbz	r2, 8006320 <_svfiprintf_r+0x5c>
 800631c:	2a25      	cmp	r2, #37	; 0x25
 800631e:	d1f9      	bne.n	8006314 <_svfiprintf_r+0x50>
 8006320:	ebba 0b04 	subs.w	fp, sl, r4
 8006324:	d00b      	beq.n	800633e <_svfiprintf_r+0x7a>
 8006326:	465b      	mov	r3, fp
 8006328:	4622      	mov	r2, r4
 800632a:	4629      	mov	r1, r5
 800632c:	4638      	mov	r0, r7
 800632e:	f7ff ff6f 	bl	8006210 <__ssputs_r>
 8006332:	3001      	adds	r0, #1
 8006334:	f000 80a9 	beq.w	800648a <_svfiprintf_r+0x1c6>
 8006338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800633a:	445a      	add	r2, fp
 800633c:	9209      	str	r2, [sp, #36]	; 0x24
 800633e:	f89a 3000 	ldrb.w	r3, [sl]
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 80a1 	beq.w	800648a <_svfiprintf_r+0x1c6>
 8006348:	2300      	movs	r3, #0
 800634a:	f04f 32ff 	mov.w	r2, #4294967295
 800634e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006352:	f10a 0a01 	add.w	sl, sl, #1
 8006356:	9304      	str	r3, [sp, #16]
 8006358:	9307      	str	r3, [sp, #28]
 800635a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800635e:	931a      	str	r3, [sp, #104]	; 0x68
 8006360:	4654      	mov	r4, sl
 8006362:	2205      	movs	r2, #5
 8006364:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006368:	4850      	ldr	r0, [pc, #320]	; (80064ac <_svfiprintf_r+0x1e8>)
 800636a:	f7f9 ff39 	bl	80001e0 <memchr>
 800636e:	9a04      	ldr	r2, [sp, #16]
 8006370:	b9d8      	cbnz	r0, 80063aa <_svfiprintf_r+0xe6>
 8006372:	06d0      	lsls	r0, r2, #27
 8006374:	bf44      	itt	mi
 8006376:	2320      	movmi	r3, #32
 8006378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800637c:	0711      	lsls	r1, r2, #28
 800637e:	bf44      	itt	mi
 8006380:	232b      	movmi	r3, #43	; 0x2b
 8006382:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006386:	f89a 3000 	ldrb.w	r3, [sl]
 800638a:	2b2a      	cmp	r3, #42	; 0x2a
 800638c:	d015      	beq.n	80063ba <_svfiprintf_r+0xf6>
 800638e:	9a07      	ldr	r2, [sp, #28]
 8006390:	4654      	mov	r4, sl
 8006392:	2000      	movs	r0, #0
 8006394:	f04f 0c0a 	mov.w	ip, #10
 8006398:	4621      	mov	r1, r4
 800639a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800639e:	3b30      	subs	r3, #48	; 0x30
 80063a0:	2b09      	cmp	r3, #9
 80063a2:	d94d      	bls.n	8006440 <_svfiprintf_r+0x17c>
 80063a4:	b1b0      	cbz	r0, 80063d4 <_svfiprintf_r+0x110>
 80063a6:	9207      	str	r2, [sp, #28]
 80063a8:	e014      	b.n	80063d4 <_svfiprintf_r+0x110>
 80063aa:	eba0 0308 	sub.w	r3, r0, r8
 80063ae:	fa09 f303 	lsl.w	r3, r9, r3
 80063b2:	4313      	orrs	r3, r2
 80063b4:	9304      	str	r3, [sp, #16]
 80063b6:	46a2      	mov	sl, r4
 80063b8:	e7d2      	b.n	8006360 <_svfiprintf_r+0x9c>
 80063ba:	9b03      	ldr	r3, [sp, #12]
 80063bc:	1d19      	adds	r1, r3, #4
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	9103      	str	r1, [sp, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	bfbb      	ittet	lt
 80063c6:	425b      	neglt	r3, r3
 80063c8:	f042 0202 	orrlt.w	r2, r2, #2
 80063cc:	9307      	strge	r3, [sp, #28]
 80063ce:	9307      	strlt	r3, [sp, #28]
 80063d0:	bfb8      	it	lt
 80063d2:	9204      	strlt	r2, [sp, #16]
 80063d4:	7823      	ldrb	r3, [r4, #0]
 80063d6:	2b2e      	cmp	r3, #46	; 0x2e
 80063d8:	d10c      	bne.n	80063f4 <_svfiprintf_r+0x130>
 80063da:	7863      	ldrb	r3, [r4, #1]
 80063dc:	2b2a      	cmp	r3, #42	; 0x2a
 80063de:	d134      	bne.n	800644a <_svfiprintf_r+0x186>
 80063e0:	9b03      	ldr	r3, [sp, #12]
 80063e2:	1d1a      	adds	r2, r3, #4
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	9203      	str	r2, [sp, #12]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	bfb8      	it	lt
 80063ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80063f0:	3402      	adds	r4, #2
 80063f2:	9305      	str	r3, [sp, #20]
 80063f4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80064bc <_svfiprintf_r+0x1f8>
 80063f8:	7821      	ldrb	r1, [r4, #0]
 80063fa:	2203      	movs	r2, #3
 80063fc:	4650      	mov	r0, sl
 80063fe:	f7f9 feef 	bl	80001e0 <memchr>
 8006402:	b138      	cbz	r0, 8006414 <_svfiprintf_r+0x150>
 8006404:	9b04      	ldr	r3, [sp, #16]
 8006406:	eba0 000a 	sub.w	r0, r0, sl
 800640a:	2240      	movs	r2, #64	; 0x40
 800640c:	4082      	lsls	r2, r0
 800640e:	4313      	orrs	r3, r2
 8006410:	3401      	adds	r4, #1
 8006412:	9304      	str	r3, [sp, #16]
 8006414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006418:	4825      	ldr	r0, [pc, #148]	; (80064b0 <_svfiprintf_r+0x1ec>)
 800641a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800641e:	2206      	movs	r2, #6
 8006420:	f7f9 fede 	bl	80001e0 <memchr>
 8006424:	2800      	cmp	r0, #0
 8006426:	d038      	beq.n	800649a <_svfiprintf_r+0x1d6>
 8006428:	4b22      	ldr	r3, [pc, #136]	; (80064b4 <_svfiprintf_r+0x1f0>)
 800642a:	bb1b      	cbnz	r3, 8006474 <_svfiprintf_r+0x1b0>
 800642c:	9b03      	ldr	r3, [sp, #12]
 800642e:	3307      	adds	r3, #7
 8006430:	f023 0307 	bic.w	r3, r3, #7
 8006434:	3308      	adds	r3, #8
 8006436:	9303      	str	r3, [sp, #12]
 8006438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800643a:	4433      	add	r3, r6
 800643c:	9309      	str	r3, [sp, #36]	; 0x24
 800643e:	e768      	b.n	8006312 <_svfiprintf_r+0x4e>
 8006440:	fb0c 3202 	mla	r2, ip, r2, r3
 8006444:	460c      	mov	r4, r1
 8006446:	2001      	movs	r0, #1
 8006448:	e7a6      	b.n	8006398 <_svfiprintf_r+0xd4>
 800644a:	2300      	movs	r3, #0
 800644c:	3401      	adds	r4, #1
 800644e:	9305      	str	r3, [sp, #20]
 8006450:	4619      	mov	r1, r3
 8006452:	f04f 0c0a 	mov.w	ip, #10
 8006456:	4620      	mov	r0, r4
 8006458:	f810 2b01 	ldrb.w	r2, [r0], #1
 800645c:	3a30      	subs	r2, #48	; 0x30
 800645e:	2a09      	cmp	r2, #9
 8006460:	d903      	bls.n	800646a <_svfiprintf_r+0x1a6>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0c6      	beq.n	80063f4 <_svfiprintf_r+0x130>
 8006466:	9105      	str	r1, [sp, #20]
 8006468:	e7c4      	b.n	80063f4 <_svfiprintf_r+0x130>
 800646a:	fb0c 2101 	mla	r1, ip, r1, r2
 800646e:	4604      	mov	r4, r0
 8006470:	2301      	movs	r3, #1
 8006472:	e7f0      	b.n	8006456 <_svfiprintf_r+0x192>
 8006474:	ab03      	add	r3, sp, #12
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	462a      	mov	r2, r5
 800647a:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <_svfiprintf_r+0x1f4>)
 800647c:	a904      	add	r1, sp, #16
 800647e:	4638      	mov	r0, r7
 8006480:	f3af 8000 	nop.w
 8006484:	1c42      	adds	r2, r0, #1
 8006486:	4606      	mov	r6, r0
 8006488:	d1d6      	bne.n	8006438 <_svfiprintf_r+0x174>
 800648a:	89ab      	ldrh	r3, [r5, #12]
 800648c:	065b      	lsls	r3, r3, #25
 800648e:	f53f af2d 	bmi.w	80062ec <_svfiprintf_r+0x28>
 8006492:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006494:	b01d      	add	sp, #116	; 0x74
 8006496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649a:	ab03      	add	r3, sp, #12
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	462a      	mov	r2, r5
 80064a0:	4b05      	ldr	r3, [pc, #20]	; (80064b8 <_svfiprintf_r+0x1f4>)
 80064a2:	a904      	add	r1, sp, #16
 80064a4:	4638      	mov	r0, r7
 80064a6:	f000 f879 	bl	800659c <_printf_i>
 80064aa:	e7eb      	b.n	8006484 <_svfiprintf_r+0x1c0>
 80064ac:	08007b40 	.word	0x08007b40
 80064b0:	08007b4a 	.word	0x08007b4a
 80064b4:	00000000 	.word	0x00000000
 80064b8:	08006211 	.word	0x08006211
 80064bc:	08007b46 	.word	0x08007b46

080064c0 <_printf_common>:
 80064c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064c4:	4616      	mov	r6, r2
 80064c6:	4699      	mov	r9, r3
 80064c8:	688a      	ldr	r2, [r1, #8]
 80064ca:	690b      	ldr	r3, [r1, #16]
 80064cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064d0:	4293      	cmp	r3, r2
 80064d2:	bfb8      	it	lt
 80064d4:	4613      	movlt	r3, r2
 80064d6:	6033      	str	r3, [r6, #0]
 80064d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064dc:	4607      	mov	r7, r0
 80064de:	460c      	mov	r4, r1
 80064e0:	b10a      	cbz	r2, 80064e6 <_printf_common+0x26>
 80064e2:	3301      	adds	r3, #1
 80064e4:	6033      	str	r3, [r6, #0]
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	0699      	lsls	r1, r3, #26
 80064ea:	bf42      	ittt	mi
 80064ec:	6833      	ldrmi	r3, [r6, #0]
 80064ee:	3302      	addmi	r3, #2
 80064f0:	6033      	strmi	r3, [r6, #0]
 80064f2:	6825      	ldr	r5, [r4, #0]
 80064f4:	f015 0506 	ands.w	r5, r5, #6
 80064f8:	d106      	bne.n	8006508 <_printf_common+0x48>
 80064fa:	f104 0a19 	add.w	sl, r4, #25
 80064fe:	68e3      	ldr	r3, [r4, #12]
 8006500:	6832      	ldr	r2, [r6, #0]
 8006502:	1a9b      	subs	r3, r3, r2
 8006504:	42ab      	cmp	r3, r5
 8006506:	dc26      	bgt.n	8006556 <_printf_common+0x96>
 8006508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800650c:	1e13      	subs	r3, r2, #0
 800650e:	6822      	ldr	r2, [r4, #0]
 8006510:	bf18      	it	ne
 8006512:	2301      	movne	r3, #1
 8006514:	0692      	lsls	r2, r2, #26
 8006516:	d42b      	bmi.n	8006570 <_printf_common+0xb0>
 8006518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800651c:	4649      	mov	r1, r9
 800651e:	4638      	mov	r0, r7
 8006520:	47c0      	blx	r8
 8006522:	3001      	adds	r0, #1
 8006524:	d01e      	beq.n	8006564 <_printf_common+0xa4>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	6922      	ldr	r2, [r4, #16]
 800652a:	f003 0306 	and.w	r3, r3, #6
 800652e:	2b04      	cmp	r3, #4
 8006530:	bf02      	ittt	eq
 8006532:	68e5      	ldreq	r5, [r4, #12]
 8006534:	6833      	ldreq	r3, [r6, #0]
 8006536:	1aed      	subeq	r5, r5, r3
 8006538:	68a3      	ldr	r3, [r4, #8]
 800653a:	bf0c      	ite	eq
 800653c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006540:	2500      	movne	r5, #0
 8006542:	4293      	cmp	r3, r2
 8006544:	bfc4      	itt	gt
 8006546:	1a9b      	subgt	r3, r3, r2
 8006548:	18ed      	addgt	r5, r5, r3
 800654a:	2600      	movs	r6, #0
 800654c:	341a      	adds	r4, #26
 800654e:	42b5      	cmp	r5, r6
 8006550:	d11a      	bne.n	8006588 <_printf_common+0xc8>
 8006552:	2000      	movs	r0, #0
 8006554:	e008      	b.n	8006568 <_printf_common+0xa8>
 8006556:	2301      	movs	r3, #1
 8006558:	4652      	mov	r2, sl
 800655a:	4649      	mov	r1, r9
 800655c:	4638      	mov	r0, r7
 800655e:	47c0      	blx	r8
 8006560:	3001      	adds	r0, #1
 8006562:	d103      	bne.n	800656c <_printf_common+0xac>
 8006564:	f04f 30ff 	mov.w	r0, #4294967295
 8006568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800656c:	3501      	adds	r5, #1
 800656e:	e7c6      	b.n	80064fe <_printf_common+0x3e>
 8006570:	18e1      	adds	r1, r4, r3
 8006572:	1c5a      	adds	r2, r3, #1
 8006574:	2030      	movs	r0, #48	; 0x30
 8006576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800657a:	4422      	add	r2, r4
 800657c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006584:	3302      	adds	r3, #2
 8006586:	e7c7      	b.n	8006518 <_printf_common+0x58>
 8006588:	2301      	movs	r3, #1
 800658a:	4622      	mov	r2, r4
 800658c:	4649      	mov	r1, r9
 800658e:	4638      	mov	r0, r7
 8006590:	47c0      	blx	r8
 8006592:	3001      	adds	r0, #1
 8006594:	d0e6      	beq.n	8006564 <_printf_common+0xa4>
 8006596:	3601      	adds	r6, #1
 8006598:	e7d9      	b.n	800654e <_printf_common+0x8e>
	...

0800659c <_printf_i>:
 800659c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065a0:	7e0f      	ldrb	r7, [r1, #24]
 80065a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065a4:	2f78      	cmp	r7, #120	; 0x78
 80065a6:	4691      	mov	r9, r2
 80065a8:	4680      	mov	r8, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	469a      	mov	sl, r3
 80065ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065b2:	d807      	bhi.n	80065c4 <_printf_i+0x28>
 80065b4:	2f62      	cmp	r7, #98	; 0x62
 80065b6:	d80a      	bhi.n	80065ce <_printf_i+0x32>
 80065b8:	2f00      	cmp	r7, #0
 80065ba:	f000 80d4 	beq.w	8006766 <_printf_i+0x1ca>
 80065be:	2f58      	cmp	r7, #88	; 0x58
 80065c0:	f000 80c0 	beq.w	8006744 <_printf_i+0x1a8>
 80065c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065cc:	e03a      	b.n	8006644 <_printf_i+0xa8>
 80065ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065d2:	2b15      	cmp	r3, #21
 80065d4:	d8f6      	bhi.n	80065c4 <_printf_i+0x28>
 80065d6:	a101      	add	r1, pc, #4	; (adr r1, 80065dc <_printf_i+0x40>)
 80065d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065dc:	08006635 	.word	0x08006635
 80065e0:	08006649 	.word	0x08006649
 80065e4:	080065c5 	.word	0x080065c5
 80065e8:	080065c5 	.word	0x080065c5
 80065ec:	080065c5 	.word	0x080065c5
 80065f0:	080065c5 	.word	0x080065c5
 80065f4:	08006649 	.word	0x08006649
 80065f8:	080065c5 	.word	0x080065c5
 80065fc:	080065c5 	.word	0x080065c5
 8006600:	080065c5 	.word	0x080065c5
 8006604:	080065c5 	.word	0x080065c5
 8006608:	0800674d 	.word	0x0800674d
 800660c:	08006675 	.word	0x08006675
 8006610:	08006707 	.word	0x08006707
 8006614:	080065c5 	.word	0x080065c5
 8006618:	080065c5 	.word	0x080065c5
 800661c:	0800676f 	.word	0x0800676f
 8006620:	080065c5 	.word	0x080065c5
 8006624:	08006675 	.word	0x08006675
 8006628:	080065c5 	.word	0x080065c5
 800662c:	080065c5 	.word	0x080065c5
 8006630:	0800670f 	.word	0x0800670f
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	1d1a      	adds	r2, r3, #4
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	602a      	str	r2, [r5, #0]
 800663c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006644:	2301      	movs	r3, #1
 8006646:	e09f      	b.n	8006788 <_printf_i+0x1ec>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	682b      	ldr	r3, [r5, #0]
 800664c:	0607      	lsls	r7, r0, #24
 800664e:	f103 0104 	add.w	r1, r3, #4
 8006652:	6029      	str	r1, [r5, #0]
 8006654:	d501      	bpl.n	800665a <_printf_i+0xbe>
 8006656:	681e      	ldr	r6, [r3, #0]
 8006658:	e003      	b.n	8006662 <_printf_i+0xc6>
 800665a:	0646      	lsls	r6, r0, #25
 800665c:	d5fb      	bpl.n	8006656 <_printf_i+0xba>
 800665e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006662:	2e00      	cmp	r6, #0
 8006664:	da03      	bge.n	800666e <_printf_i+0xd2>
 8006666:	232d      	movs	r3, #45	; 0x2d
 8006668:	4276      	negs	r6, r6
 800666a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800666e:	485a      	ldr	r0, [pc, #360]	; (80067d8 <_printf_i+0x23c>)
 8006670:	230a      	movs	r3, #10
 8006672:	e012      	b.n	800669a <_printf_i+0xfe>
 8006674:	682b      	ldr	r3, [r5, #0]
 8006676:	6820      	ldr	r0, [r4, #0]
 8006678:	1d19      	adds	r1, r3, #4
 800667a:	6029      	str	r1, [r5, #0]
 800667c:	0605      	lsls	r5, r0, #24
 800667e:	d501      	bpl.n	8006684 <_printf_i+0xe8>
 8006680:	681e      	ldr	r6, [r3, #0]
 8006682:	e002      	b.n	800668a <_printf_i+0xee>
 8006684:	0641      	lsls	r1, r0, #25
 8006686:	d5fb      	bpl.n	8006680 <_printf_i+0xe4>
 8006688:	881e      	ldrh	r6, [r3, #0]
 800668a:	4853      	ldr	r0, [pc, #332]	; (80067d8 <_printf_i+0x23c>)
 800668c:	2f6f      	cmp	r7, #111	; 0x6f
 800668e:	bf0c      	ite	eq
 8006690:	2308      	moveq	r3, #8
 8006692:	230a      	movne	r3, #10
 8006694:	2100      	movs	r1, #0
 8006696:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800669a:	6865      	ldr	r5, [r4, #4]
 800669c:	60a5      	str	r5, [r4, #8]
 800669e:	2d00      	cmp	r5, #0
 80066a0:	bfa2      	ittt	ge
 80066a2:	6821      	ldrge	r1, [r4, #0]
 80066a4:	f021 0104 	bicge.w	r1, r1, #4
 80066a8:	6021      	strge	r1, [r4, #0]
 80066aa:	b90e      	cbnz	r6, 80066b0 <_printf_i+0x114>
 80066ac:	2d00      	cmp	r5, #0
 80066ae:	d04b      	beq.n	8006748 <_printf_i+0x1ac>
 80066b0:	4615      	mov	r5, r2
 80066b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80066b6:	fb03 6711 	mls	r7, r3, r1, r6
 80066ba:	5dc7      	ldrb	r7, [r0, r7]
 80066bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066c0:	4637      	mov	r7, r6
 80066c2:	42bb      	cmp	r3, r7
 80066c4:	460e      	mov	r6, r1
 80066c6:	d9f4      	bls.n	80066b2 <_printf_i+0x116>
 80066c8:	2b08      	cmp	r3, #8
 80066ca:	d10b      	bne.n	80066e4 <_printf_i+0x148>
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	07de      	lsls	r6, r3, #31
 80066d0:	d508      	bpl.n	80066e4 <_printf_i+0x148>
 80066d2:	6923      	ldr	r3, [r4, #16]
 80066d4:	6861      	ldr	r1, [r4, #4]
 80066d6:	4299      	cmp	r1, r3
 80066d8:	bfde      	ittt	le
 80066da:	2330      	movle	r3, #48	; 0x30
 80066dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066e4:	1b52      	subs	r2, r2, r5
 80066e6:	6122      	str	r2, [r4, #16]
 80066e8:	f8cd a000 	str.w	sl, [sp]
 80066ec:	464b      	mov	r3, r9
 80066ee:	aa03      	add	r2, sp, #12
 80066f0:	4621      	mov	r1, r4
 80066f2:	4640      	mov	r0, r8
 80066f4:	f7ff fee4 	bl	80064c0 <_printf_common>
 80066f8:	3001      	adds	r0, #1
 80066fa:	d14a      	bne.n	8006792 <_printf_i+0x1f6>
 80066fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006700:	b004      	add	sp, #16
 8006702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	f043 0320 	orr.w	r3, r3, #32
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	4833      	ldr	r0, [pc, #204]	; (80067dc <_printf_i+0x240>)
 8006710:	2778      	movs	r7, #120	; 0x78
 8006712:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	6829      	ldr	r1, [r5, #0]
 800671a:	061f      	lsls	r7, r3, #24
 800671c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006720:	d402      	bmi.n	8006728 <_printf_i+0x18c>
 8006722:	065f      	lsls	r7, r3, #25
 8006724:	bf48      	it	mi
 8006726:	b2b6      	uxthmi	r6, r6
 8006728:	07df      	lsls	r7, r3, #31
 800672a:	bf48      	it	mi
 800672c:	f043 0320 	orrmi.w	r3, r3, #32
 8006730:	6029      	str	r1, [r5, #0]
 8006732:	bf48      	it	mi
 8006734:	6023      	strmi	r3, [r4, #0]
 8006736:	b91e      	cbnz	r6, 8006740 <_printf_i+0x1a4>
 8006738:	6823      	ldr	r3, [r4, #0]
 800673a:	f023 0320 	bic.w	r3, r3, #32
 800673e:	6023      	str	r3, [r4, #0]
 8006740:	2310      	movs	r3, #16
 8006742:	e7a7      	b.n	8006694 <_printf_i+0xf8>
 8006744:	4824      	ldr	r0, [pc, #144]	; (80067d8 <_printf_i+0x23c>)
 8006746:	e7e4      	b.n	8006712 <_printf_i+0x176>
 8006748:	4615      	mov	r5, r2
 800674a:	e7bd      	b.n	80066c8 <_printf_i+0x12c>
 800674c:	682b      	ldr	r3, [r5, #0]
 800674e:	6826      	ldr	r6, [r4, #0]
 8006750:	6961      	ldr	r1, [r4, #20]
 8006752:	1d18      	adds	r0, r3, #4
 8006754:	6028      	str	r0, [r5, #0]
 8006756:	0635      	lsls	r5, r6, #24
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	d501      	bpl.n	8006760 <_printf_i+0x1c4>
 800675c:	6019      	str	r1, [r3, #0]
 800675e:	e002      	b.n	8006766 <_printf_i+0x1ca>
 8006760:	0670      	lsls	r0, r6, #25
 8006762:	d5fb      	bpl.n	800675c <_printf_i+0x1c0>
 8006764:	8019      	strh	r1, [r3, #0]
 8006766:	2300      	movs	r3, #0
 8006768:	6123      	str	r3, [r4, #16]
 800676a:	4615      	mov	r5, r2
 800676c:	e7bc      	b.n	80066e8 <_printf_i+0x14c>
 800676e:	682b      	ldr	r3, [r5, #0]
 8006770:	1d1a      	adds	r2, r3, #4
 8006772:	602a      	str	r2, [r5, #0]
 8006774:	681d      	ldr	r5, [r3, #0]
 8006776:	6862      	ldr	r2, [r4, #4]
 8006778:	2100      	movs	r1, #0
 800677a:	4628      	mov	r0, r5
 800677c:	f7f9 fd30 	bl	80001e0 <memchr>
 8006780:	b108      	cbz	r0, 8006786 <_printf_i+0x1ea>
 8006782:	1b40      	subs	r0, r0, r5
 8006784:	6060      	str	r0, [r4, #4]
 8006786:	6863      	ldr	r3, [r4, #4]
 8006788:	6123      	str	r3, [r4, #16]
 800678a:	2300      	movs	r3, #0
 800678c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006790:	e7aa      	b.n	80066e8 <_printf_i+0x14c>
 8006792:	6923      	ldr	r3, [r4, #16]
 8006794:	462a      	mov	r2, r5
 8006796:	4649      	mov	r1, r9
 8006798:	4640      	mov	r0, r8
 800679a:	47d0      	blx	sl
 800679c:	3001      	adds	r0, #1
 800679e:	d0ad      	beq.n	80066fc <_printf_i+0x160>
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	079b      	lsls	r3, r3, #30
 80067a4:	d413      	bmi.n	80067ce <_printf_i+0x232>
 80067a6:	68e0      	ldr	r0, [r4, #12]
 80067a8:	9b03      	ldr	r3, [sp, #12]
 80067aa:	4298      	cmp	r0, r3
 80067ac:	bfb8      	it	lt
 80067ae:	4618      	movlt	r0, r3
 80067b0:	e7a6      	b.n	8006700 <_printf_i+0x164>
 80067b2:	2301      	movs	r3, #1
 80067b4:	4632      	mov	r2, r6
 80067b6:	4649      	mov	r1, r9
 80067b8:	4640      	mov	r0, r8
 80067ba:	47d0      	blx	sl
 80067bc:	3001      	adds	r0, #1
 80067be:	d09d      	beq.n	80066fc <_printf_i+0x160>
 80067c0:	3501      	adds	r5, #1
 80067c2:	68e3      	ldr	r3, [r4, #12]
 80067c4:	9903      	ldr	r1, [sp, #12]
 80067c6:	1a5b      	subs	r3, r3, r1
 80067c8:	42ab      	cmp	r3, r5
 80067ca:	dcf2      	bgt.n	80067b2 <_printf_i+0x216>
 80067cc:	e7eb      	b.n	80067a6 <_printf_i+0x20a>
 80067ce:	2500      	movs	r5, #0
 80067d0:	f104 0619 	add.w	r6, r4, #25
 80067d4:	e7f5      	b.n	80067c2 <_printf_i+0x226>
 80067d6:	bf00      	nop
 80067d8:	08007b51 	.word	0x08007b51
 80067dc:	08007b62 	.word	0x08007b62

080067e0 <memmove>:
 80067e0:	4288      	cmp	r0, r1
 80067e2:	b510      	push	{r4, lr}
 80067e4:	eb01 0402 	add.w	r4, r1, r2
 80067e8:	d902      	bls.n	80067f0 <memmove+0x10>
 80067ea:	4284      	cmp	r4, r0
 80067ec:	4623      	mov	r3, r4
 80067ee:	d807      	bhi.n	8006800 <memmove+0x20>
 80067f0:	1e43      	subs	r3, r0, #1
 80067f2:	42a1      	cmp	r1, r4
 80067f4:	d008      	beq.n	8006808 <memmove+0x28>
 80067f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067fe:	e7f8      	b.n	80067f2 <memmove+0x12>
 8006800:	4402      	add	r2, r0
 8006802:	4601      	mov	r1, r0
 8006804:	428a      	cmp	r2, r1
 8006806:	d100      	bne.n	800680a <memmove+0x2a>
 8006808:	bd10      	pop	{r4, pc}
 800680a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800680e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006812:	e7f7      	b.n	8006804 <memmove+0x24>

08006814 <_sbrk_r>:
 8006814:	b538      	push	{r3, r4, r5, lr}
 8006816:	4d06      	ldr	r5, [pc, #24]	; (8006830 <_sbrk_r+0x1c>)
 8006818:	2300      	movs	r3, #0
 800681a:	4604      	mov	r4, r0
 800681c:	4608      	mov	r0, r1
 800681e:	602b      	str	r3, [r5, #0]
 8006820:	f7fb fbb0 	bl	8001f84 <_sbrk>
 8006824:	1c43      	adds	r3, r0, #1
 8006826:	d102      	bne.n	800682e <_sbrk_r+0x1a>
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	b103      	cbz	r3, 800682e <_sbrk_r+0x1a>
 800682c:	6023      	str	r3, [r4, #0]
 800682e:	bd38      	pop	{r3, r4, r5, pc}
 8006830:	200003b0 	.word	0x200003b0

08006834 <memcpy>:
 8006834:	440a      	add	r2, r1
 8006836:	4291      	cmp	r1, r2
 8006838:	f100 33ff 	add.w	r3, r0, #4294967295
 800683c:	d100      	bne.n	8006840 <memcpy+0xc>
 800683e:	4770      	bx	lr
 8006840:	b510      	push	{r4, lr}
 8006842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800684a:	4291      	cmp	r1, r2
 800684c:	d1f9      	bne.n	8006842 <memcpy+0xe>
 800684e:	bd10      	pop	{r4, pc}

08006850 <_realloc_r>:
 8006850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006854:	4680      	mov	r8, r0
 8006856:	4614      	mov	r4, r2
 8006858:	460e      	mov	r6, r1
 800685a:	b921      	cbnz	r1, 8006866 <_realloc_r+0x16>
 800685c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006860:	4611      	mov	r1, r2
 8006862:	f7ff bc49 	b.w	80060f8 <_malloc_r>
 8006866:	b92a      	cbnz	r2, 8006874 <_realloc_r+0x24>
 8006868:	f7ff fbda 	bl	8006020 <_free_r>
 800686c:	4625      	mov	r5, r4
 800686e:	4628      	mov	r0, r5
 8006870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006874:	f000 f81b 	bl	80068ae <_malloc_usable_size_r>
 8006878:	4284      	cmp	r4, r0
 800687a:	4607      	mov	r7, r0
 800687c:	d802      	bhi.n	8006884 <_realloc_r+0x34>
 800687e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006882:	d812      	bhi.n	80068aa <_realloc_r+0x5a>
 8006884:	4621      	mov	r1, r4
 8006886:	4640      	mov	r0, r8
 8006888:	f7ff fc36 	bl	80060f8 <_malloc_r>
 800688c:	4605      	mov	r5, r0
 800688e:	2800      	cmp	r0, #0
 8006890:	d0ed      	beq.n	800686e <_realloc_r+0x1e>
 8006892:	42bc      	cmp	r4, r7
 8006894:	4622      	mov	r2, r4
 8006896:	4631      	mov	r1, r6
 8006898:	bf28      	it	cs
 800689a:	463a      	movcs	r2, r7
 800689c:	f7ff ffca 	bl	8006834 <memcpy>
 80068a0:	4631      	mov	r1, r6
 80068a2:	4640      	mov	r0, r8
 80068a4:	f7ff fbbc 	bl	8006020 <_free_r>
 80068a8:	e7e1      	b.n	800686e <_realloc_r+0x1e>
 80068aa:	4635      	mov	r5, r6
 80068ac:	e7df      	b.n	800686e <_realloc_r+0x1e>

080068ae <_malloc_usable_size_r>:
 80068ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068b2:	1f18      	subs	r0, r3, #4
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	bfbc      	itt	lt
 80068b8:	580b      	ldrlt	r3, [r1, r0]
 80068ba:	18c0      	addlt	r0, r0, r3
 80068bc:	4770      	bx	lr
	...

080068c0 <tan>:
 80068c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068c2:	ec53 2b10 	vmov	r2, r3, d0
 80068c6:	4816      	ldr	r0, [pc, #88]	; (8006920 <tan+0x60>)
 80068c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80068cc:	4281      	cmp	r1, r0
 80068ce:	dc07      	bgt.n	80068e0 <tan+0x20>
 80068d0:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8006918 <tan+0x58>
 80068d4:	2001      	movs	r0, #1
 80068d6:	b005      	add	sp, #20
 80068d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80068dc:	f000 b824 	b.w	8006928 <__kernel_tan>
 80068e0:	4810      	ldr	r0, [pc, #64]	; (8006924 <tan+0x64>)
 80068e2:	4281      	cmp	r1, r0
 80068e4:	dd09      	ble.n	80068fa <tan+0x3a>
 80068e6:	ee10 0a10 	vmov	r0, s0
 80068ea:	4619      	mov	r1, r3
 80068ec:	f7f9 fccc 	bl	8000288 <__aeabi_dsub>
 80068f0:	ec41 0b10 	vmov	d0, r0, r1
 80068f4:	b005      	add	sp, #20
 80068f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80068fa:	4668      	mov	r0, sp
 80068fc:	f000 fa20 	bl	8006d40 <__ieee754_rem_pio2>
 8006900:	0040      	lsls	r0, r0, #1
 8006902:	f000 0002 	and.w	r0, r0, #2
 8006906:	ed9d 1b02 	vldr	d1, [sp, #8]
 800690a:	ed9d 0b00 	vldr	d0, [sp]
 800690e:	f1c0 0001 	rsb	r0, r0, #1
 8006912:	f000 f809 	bl	8006928 <__kernel_tan>
 8006916:	e7ed      	b.n	80068f4 <tan+0x34>
	...
 8006920:	3fe921fb 	.word	0x3fe921fb
 8006924:	7fefffff 	.word	0x7fefffff

08006928 <__kernel_tan>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	ed2d 8b06 	vpush	{d8-d10}
 8006930:	ec5b ab10 	vmov	sl, fp, d0
 8006934:	4be0      	ldr	r3, [pc, #896]	; (8006cb8 <__kernel_tan+0x390>)
 8006936:	b083      	sub	sp, #12
 8006938:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800693c:	429f      	cmp	r7, r3
 800693e:	ec59 8b11 	vmov	r8, r9, d1
 8006942:	4606      	mov	r6, r0
 8006944:	f8cd b000 	str.w	fp, [sp]
 8006948:	dc61      	bgt.n	8006a0e <__kernel_tan+0xe6>
 800694a:	ee10 0a10 	vmov	r0, s0
 800694e:	4659      	mov	r1, fp
 8006950:	f7fa f8ec 	bl	8000b2c <__aeabi_d2iz>
 8006954:	4605      	mov	r5, r0
 8006956:	2800      	cmp	r0, #0
 8006958:	f040 8083 	bne.w	8006a62 <__kernel_tan+0x13a>
 800695c:	1c73      	adds	r3, r6, #1
 800695e:	4652      	mov	r2, sl
 8006960:	4313      	orrs	r3, r2
 8006962:	433b      	orrs	r3, r7
 8006964:	d112      	bne.n	800698c <__kernel_tan+0x64>
 8006966:	ec4b ab10 	vmov	d0, sl, fp
 800696a:	f000 fbef 	bl	800714c <fabs>
 800696e:	49d3      	ldr	r1, [pc, #844]	; (8006cbc <__kernel_tan+0x394>)
 8006970:	ec53 2b10 	vmov	r2, r3, d0
 8006974:	2000      	movs	r0, #0
 8006976:	f7f9 ff69 	bl	800084c <__aeabi_ddiv>
 800697a:	4682      	mov	sl, r0
 800697c:	468b      	mov	fp, r1
 800697e:	ec4b ab10 	vmov	d0, sl, fp
 8006982:	b003      	add	sp, #12
 8006984:	ecbd 8b06 	vpop	{d8-d10}
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	2e01      	cmp	r6, #1
 800698e:	d0f6      	beq.n	800697e <__kernel_tan+0x56>
 8006990:	4642      	mov	r2, r8
 8006992:	464b      	mov	r3, r9
 8006994:	4650      	mov	r0, sl
 8006996:	4659      	mov	r1, fp
 8006998:	f7f9 fc78 	bl	800028c <__adddf3>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	460f      	mov	r7, r1
 80069a2:	2000      	movs	r0, #0
 80069a4:	49c6      	ldr	r1, [pc, #792]	; (8006cc0 <__kernel_tan+0x398>)
 80069a6:	f7f9 ff51 	bl	800084c <__aeabi_ddiv>
 80069aa:	e9cd 0100 	strd	r0, r1, [sp]
 80069ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069b2:	462e      	mov	r6, r5
 80069b4:	4652      	mov	r2, sl
 80069b6:	462c      	mov	r4, r5
 80069b8:	4630      	mov	r0, r6
 80069ba:	461d      	mov	r5, r3
 80069bc:	4639      	mov	r1, r7
 80069be:	465b      	mov	r3, fp
 80069c0:	f7f9 fc62 	bl	8000288 <__aeabi_dsub>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4640      	mov	r0, r8
 80069ca:	4649      	mov	r1, r9
 80069cc:	f7f9 fc5c 	bl	8000288 <__aeabi_dsub>
 80069d0:	4632      	mov	r2, r6
 80069d2:	462b      	mov	r3, r5
 80069d4:	f7f9 fe10 	bl	80005f8 <__aeabi_dmul>
 80069d8:	4632      	mov	r2, r6
 80069da:	4680      	mov	r8, r0
 80069dc:	4689      	mov	r9, r1
 80069de:	462b      	mov	r3, r5
 80069e0:	4630      	mov	r0, r6
 80069e2:	4639      	mov	r1, r7
 80069e4:	f7f9 fe08 	bl	80005f8 <__aeabi_dmul>
 80069e8:	4bb4      	ldr	r3, [pc, #720]	; (8006cbc <__kernel_tan+0x394>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	f7f9 fc4e 	bl	800028c <__adddf3>
 80069f0:	4602      	mov	r2, r0
 80069f2:	460b      	mov	r3, r1
 80069f4:	4640      	mov	r0, r8
 80069f6:	4649      	mov	r1, r9
 80069f8:	f7f9 fc48 	bl	800028c <__adddf3>
 80069fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a00:	f7f9 fdfa 	bl	80005f8 <__aeabi_dmul>
 8006a04:	4622      	mov	r2, r4
 8006a06:	462b      	mov	r3, r5
 8006a08:	f7f9 fc40 	bl	800028c <__adddf3>
 8006a0c:	e7b5      	b.n	800697a <__kernel_tan+0x52>
 8006a0e:	4bad      	ldr	r3, [pc, #692]	; (8006cc4 <__kernel_tan+0x39c>)
 8006a10:	429f      	cmp	r7, r3
 8006a12:	dd26      	ble.n	8006a62 <__kernel_tan+0x13a>
 8006a14:	9b00      	ldr	r3, [sp, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	da09      	bge.n	8006a2e <__kernel_tan+0x106>
 8006a1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006a1e:	469b      	mov	fp, r3
 8006a20:	ee10 aa10 	vmov	sl, s0
 8006a24:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a28:	ee11 8a10 	vmov	r8, s2
 8006a2c:	4699      	mov	r9, r3
 8006a2e:	4652      	mov	r2, sl
 8006a30:	465b      	mov	r3, fp
 8006a32:	a183      	add	r1, pc, #524	; (adr r1, 8006c40 <__kernel_tan+0x318>)
 8006a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a38:	f7f9 fc26 	bl	8000288 <__aeabi_dsub>
 8006a3c:	4642      	mov	r2, r8
 8006a3e:	464b      	mov	r3, r9
 8006a40:	4604      	mov	r4, r0
 8006a42:	460d      	mov	r5, r1
 8006a44:	a180      	add	r1, pc, #512	; (adr r1, 8006c48 <__kernel_tan+0x320>)
 8006a46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a4a:	f7f9 fc1d 	bl	8000288 <__aeabi_dsub>
 8006a4e:	4622      	mov	r2, r4
 8006a50:	462b      	mov	r3, r5
 8006a52:	f7f9 fc1b 	bl	800028c <__adddf3>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	4682      	mov	sl, r0
 8006a5c:	468b      	mov	fp, r1
 8006a5e:	f04f 0900 	mov.w	r9, #0
 8006a62:	4652      	mov	r2, sl
 8006a64:	465b      	mov	r3, fp
 8006a66:	4650      	mov	r0, sl
 8006a68:	4659      	mov	r1, fp
 8006a6a:	f7f9 fdc5 	bl	80005f8 <__aeabi_dmul>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	ec43 2b18 	vmov	d8, r2, r3
 8006a76:	f7f9 fdbf 	bl	80005f8 <__aeabi_dmul>
 8006a7a:	ec53 2b18 	vmov	r2, r3, d8
 8006a7e:	4604      	mov	r4, r0
 8006a80:	460d      	mov	r5, r1
 8006a82:	4650      	mov	r0, sl
 8006a84:	4659      	mov	r1, fp
 8006a86:	f7f9 fdb7 	bl	80005f8 <__aeabi_dmul>
 8006a8a:	a371      	add	r3, pc, #452	; (adr r3, 8006c50 <__kernel_tan+0x328>)
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	ec41 0b19 	vmov	d9, r0, r1
 8006a94:	4620      	mov	r0, r4
 8006a96:	4629      	mov	r1, r5
 8006a98:	f7f9 fdae 	bl	80005f8 <__aeabi_dmul>
 8006a9c:	a36e      	add	r3, pc, #440	; (adr r3, 8006c58 <__kernel_tan+0x330>)
 8006a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa2:	f7f9 fbf3 	bl	800028c <__adddf3>
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	462b      	mov	r3, r5
 8006aaa:	f7f9 fda5 	bl	80005f8 <__aeabi_dmul>
 8006aae:	a36c      	add	r3, pc, #432	; (adr r3, 8006c60 <__kernel_tan+0x338>)
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	f7f9 fbea 	bl	800028c <__adddf3>
 8006ab8:	4622      	mov	r2, r4
 8006aba:	462b      	mov	r3, r5
 8006abc:	f7f9 fd9c 	bl	80005f8 <__aeabi_dmul>
 8006ac0:	a369      	add	r3, pc, #420	; (adr r3, 8006c68 <__kernel_tan+0x340>)
 8006ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac6:	f7f9 fbe1 	bl	800028c <__adddf3>
 8006aca:	4622      	mov	r2, r4
 8006acc:	462b      	mov	r3, r5
 8006ace:	f7f9 fd93 	bl	80005f8 <__aeabi_dmul>
 8006ad2:	a367      	add	r3, pc, #412	; (adr r3, 8006c70 <__kernel_tan+0x348>)
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f7f9 fbd8 	bl	800028c <__adddf3>
 8006adc:	4622      	mov	r2, r4
 8006ade:	462b      	mov	r3, r5
 8006ae0:	f7f9 fd8a 	bl	80005f8 <__aeabi_dmul>
 8006ae4:	a364      	add	r3, pc, #400	; (adr r3, 8006c78 <__kernel_tan+0x350>)
 8006ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aea:	f7f9 fbcf 	bl	800028c <__adddf3>
 8006aee:	ec53 2b18 	vmov	r2, r3, d8
 8006af2:	f7f9 fd81 	bl	80005f8 <__aeabi_dmul>
 8006af6:	a362      	add	r3, pc, #392	; (adr r3, 8006c80 <__kernel_tan+0x358>)
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	ec41 0b1a 	vmov	d10, r0, r1
 8006b00:	4620      	mov	r0, r4
 8006b02:	4629      	mov	r1, r5
 8006b04:	f7f9 fd78 	bl	80005f8 <__aeabi_dmul>
 8006b08:	a35f      	add	r3, pc, #380	; (adr r3, 8006c88 <__kernel_tan+0x360>)
 8006b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0e:	f7f9 fbbd 	bl	800028c <__adddf3>
 8006b12:	4622      	mov	r2, r4
 8006b14:	462b      	mov	r3, r5
 8006b16:	f7f9 fd6f 	bl	80005f8 <__aeabi_dmul>
 8006b1a:	a35d      	add	r3, pc, #372	; (adr r3, 8006c90 <__kernel_tan+0x368>)
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	f7f9 fbb4 	bl	800028c <__adddf3>
 8006b24:	4622      	mov	r2, r4
 8006b26:	462b      	mov	r3, r5
 8006b28:	f7f9 fd66 	bl	80005f8 <__aeabi_dmul>
 8006b2c:	a35a      	add	r3, pc, #360	; (adr r3, 8006c98 <__kernel_tan+0x370>)
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	f7f9 fbab 	bl	800028c <__adddf3>
 8006b36:	4622      	mov	r2, r4
 8006b38:	462b      	mov	r3, r5
 8006b3a:	f7f9 fd5d 	bl	80005f8 <__aeabi_dmul>
 8006b3e:	a358      	add	r3, pc, #352	; (adr r3, 8006ca0 <__kernel_tan+0x378>)
 8006b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b44:	f7f9 fba2 	bl	800028c <__adddf3>
 8006b48:	4622      	mov	r2, r4
 8006b4a:	462b      	mov	r3, r5
 8006b4c:	f7f9 fd54 	bl	80005f8 <__aeabi_dmul>
 8006b50:	a355      	add	r3, pc, #340	; (adr r3, 8006ca8 <__kernel_tan+0x380>)
 8006b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b56:	f7f9 fb99 	bl	800028c <__adddf3>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	ec51 0b1a 	vmov	r0, r1, d10
 8006b62:	f7f9 fb93 	bl	800028c <__adddf3>
 8006b66:	ec53 2b19 	vmov	r2, r3, d9
 8006b6a:	f7f9 fd45 	bl	80005f8 <__aeabi_dmul>
 8006b6e:	4642      	mov	r2, r8
 8006b70:	464b      	mov	r3, r9
 8006b72:	f7f9 fb8b 	bl	800028c <__adddf3>
 8006b76:	ec53 2b18 	vmov	r2, r3, d8
 8006b7a:	f7f9 fd3d 	bl	80005f8 <__aeabi_dmul>
 8006b7e:	4642      	mov	r2, r8
 8006b80:	464b      	mov	r3, r9
 8006b82:	f7f9 fb83 	bl	800028c <__adddf3>
 8006b86:	a34a      	add	r3, pc, #296	; (adr r3, 8006cb0 <__kernel_tan+0x388>)
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	4604      	mov	r4, r0
 8006b8e:	460d      	mov	r5, r1
 8006b90:	ec51 0b19 	vmov	r0, r1, d9
 8006b94:	f7f9 fd30 	bl	80005f8 <__aeabi_dmul>
 8006b98:	4622      	mov	r2, r4
 8006b9a:	462b      	mov	r3, r5
 8006b9c:	f7f9 fb76 	bl	800028c <__adddf3>
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	ec41 0b18 	vmov	d8, r0, r1
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	4659      	mov	r1, fp
 8006baa:	4650      	mov	r0, sl
 8006bac:	f7f9 fb6e 	bl	800028c <__adddf3>
 8006bb0:	4b44      	ldr	r3, [pc, #272]	; (8006cc4 <__kernel_tan+0x39c>)
 8006bb2:	429f      	cmp	r7, r3
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	460d      	mov	r5, r1
 8006bb8:	f340 8086 	ble.w	8006cc8 <__kernel_tan+0x3a0>
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	f7f9 fcb1 	bl	8000524 <__aeabi_i2d>
 8006bc2:	4622      	mov	r2, r4
 8006bc4:	4680      	mov	r8, r0
 8006bc6:	4689      	mov	r9, r1
 8006bc8:	462b      	mov	r3, r5
 8006bca:	4620      	mov	r0, r4
 8006bcc:	4629      	mov	r1, r5
 8006bce:	f7f9 fd13 	bl	80005f8 <__aeabi_dmul>
 8006bd2:	4642      	mov	r2, r8
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	460f      	mov	r7, r1
 8006bd8:	464b      	mov	r3, r9
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	f7f9 fb55 	bl	800028c <__adddf3>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4630      	mov	r0, r6
 8006be8:	4639      	mov	r1, r7
 8006bea:	f7f9 fe2f 	bl	800084c <__aeabi_ddiv>
 8006bee:	ec53 2b18 	vmov	r2, r3, d8
 8006bf2:	f7f9 fb49 	bl	8000288 <__aeabi_dsub>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	4650      	mov	r0, sl
 8006bfc:	4659      	mov	r1, fp
 8006bfe:	f7f9 fb43 	bl	8000288 <__aeabi_dsub>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	f7f9 fb41 	bl	800028c <__adddf3>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	4640      	mov	r0, r8
 8006c10:	4649      	mov	r1, r9
 8006c12:	f7f9 fb39 	bl	8000288 <__aeabi_dsub>
 8006c16:	9b00      	ldr	r3, [sp, #0]
 8006c18:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 8006c1c:	f00a 0a02 	and.w	sl, sl, #2
 8006c20:	4604      	mov	r4, r0
 8006c22:	f1ca 0001 	rsb	r0, sl, #1
 8006c26:	460d      	mov	r5, r1
 8006c28:	f7f9 fc7c 	bl	8000524 <__aeabi_i2d>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	4620      	mov	r0, r4
 8006c32:	4629      	mov	r1, r5
 8006c34:	f7f9 fce0 	bl	80005f8 <__aeabi_dmul>
 8006c38:	e69f      	b.n	800697a <__kernel_tan+0x52>
 8006c3a:	bf00      	nop
 8006c3c:	f3af 8000 	nop.w
 8006c40:	54442d18 	.word	0x54442d18
 8006c44:	3fe921fb 	.word	0x3fe921fb
 8006c48:	33145c07 	.word	0x33145c07
 8006c4c:	3c81a626 	.word	0x3c81a626
 8006c50:	74bf7ad4 	.word	0x74bf7ad4
 8006c54:	3efb2a70 	.word	0x3efb2a70
 8006c58:	32f0a7e9 	.word	0x32f0a7e9
 8006c5c:	3f12b80f 	.word	0x3f12b80f
 8006c60:	1a8d1068 	.word	0x1a8d1068
 8006c64:	3f3026f7 	.word	0x3f3026f7
 8006c68:	fee08315 	.word	0xfee08315
 8006c6c:	3f57dbc8 	.word	0x3f57dbc8
 8006c70:	e96e8493 	.word	0xe96e8493
 8006c74:	3f8226e3 	.word	0x3f8226e3
 8006c78:	1bb341fe 	.word	0x1bb341fe
 8006c7c:	3faba1ba 	.word	0x3faba1ba
 8006c80:	db605373 	.word	0xdb605373
 8006c84:	bef375cb 	.word	0xbef375cb
 8006c88:	a03792a6 	.word	0xa03792a6
 8006c8c:	3f147e88 	.word	0x3f147e88
 8006c90:	f2f26501 	.word	0xf2f26501
 8006c94:	3f4344d8 	.word	0x3f4344d8
 8006c98:	c9560328 	.word	0xc9560328
 8006c9c:	3f6d6d22 	.word	0x3f6d6d22
 8006ca0:	8406d637 	.word	0x8406d637
 8006ca4:	3f9664f4 	.word	0x3f9664f4
 8006ca8:	1110fe7a 	.word	0x1110fe7a
 8006cac:	3fc11111 	.word	0x3fc11111
 8006cb0:	55555563 	.word	0x55555563
 8006cb4:	3fd55555 	.word	0x3fd55555
 8006cb8:	3e2fffff 	.word	0x3e2fffff
 8006cbc:	3ff00000 	.word	0x3ff00000
 8006cc0:	bff00000 	.word	0xbff00000
 8006cc4:	3fe59427 	.word	0x3fe59427
 8006cc8:	2e01      	cmp	r6, #1
 8006cca:	d02f      	beq.n	8006d2c <__kernel_tan+0x404>
 8006ccc:	460f      	mov	r7, r1
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4689      	mov	r9, r1
 8006cd4:	2000      	movs	r0, #0
 8006cd6:	4917      	ldr	r1, [pc, #92]	; (8006d34 <__kernel_tan+0x40c>)
 8006cd8:	f7f9 fdb8 	bl	800084c <__aeabi_ddiv>
 8006cdc:	2600      	movs	r6, #0
 8006cde:	e9cd 0100 	strd	r0, r1, [sp]
 8006ce2:	4652      	mov	r2, sl
 8006ce4:	465b      	mov	r3, fp
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	4639      	mov	r1, r7
 8006cea:	f7f9 facd 	bl	8000288 <__aeabi_dsub>
 8006cee:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	ec51 0b18 	vmov	r0, r1, d8
 8006cfa:	f7f9 fac5 	bl	8000288 <__aeabi_dsub>
 8006cfe:	4632      	mov	r2, r6
 8006d00:	462b      	mov	r3, r5
 8006d02:	f7f9 fc79 	bl	80005f8 <__aeabi_dmul>
 8006d06:	46b0      	mov	r8, r6
 8006d08:	460f      	mov	r7, r1
 8006d0a:	4642      	mov	r2, r8
 8006d0c:	462b      	mov	r3, r5
 8006d0e:	4634      	mov	r4, r6
 8006d10:	4649      	mov	r1, r9
 8006d12:	4606      	mov	r6, r0
 8006d14:	4640      	mov	r0, r8
 8006d16:	f7f9 fc6f 	bl	80005f8 <__aeabi_dmul>
 8006d1a:	4b07      	ldr	r3, [pc, #28]	; (8006d38 <__kernel_tan+0x410>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f7f9 fab5 	bl	800028c <__adddf3>
 8006d22:	4602      	mov	r2, r0
 8006d24:	460b      	mov	r3, r1
 8006d26:	4630      	mov	r0, r6
 8006d28:	4639      	mov	r1, r7
 8006d2a:	e665      	b.n	80069f8 <__kernel_tan+0xd0>
 8006d2c:	4682      	mov	sl, r0
 8006d2e:	468b      	mov	fp, r1
 8006d30:	e625      	b.n	800697e <__kernel_tan+0x56>
 8006d32:	bf00      	nop
 8006d34:	bff00000 	.word	0xbff00000
 8006d38:	3ff00000 	.word	0x3ff00000
 8006d3c:	00000000 	.word	0x00000000

08006d40 <__ieee754_rem_pio2>:
 8006d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d44:	ed2d 8b02 	vpush	{d8}
 8006d48:	ec55 4b10 	vmov	r4, r5, d0
 8006d4c:	4bca      	ldr	r3, [pc, #808]	; (8007078 <__ieee754_rem_pio2+0x338>)
 8006d4e:	b08b      	sub	sp, #44	; 0x2c
 8006d50:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006d54:	4598      	cmp	r8, r3
 8006d56:	4682      	mov	sl, r0
 8006d58:	9502      	str	r5, [sp, #8]
 8006d5a:	dc08      	bgt.n	8006d6e <__ieee754_rem_pio2+0x2e>
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	2300      	movs	r3, #0
 8006d60:	ed80 0b00 	vstr	d0, [r0]
 8006d64:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006d68:	f04f 0b00 	mov.w	fp, #0
 8006d6c:	e028      	b.n	8006dc0 <__ieee754_rem_pio2+0x80>
 8006d6e:	4bc3      	ldr	r3, [pc, #780]	; (800707c <__ieee754_rem_pio2+0x33c>)
 8006d70:	4598      	cmp	r8, r3
 8006d72:	dc78      	bgt.n	8006e66 <__ieee754_rem_pio2+0x126>
 8006d74:	9b02      	ldr	r3, [sp, #8]
 8006d76:	4ec2      	ldr	r6, [pc, #776]	; (8007080 <__ieee754_rem_pio2+0x340>)
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	ee10 0a10 	vmov	r0, s0
 8006d7e:	a3b0      	add	r3, pc, #704	; (adr r3, 8007040 <__ieee754_rem_pio2+0x300>)
 8006d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d84:	4629      	mov	r1, r5
 8006d86:	dd39      	ble.n	8006dfc <__ieee754_rem_pio2+0xbc>
 8006d88:	f7f9 fa7e 	bl	8000288 <__aeabi_dsub>
 8006d8c:	45b0      	cmp	r8, r6
 8006d8e:	4604      	mov	r4, r0
 8006d90:	460d      	mov	r5, r1
 8006d92:	d01b      	beq.n	8006dcc <__ieee754_rem_pio2+0x8c>
 8006d94:	a3ac      	add	r3, pc, #688	; (adr r3, 8007048 <__ieee754_rem_pio2+0x308>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7f9 fa75 	bl	8000288 <__aeabi_dsub>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	460b      	mov	r3, r1
 8006da2:	e9ca 2300 	strd	r2, r3, [sl]
 8006da6:	4620      	mov	r0, r4
 8006da8:	4629      	mov	r1, r5
 8006daa:	f7f9 fa6d 	bl	8000288 <__aeabi_dsub>
 8006dae:	a3a6      	add	r3, pc, #664	; (adr r3, 8007048 <__ieee754_rem_pio2+0x308>)
 8006db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db4:	f7f9 fa68 	bl	8000288 <__aeabi_dsub>
 8006db8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006dbc:	f04f 0b01 	mov.w	fp, #1
 8006dc0:	4658      	mov	r0, fp
 8006dc2:	b00b      	add	sp, #44	; 0x2c
 8006dc4:	ecbd 8b02 	vpop	{d8}
 8006dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dcc:	a3a0      	add	r3, pc, #640	; (adr r3, 8007050 <__ieee754_rem_pio2+0x310>)
 8006dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd2:	f7f9 fa59 	bl	8000288 <__aeabi_dsub>
 8006dd6:	a3a0      	add	r3, pc, #640	; (adr r3, 8007058 <__ieee754_rem_pio2+0x318>)
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	4604      	mov	r4, r0
 8006dde:	460d      	mov	r5, r1
 8006de0:	f7f9 fa52 	bl	8000288 <__aeabi_dsub>
 8006de4:	4602      	mov	r2, r0
 8006de6:	460b      	mov	r3, r1
 8006de8:	e9ca 2300 	strd	r2, r3, [sl]
 8006dec:	4620      	mov	r0, r4
 8006dee:	4629      	mov	r1, r5
 8006df0:	f7f9 fa4a 	bl	8000288 <__aeabi_dsub>
 8006df4:	a398      	add	r3, pc, #608	; (adr r3, 8007058 <__ieee754_rem_pio2+0x318>)
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	e7db      	b.n	8006db4 <__ieee754_rem_pio2+0x74>
 8006dfc:	f7f9 fa46 	bl	800028c <__adddf3>
 8006e00:	45b0      	cmp	r8, r6
 8006e02:	4604      	mov	r4, r0
 8006e04:	460d      	mov	r5, r1
 8006e06:	d016      	beq.n	8006e36 <__ieee754_rem_pio2+0xf6>
 8006e08:	a38f      	add	r3, pc, #572	; (adr r3, 8007048 <__ieee754_rem_pio2+0x308>)
 8006e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0e:	f7f9 fa3d 	bl	800028c <__adddf3>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	e9ca 2300 	strd	r2, r3, [sl]
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	f7f9 fa33 	bl	8000288 <__aeabi_dsub>
 8006e22:	a389      	add	r3, pc, #548	; (adr r3, 8007048 <__ieee754_rem_pio2+0x308>)
 8006e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e28:	f7f9 fa30 	bl	800028c <__adddf3>
 8006e2c:	f04f 3bff 	mov.w	fp, #4294967295
 8006e30:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006e34:	e7c4      	b.n	8006dc0 <__ieee754_rem_pio2+0x80>
 8006e36:	a386      	add	r3, pc, #536	; (adr r3, 8007050 <__ieee754_rem_pio2+0x310>)
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f7f9 fa26 	bl	800028c <__adddf3>
 8006e40:	a385      	add	r3, pc, #532	; (adr r3, 8007058 <__ieee754_rem_pio2+0x318>)
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	4604      	mov	r4, r0
 8006e48:	460d      	mov	r5, r1
 8006e4a:	f7f9 fa1f 	bl	800028c <__adddf3>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	e9ca 2300 	strd	r2, r3, [sl]
 8006e56:	4620      	mov	r0, r4
 8006e58:	4629      	mov	r1, r5
 8006e5a:	f7f9 fa15 	bl	8000288 <__aeabi_dsub>
 8006e5e:	a37e      	add	r3, pc, #504	; (adr r3, 8007058 <__ieee754_rem_pio2+0x318>)
 8006e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e64:	e7e0      	b.n	8006e28 <__ieee754_rem_pio2+0xe8>
 8006e66:	4b87      	ldr	r3, [pc, #540]	; (8007084 <__ieee754_rem_pio2+0x344>)
 8006e68:	4598      	cmp	r8, r3
 8006e6a:	f300 80d8 	bgt.w	800701e <__ieee754_rem_pio2+0x2de>
 8006e6e:	f000 f96d 	bl	800714c <fabs>
 8006e72:	ec55 4b10 	vmov	r4, r5, d0
 8006e76:	ee10 0a10 	vmov	r0, s0
 8006e7a:	a379      	add	r3, pc, #484	; (adr r3, 8007060 <__ieee754_rem_pio2+0x320>)
 8006e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e80:	4629      	mov	r1, r5
 8006e82:	f7f9 fbb9 	bl	80005f8 <__aeabi_dmul>
 8006e86:	4b80      	ldr	r3, [pc, #512]	; (8007088 <__ieee754_rem_pio2+0x348>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f7f9 f9ff 	bl	800028c <__adddf3>
 8006e8e:	f7f9 fe4d 	bl	8000b2c <__aeabi_d2iz>
 8006e92:	4683      	mov	fp, r0
 8006e94:	f7f9 fb46 	bl	8000524 <__aeabi_i2d>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	460b      	mov	r3, r1
 8006e9c:	ec43 2b18 	vmov	d8, r2, r3
 8006ea0:	a367      	add	r3, pc, #412	; (adr r3, 8007040 <__ieee754_rem_pio2+0x300>)
 8006ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea6:	f7f9 fba7 	bl	80005f8 <__aeabi_dmul>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	4620      	mov	r0, r4
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	f7f9 f9e9 	bl	8000288 <__aeabi_dsub>
 8006eb6:	a364      	add	r3, pc, #400	; (adr r3, 8007048 <__ieee754_rem_pio2+0x308>)
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	4606      	mov	r6, r0
 8006ebe:	460f      	mov	r7, r1
 8006ec0:	ec51 0b18 	vmov	r0, r1, d8
 8006ec4:	f7f9 fb98 	bl	80005f8 <__aeabi_dmul>
 8006ec8:	f1bb 0f1f 	cmp.w	fp, #31
 8006ecc:	4604      	mov	r4, r0
 8006ece:	460d      	mov	r5, r1
 8006ed0:	dc0d      	bgt.n	8006eee <__ieee754_rem_pio2+0x1ae>
 8006ed2:	4b6e      	ldr	r3, [pc, #440]	; (800708c <__ieee754_rem_pio2+0x34c>)
 8006ed4:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006edc:	4543      	cmp	r3, r8
 8006ede:	d006      	beq.n	8006eee <__ieee754_rem_pio2+0x1ae>
 8006ee0:	4622      	mov	r2, r4
 8006ee2:	462b      	mov	r3, r5
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	4639      	mov	r1, r7
 8006ee8:	f7f9 f9ce 	bl	8000288 <__aeabi_dsub>
 8006eec:	e00e      	b.n	8006f0c <__ieee754_rem_pio2+0x1cc>
 8006eee:	462b      	mov	r3, r5
 8006ef0:	4622      	mov	r2, r4
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	4639      	mov	r1, r7
 8006ef6:	f7f9 f9c7 	bl	8000288 <__aeabi_dsub>
 8006efa:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006efe:	9303      	str	r3, [sp, #12]
 8006f00:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006f04:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8006f08:	2b10      	cmp	r3, #16
 8006f0a:	dc02      	bgt.n	8006f12 <__ieee754_rem_pio2+0x1d2>
 8006f0c:	e9ca 0100 	strd	r0, r1, [sl]
 8006f10:	e039      	b.n	8006f86 <__ieee754_rem_pio2+0x246>
 8006f12:	a34f      	add	r3, pc, #316	; (adr r3, 8007050 <__ieee754_rem_pio2+0x310>)
 8006f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f18:	ec51 0b18 	vmov	r0, r1, d8
 8006f1c:	f7f9 fb6c 	bl	80005f8 <__aeabi_dmul>
 8006f20:	4604      	mov	r4, r0
 8006f22:	460d      	mov	r5, r1
 8006f24:	4602      	mov	r2, r0
 8006f26:	460b      	mov	r3, r1
 8006f28:	4630      	mov	r0, r6
 8006f2a:	4639      	mov	r1, r7
 8006f2c:	f7f9 f9ac 	bl	8000288 <__aeabi_dsub>
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4680      	mov	r8, r0
 8006f36:	4689      	mov	r9, r1
 8006f38:	4630      	mov	r0, r6
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	f7f9 f9a4 	bl	8000288 <__aeabi_dsub>
 8006f40:	4622      	mov	r2, r4
 8006f42:	462b      	mov	r3, r5
 8006f44:	f7f9 f9a0 	bl	8000288 <__aeabi_dsub>
 8006f48:	a343      	add	r3, pc, #268	; (adr r3, 8007058 <__ieee754_rem_pio2+0x318>)
 8006f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4e:	4604      	mov	r4, r0
 8006f50:	460d      	mov	r5, r1
 8006f52:	ec51 0b18 	vmov	r0, r1, d8
 8006f56:	f7f9 fb4f 	bl	80005f8 <__aeabi_dmul>
 8006f5a:	4622      	mov	r2, r4
 8006f5c:	462b      	mov	r3, r5
 8006f5e:	f7f9 f993 	bl	8000288 <__aeabi_dsub>
 8006f62:	4602      	mov	r2, r0
 8006f64:	460b      	mov	r3, r1
 8006f66:	4604      	mov	r4, r0
 8006f68:	460d      	mov	r5, r1
 8006f6a:	4640      	mov	r0, r8
 8006f6c:	4649      	mov	r1, r9
 8006f6e:	f7f9 f98b 	bl	8000288 <__aeabi_dsub>
 8006f72:	9a03      	ldr	r2, [sp, #12]
 8006f74:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b31      	cmp	r3, #49	; 0x31
 8006f7c:	dc24      	bgt.n	8006fc8 <__ieee754_rem_pio2+0x288>
 8006f7e:	e9ca 0100 	strd	r0, r1, [sl]
 8006f82:	4646      	mov	r6, r8
 8006f84:	464f      	mov	r7, r9
 8006f86:	e9da 8900 	ldrd	r8, r9, [sl]
 8006f8a:	4630      	mov	r0, r6
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	464b      	mov	r3, r9
 8006f90:	4639      	mov	r1, r7
 8006f92:	f7f9 f979 	bl	8000288 <__aeabi_dsub>
 8006f96:	462b      	mov	r3, r5
 8006f98:	4622      	mov	r2, r4
 8006f9a:	f7f9 f975 	bl	8000288 <__aeabi_dsub>
 8006f9e:	9b02      	ldr	r3, [sp, #8]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006fa6:	f6bf af0b 	bge.w	8006dc0 <__ieee754_rem_pio2+0x80>
 8006faa:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006fae:	f8ca 3004 	str.w	r3, [sl, #4]
 8006fb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fb6:	f8ca 8000 	str.w	r8, [sl]
 8006fba:	f8ca 0008 	str.w	r0, [sl, #8]
 8006fbe:	f8ca 300c 	str.w	r3, [sl, #12]
 8006fc2:	f1cb 0b00 	rsb	fp, fp, #0
 8006fc6:	e6fb      	b.n	8006dc0 <__ieee754_rem_pio2+0x80>
 8006fc8:	a327      	add	r3, pc, #156	; (adr r3, 8007068 <__ieee754_rem_pio2+0x328>)
 8006fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fce:	ec51 0b18 	vmov	r0, r1, d8
 8006fd2:	f7f9 fb11 	bl	80005f8 <__aeabi_dmul>
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	460d      	mov	r5, r1
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	4640      	mov	r0, r8
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	f7f9 f951 	bl	8000288 <__aeabi_dsub>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4606      	mov	r6, r0
 8006fec:	460f      	mov	r7, r1
 8006fee:	4640      	mov	r0, r8
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	f7f9 f949 	bl	8000288 <__aeabi_dsub>
 8006ff6:	4622      	mov	r2, r4
 8006ff8:	462b      	mov	r3, r5
 8006ffa:	f7f9 f945 	bl	8000288 <__aeabi_dsub>
 8006ffe:	a31c      	add	r3, pc, #112	; (adr r3, 8007070 <__ieee754_rem_pio2+0x330>)
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	4604      	mov	r4, r0
 8007006:	460d      	mov	r5, r1
 8007008:	ec51 0b18 	vmov	r0, r1, d8
 800700c:	f7f9 faf4 	bl	80005f8 <__aeabi_dmul>
 8007010:	4622      	mov	r2, r4
 8007012:	462b      	mov	r3, r5
 8007014:	f7f9 f938 	bl	8000288 <__aeabi_dsub>
 8007018:	4604      	mov	r4, r0
 800701a:	460d      	mov	r5, r1
 800701c:	e760      	b.n	8006ee0 <__ieee754_rem_pio2+0x1a0>
 800701e:	4b1c      	ldr	r3, [pc, #112]	; (8007090 <__ieee754_rem_pio2+0x350>)
 8007020:	4598      	cmp	r8, r3
 8007022:	dd37      	ble.n	8007094 <__ieee754_rem_pio2+0x354>
 8007024:	ee10 2a10 	vmov	r2, s0
 8007028:	462b      	mov	r3, r5
 800702a:	4620      	mov	r0, r4
 800702c:	4629      	mov	r1, r5
 800702e:	f7f9 f92b 	bl	8000288 <__aeabi_dsub>
 8007032:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007036:	e9ca 0100 	strd	r0, r1, [sl]
 800703a:	e695      	b.n	8006d68 <__ieee754_rem_pio2+0x28>
 800703c:	f3af 8000 	nop.w
 8007040:	54400000 	.word	0x54400000
 8007044:	3ff921fb 	.word	0x3ff921fb
 8007048:	1a626331 	.word	0x1a626331
 800704c:	3dd0b461 	.word	0x3dd0b461
 8007050:	1a600000 	.word	0x1a600000
 8007054:	3dd0b461 	.word	0x3dd0b461
 8007058:	2e037073 	.word	0x2e037073
 800705c:	3ba3198a 	.word	0x3ba3198a
 8007060:	6dc9c883 	.word	0x6dc9c883
 8007064:	3fe45f30 	.word	0x3fe45f30
 8007068:	2e000000 	.word	0x2e000000
 800706c:	3ba3198a 	.word	0x3ba3198a
 8007070:	252049c1 	.word	0x252049c1
 8007074:	397b839a 	.word	0x397b839a
 8007078:	3fe921fb 	.word	0x3fe921fb
 800707c:	4002d97b 	.word	0x4002d97b
 8007080:	3ff921fb 	.word	0x3ff921fb
 8007084:	413921fb 	.word	0x413921fb
 8007088:	3fe00000 	.word	0x3fe00000
 800708c:	08007b74 	.word	0x08007b74
 8007090:	7fefffff 	.word	0x7fefffff
 8007094:	ea4f 5628 	mov.w	r6, r8, asr #20
 8007098:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800709c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80070a0:	4620      	mov	r0, r4
 80070a2:	460d      	mov	r5, r1
 80070a4:	f7f9 fd42 	bl	8000b2c <__aeabi_d2iz>
 80070a8:	f7f9 fa3c 	bl	8000524 <__aeabi_i2d>
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	4620      	mov	r0, r4
 80070b2:	4629      	mov	r1, r5
 80070b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070b8:	f7f9 f8e6 	bl	8000288 <__aeabi_dsub>
 80070bc:	4b21      	ldr	r3, [pc, #132]	; (8007144 <__ieee754_rem_pio2+0x404>)
 80070be:	2200      	movs	r2, #0
 80070c0:	f7f9 fa9a 	bl	80005f8 <__aeabi_dmul>
 80070c4:	460d      	mov	r5, r1
 80070c6:	4604      	mov	r4, r0
 80070c8:	f7f9 fd30 	bl	8000b2c <__aeabi_d2iz>
 80070cc:	f7f9 fa2a 	bl	8000524 <__aeabi_i2d>
 80070d0:	4602      	mov	r2, r0
 80070d2:	460b      	mov	r3, r1
 80070d4:	4620      	mov	r0, r4
 80070d6:	4629      	mov	r1, r5
 80070d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80070dc:	f7f9 f8d4 	bl	8000288 <__aeabi_dsub>
 80070e0:	4b18      	ldr	r3, [pc, #96]	; (8007144 <__ieee754_rem_pio2+0x404>)
 80070e2:	2200      	movs	r2, #0
 80070e4:	f7f9 fa88 	bl	80005f8 <__aeabi_dmul>
 80070e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80070ec:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 80070f0:	2703      	movs	r7, #3
 80070f2:	2400      	movs	r4, #0
 80070f4:	2500      	movs	r5, #0
 80070f6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 80070fa:	4622      	mov	r2, r4
 80070fc:	462b      	mov	r3, r5
 80070fe:	46b9      	mov	r9, r7
 8007100:	3f01      	subs	r7, #1
 8007102:	f7f9 fce1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007106:	2800      	cmp	r0, #0
 8007108:	d1f5      	bne.n	80070f6 <__ieee754_rem_pio2+0x3b6>
 800710a:	4b0f      	ldr	r3, [pc, #60]	; (8007148 <__ieee754_rem_pio2+0x408>)
 800710c:	9301      	str	r3, [sp, #4]
 800710e:	2302      	movs	r3, #2
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	4632      	mov	r2, r6
 8007114:	464b      	mov	r3, r9
 8007116:	4651      	mov	r1, sl
 8007118:	a804      	add	r0, sp, #16
 800711a:	f000 f821 	bl	8007160 <__kernel_rem_pio2>
 800711e:	9b02      	ldr	r3, [sp, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	4683      	mov	fp, r0
 8007124:	f6bf ae4c 	bge.w	8006dc0 <__ieee754_rem_pio2+0x80>
 8007128:	e9da 2100 	ldrd	r2, r1, [sl]
 800712c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007130:	e9ca 2300 	strd	r2, r3, [sl]
 8007134:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8007138:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800713c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8007140:	e73f      	b.n	8006fc2 <__ieee754_rem_pio2+0x282>
 8007142:	bf00      	nop
 8007144:	41700000 	.word	0x41700000
 8007148:	08007bf4 	.word	0x08007bf4

0800714c <fabs>:
 800714c:	ec51 0b10 	vmov	r0, r1, d0
 8007150:	ee10 2a10 	vmov	r2, s0
 8007154:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007158:	ec43 2b10 	vmov	d0, r2, r3
 800715c:	4770      	bx	lr
	...

08007160 <__kernel_rem_pio2>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	ed2d 8b02 	vpush	{d8}
 8007168:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800716c:	f112 0f14 	cmn.w	r2, #20
 8007170:	9306      	str	r3, [sp, #24]
 8007172:	9104      	str	r1, [sp, #16]
 8007174:	4bc2      	ldr	r3, [pc, #776]	; (8007480 <__kernel_rem_pio2+0x320>)
 8007176:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007178:	9009      	str	r0, [sp, #36]	; 0x24
 800717a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	9b06      	ldr	r3, [sp, #24]
 8007182:	f103 33ff 	add.w	r3, r3, #4294967295
 8007186:	bfa8      	it	ge
 8007188:	1ed4      	subge	r4, r2, #3
 800718a:	9305      	str	r3, [sp, #20]
 800718c:	bfb2      	itee	lt
 800718e:	2400      	movlt	r4, #0
 8007190:	2318      	movge	r3, #24
 8007192:	fb94 f4f3 	sdivge	r4, r4, r3
 8007196:	f06f 0317 	mvn.w	r3, #23
 800719a:	fb04 3303 	mla	r3, r4, r3, r3
 800719e:	eb03 0a02 	add.w	sl, r3, r2
 80071a2:	9b00      	ldr	r3, [sp, #0]
 80071a4:	9a05      	ldr	r2, [sp, #20]
 80071a6:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8007470 <__kernel_rem_pio2+0x310>
 80071aa:	eb03 0802 	add.w	r8, r3, r2
 80071ae:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80071b0:	1aa7      	subs	r7, r4, r2
 80071b2:	ae20      	add	r6, sp, #128	; 0x80
 80071b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80071b8:	2500      	movs	r5, #0
 80071ba:	4545      	cmp	r5, r8
 80071bc:	dd13      	ble.n	80071e6 <__kernel_rem_pio2+0x86>
 80071be:	9b06      	ldr	r3, [sp, #24]
 80071c0:	aa20      	add	r2, sp, #128	; 0x80
 80071c2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80071c6:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80071ca:	f04f 0800 	mov.w	r8, #0
 80071ce:	9b00      	ldr	r3, [sp, #0]
 80071d0:	4598      	cmp	r8, r3
 80071d2:	dc31      	bgt.n	8007238 <__kernel_rem_pio2+0xd8>
 80071d4:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8007470 <__kernel_rem_pio2+0x310>
 80071d8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80071dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80071e0:	462f      	mov	r7, r5
 80071e2:	2600      	movs	r6, #0
 80071e4:	e01b      	b.n	800721e <__kernel_rem_pio2+0xbe>
 80071e6:	42ef      	cmn	r7, r5
 80071e8:	d407      	bmi.n	80071fa <__kernel_rem_pio2+0x9a>
 80071ea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80071ee:	f7f9 f999 	bl	8000524 <__aeabi_i2d>
 80071f2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80071f6:	3501      	adds	r5, #1
 80071f8:	e7df      	b.n	80071ba <__kernel_rem_pio2+0x5a>
 80071fa:	ec51 0b18 	vmov	r0, r1, d8
 80071fe:	e7f8      	b.n	80071f2 <__kernel_rem_pio2+0x92>
 8007200:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007204:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007208:	f7f9 f9f6 	bl	80005f8 <__aeabi_dmul>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007214:	f7f9 f83a 	bl	800028c <__adddf3>
 8007218:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800721c:	3601      	adds	r6, #1
 800721e:	9b05      	ldr	r3, [sp, #20]
 8007220:	429e      	cmp	r6, r3
 8007222:	f1a7 0708 	sub.w	r7, r7, #8
 8007226:	ddeb      	ble.n	8007200 <__kernel_rem_pio2+0xa0>
 8007228:	ed9d 7b02 	vldr	d7, [sp, #8]
 800722c:	f108 0801 	add.w	r8, r8, #1
 8007230:	ecab 7b02 	vstmia	fp!, {d7}
 8007234:	3508      	adds	r5, #8
 8007236:	e7ca      	b.n	80071ce <__kernel_rem_pio2+0x6e>
 8007238:	9b00      	ldr	r3, [sp, #0]
 800723a:	aa0c      	add	r2, sp, #48	; 0x30
 800723c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007240:	930b      	str	r3, [sp, #44]	; 0x2c
 8007242:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007244:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007248:	9c00      	ldr	r4, [sp, #0]
 800724a:	930a      	str	r3, [sp, #40]	; 0x28
 800724c:	00e3      	lsls	r3, r4, #3
 800724e:	9308      	str	r3, [sp, #32]
 8007250:	ab98      	add	r3, sp, #608	; 0x260
 8007252:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007256:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800725a:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800725e:	ab70      	add	r3, sp, #448	; 0x1c0
 8007260:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8007264:	46c3      	mov	fp, r8
 8007266:	46a1      	mov	r9, r4
 8007268:	f1b9 0f00 	cmp.w	r9, #0
 800726c:	f1a5 0508 	sub.w	r5, r5, #8
 8007270:	dc77      	bgt.n	8007362 <__kernel_rem_pio2+0x202>
 8007272:	ec47 6b10 	vmov	d0, r6, r7
 8007276:	4650      	mov	r0, sl
 8007278:	f000 fac2 	bl	8007800 <scalbn>
 800727c:	ec57 6b10 	vmov	r6, r7, d0
 8007280:	2200      	movs	r2, #0
 8007282:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007286:	ee10 0a10 	vmov	r0, s0
 800728a:	4639      	mov	r1, r7
 800728c:	f7f9 f9b4 	bl	80005f8 <__aeabi_dmul>
 8007290:	ec41 0b10 	vmov	d0, r0, r1
 8007294:	f000 fb34 	bl	8007900 <floor>
 8007298:	4b7a      	ldr	r3, [pc, #488]	; (8007484 <__kernel_rem_pio2+0x324>)
 800729a:	ec51 0b10 	vmov	r0, r1, d0
 800729e:	2200      	movs	r2, #0
 80072a0:	f7f9 f9aa 	bl	80005f8 <__aeabi_dmul>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	f7f8 ffec 	bl	8000288 <__aeabi_dsub>
 80072b0:	460f      	mov	r7, r1
 80072b2:	4606      	mov	r6, r0
 80072b4:	f7f9 fc3a 	bl	8000b2c <__aeabi_d2iz>
 80072b8:	9002      	str	r0, [sp, #8]
 80072ba:	f7f9 f933 	bl	8000524 <__aeabi_i2d>
 80072be:	4602      	mov	r2, r0
 80072c0:	460b      	mov	r3, r1
 80072c2:	4630      	mov	r0, r6
 80072c4:	4639      	mov	r1, r7
 80072c6:	f7f8 ffdf 	bl	8000288 <__aeabi_dsub>
 80072ca:	f1ba 0f00 	cmp.w	sl, #0
 80072ce:	4606      	mov	r6, r0
 80072d0:	460f      	mov	r7, r1
 80072d2:	dd6d      	ble.n	80073b0 <__kernel_rem_pio2+0x250>
 80072d4:	1e61      	subs	r1, r4, #1
 80072d6:	ab0c      	add	r3, sp, #48	; 0x30
 80072d8:	9d02      	ldr	r5, [sp, #8]
 80072da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072de:	f1ca 0018 	rsb	r0, sl, #24
 80072e2:	fa43 f200 	asr.w	r2, r3, r0
 80072e6:	4415      	add	r5, r2
 80072e8:	4082      	lsls	r2, r0
 80072ea:	1a9b      	subs	r3, r3, r2
 80072ec:	aa0c      	add	r2, sp, #48	; 0x30
 80072ee:	9502      	str	r5, [sp, #8]
 80072f0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80072f4:	f1ca 0217 	rsb	r2, sl, #23
 80072f8:	fa43 fb02 	asr.w	fp, r3, r2
 80072fc:	f1bb 0f00 	cmp.w	fp, #0
 8007300:	dd65      	ble.n	80073ce <__kernel_rem_pio2+0x26e>
 8007302:	9b02      	ldr	r3, [sp, #8]
 8007304:	2200      	movs	r2, #0
 8007306:	3301      	adds	r3, #1
 8007308:	9302      	str	r3, [sp, #8]
 800730a:	4615      	mov	r5, r2
 800730c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007310:	4294      	cmp	r4, r2
 8007312:	f300 809f 	bgt.w	8007454 <__kernel_rem_pio2+0x2f4>
 8007316:	f1ba 0f00 	cmp.w	sl, #0
 800731a:	dd07      	ble.n	800732c <__kernel_rem_pio2+0x1cc>
 800731c:	f1ba 0f01 	cmp.w	sl, #1
 8007320:	f000 80c1 	beq.w	80074a6 <__kernel_rem_pio2+0x346>
 8007324:	f1ba 0f02 	cmp.w	sl, #2
 8007328:	f000 80c7 	beq.w	80074ba <__kernel_rem_pio2+0x35a>
 800732c:	f1bb 0f02 	cmp.w	fp, #2
 8007330:	d14d      	bne.n	80073ce <__kernel_rem_pio2+0x26e>
 8007332:	4632      	mov	r2, r6
 8007334:	463b      	mov	r3, r7
 8007336:	4954      	ldr	r1, [pc, #336]	; (8007488 <__kernel_rem_pio2+0x328>)
 8007338:	2000      	movs	r0, #0
 800733a:	f7f8 ffa5 	bl	8000288 <__aeabi_dsub>
 800733e:	4606      	mov	r6, r0
 8007340:	460f      	mov	r7, r1
 8007342:	2d00      	cmp	r5, #0
 8007344:	d043      	beq.n	80073ce <__kernel_rem_pio2+0x26e>
 8007346:	4650      	mov	r0, sl
 8007348:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8007478 <__kernel_rem_pio2+0x318>
 800734c:	f000 fa58 	bl	8007800 <scalbn>
 8007350:	4630      	mov	r0, r6
 8007352:	4639      	mov	r1, r7
 8007354:	ec53 2b10 	vmov	r2, r3, d0
 8007358:	f7f8 ff96 	bl	8000288 <__aeabi_dsub>
 800735c:	4606      	mov	r6, r0
 800735e:	460f      	mov	r7, r1
 8007360:	e035      	b.n	80073ce <__kernel_rem_pio2+0x26e>
 8007362:	4b4a      	ldr	r3, [pc, #296]	; (800748c <__kernel_rem_pio2+0x32c>)
 8007364:	2200      	movs	r2, #0
 8007366:	4630      	mov	r0, r6
 8007368:	4639      	mov	r1, r7
 800736a:	f7f9 f945 	bl	80005f8 <__aeabi_dmul>
 800736e:	f7f9 fbdd 	bl	8000b2c <__aeabi_d2iz>
 8007372:	f7f9 f8d7 	bl	8000524 <__aeabi_i2d>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	ec43 2b18 	vmov	d8, r2, r3
 800737e:	4b44      	ldr	r3, [pc, #272]	; (8007490 <__kernel_rem_pio2+0x330>)
 8007380:	2200      	movs	r2, #0
 8007382:	f7f9 f939 	bl	80005f8 <__aeabi_dmul>
 8007386:	4602      	mov	r2, r0
 8007388:	460b      	mov	r3, r1
 800738a:	4630      	mov	r0, r6
 800738c:	4639      	mov	r1, r7
 800738e:	f7f8 ff7b 	bl	8000288 <__aeabi_dsub>
 8007392:	f7f9 fbcb 	bl	8000b2c <__aeabi_d2iz>
 8007396:	e9d5 2300 	ldrd	r2, r3, [r5]
 800739a:	f84b 0b04 	str.w	r0, [fp], #4
 800739e:	ec51 0b18 	vmov	r0, r1, d8
 80073a2:	f7f8 ff73 	bl	800028c <__adddf3>
 80073a6:	f109 39ff 	add.w	r9, r9, #4294967295
 80073aa:	4606      	mov	r6, r0
 80073ac:	460f      	mov	r7, r1
 80073ae:	e75b      	b.n	8007268 <__kernel_rem_pio2+0x108>
 80073b0:	d106      	bne.n	80073c0 <__kernel_rem_pio2+0x260>
 80073b2:	1e63      	subs	r3, r4, #1
 80073b4:	aa0c      	add	r2, sp, #48	; 0x30
 80073b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ba:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80073be:	e79d      	b.n	80072fc <__kernel_rem_pio2+0x19c>
 80073c0:	4b34      	ldr	r3, [pc, #208]	; (8007494 <__kernel_rem_pio2+0x334>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	f7f9 fb9e 	bl	8000b04 <__aeabi_dcmpge>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d140      	bne.n	800744e <__kernel_rem_pio2+0x2ee>
 80073cc:	4683      	mov	fp, r0
 80073ce:	2200      	movs	r2, #0
 80073d0:	2300      	movs	r3, #0
 80073d2:	4630      	mov	r0, r6
 80073d4:	4639      	mov	r1, r7
 80073d6:	f7f9 fb77 	bl	8000ac8 <__aeabi_dcmpeq>
 80073da:	2800      	cmp	r0, #0
 80073dc:	f000 80c1 	beq.w	8007562 <__kernel_rem_pio2+0x402>
 80073e0:	1e65      	subs	r5, r4, #1
 80073e2:	462b      	mov	r3, r5
 80073e4:	2200      	movs	r2, #0
 80073e6:	9900      	ldr	r1, [sp, #0]
 80073e8:	428b      	cmp	r3, r1
 80073ea:	da6d      	bge.n	80074c8 <__kernel_rem_pio2+0x368>
 80073ec:	2a00      	cmp	r2, #0
 80073ee:	f000 808a 	beq.w	8007506 <__kernel_rem_pio2+0x3a6>
 80073f2:	ab0c      	add	r3, sp, #48	; 0x30
 80073f4:	f1aa 0a18 	sub.w	sl, sl, #24
 80073f8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 80ae 	beq.w	800755e <__kernel_rem_pio2+0x3fe>
 8007402:	4650      	mov	r0, sl
 8007404:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8007478 <__kernel_rem_pio2+0x318>
 8007408:	f000 f9fa 	bl	8007800 <scalbn>
 800740c:	1c6b      	adds	r3, r5, #1
 800740e:	00da      	lsls	r2, r3, #3
 8007410:	9205      	str	r2, [sp, #20]
 8007412:	ec57 6b10 	vmov	r6, r7, d0
 8007416:	aa70      	add	r2, sp, #448	; 0x1c0
 8007418:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800748c <__kernel_rem_pio2+0x32c>
 800741c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8007420:	462c      	mov	r4, r5
 8007422:	f04f 0800 	mov.w	r8, #0
 8007426:	2c00      	cmp	r4, #0
 8007428:	f280 80d4 	bge.w	80075d4 <__kernel_rem_pio2+0x474>
 800742c:	462c      	mov	r4, r5
 800742e:	2c00      	cmp	r4, #0
 8007430:	f2c0 8102 	blt.w	8007638 <__kernel_rem_pio2+0x4d8>
 8007434:	4b18      	ldr	r3, [pc, #96]	; (8007498 <__kernel_rem_pio2+0x338>)
 8007436:	461e      	mov	r6, r3
 8007438:	ab70      	add	r3, sp, #448	; 0x1c0
 800743a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800743e:	1b2b      	subs	r3, r5, r4
 8007440:	f04f 0900 	mov.w	r9, #0
 8007444:	f04f 0a00 	mov.w	sl, #0
 8007448:	2700      	movs	r7, #0
 800744a:	9306      	str	r3, [sp, #24]
 800744c:	e0e6      	b.n	800761c <__kernel_rem_pio2+0x4bc>
 800744e:	f04f 0b02 	mov.w	fp, #2
 8007452:	e756      	b.n	8007302 <__kernel_rem_pio2+0x1a2>
 8007454:	f8d8 3000 	ldr.w	r3, [r8]
 8007458:	bb05      	cbnz	r5, 800749c <__kernel_rem_pio2+0x33c>
 800745a:	b123      	cbz	r3, 8007466 <__kernel_rem_pio2+0x306>
 800745c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007460:	f8c8 3000 	str.w	r3, [r8]
 8007464:	2301      	movs	r3, #1
 8007466:	3201      	adds	r2, #1
 8007468:	f108 0804 	add.w	r8, r8, #4
 800746c:	461d      	mov	r5, r3
 800746e:	e74f      	b.n	8007310 <__kernel_rem_pio2+0x1b0>
	...
 800747c:	3ff00000 	.word	0x3ff00000
 8007480:	08007d40 	.word	0x08007d40
 8007484:	40200000 	.word	0x40200000
 8007488:	3ff00000 	.word	0x3ff00000
 800748c:	3e700000 	.word	0x3e700000
 8007490:	41700000 	.word	0x41700000
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	08007d00 	.word	0x08007d00
 800749c:	1acb      	subs	r3, r1, r3
 800749e:	f8c8 3000 	str.w	r3, [r8]
 80074a2:	462b      	mov	r3, r5
 80074a4:	e7df      	b.n	8007466 <__kernel_rem_pio2+0x306>
 80074a6:	1e62      	subs	r2, r4, #1
 80074a8:	ab0c      	add	r3, sp, #48	; 0x30
 80074aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ae:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80074b2:	a90c      	add	r1, sp, #48	; 0x30
 80074b4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80074b8:	e738      	b.n	800732c <__kernel_rem_pio2+0x1cc>
 80074ba:	1e62      	subs	r2, r4, #1
 80074bc:	ab0c      	add	r3, sp, #48	; 0x30
 80074be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80074c6:	e7f4      	b.n	80074b2 <__kernel_rem_pio2+0x352>
 80074c8:	a90c      	add	r1, sp, #48	; 0x30
 80074ca:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80074ce:	3b01      	subs	r3, #1
 80074d0:	430a      	orrs	r2, r1
 80074d2:	e788      	b.n	80073e6 <__kernel_rem_pio2+0x286>
 80074d4:	3301      	adds	r3, #1
 80074d6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80074da:	2900      	cmp	r1, #0
 80074dc:	d0fa      	beq.n	80074d4 <__kernel_rem_pio2+0x374>
 80074de:	9a08      	ldr	r2, [sp, #32]
 80074e0:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80074e4:	446a      	add	r2, sp
 80074e6:	3a98      	subs	r2, #152	; 0x98
 80074e8:	9208      	str	r2, [sp, #32]
 80074ea:	9a06      	ldr	r2, [sp, #24]
 80074ec:	a920      	add	r1, sp, #128	; 0x80
 80074ee:	18a2      	adds	r2, r4, r2
 80074f0:	18e3      	adds	r3, r4, r3
 80074f2:	f104 0801 	add.w	r8, r4, #1
 80074f6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80074fa:	9302      	str	r3, [sp, #8]
 80074fc:	9b02      	ldr	r3, [sp, #8]
 80074fe:	4543      	cmp	r3, r8
 8007500:	da04      	bge.n	800750c <__kernel_rem_pio2+0x3ac>
 8007502:	461c      	mov	r4, r3
 8007504:	e6a2      	b.n	800724c <__kernel_rem_pio2+0xec>
 8007506:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007508:	2301      	movs	r3, #1
 800750a:	e7e4      	b.n	80074d6 <__kernel_rem_pio2+0x376>
 800750c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800750e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007512:	f7f9 f807 	bl	8000524 <__aeabi_i2d>
 8007516:	e8e5 0102 	strd	r0, r1, [r5], #8
 800751a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751c:	46ab      	mov	fp, r5
 800751e:	461c      	mov	r4, r3
 8007520:	f04f 0900 	mov.w	r9, #0
 8007524:	2600      	movs	r6, #0
 8007526:	2700      	movs	r7, #0
 8007528:	9b05      	ldr	r3, [sp, #20]
 800752a:	4599      	cmp	r9, r3
 800752c:	dd06      	ble.n	800753c <__kernel_rem_pio2+0x3dc>
 800752e:	9b08      	ldr	r3, [sp, #32]
 8007530:	e8e3 6702 	strd	r6, r7, [r3], #8
 8007534:	f108 0801 	add.w	r8, r8, #1
 8007538:	9308      	str	r3, [sp, #32]
 800753a:	e7df      	b.n	80074fc <__kernel_rem_pio2+0x39c>
 800753c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007540:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007544:	f7f9 f858 	bl	80005f8 <__aeabi_dmul>
 8007548:	4602      	mov	r2, r0
 800754a:	460b      	mov	r3, r1
 800754c:	4630      	mov	r0, r6
 800754e:	4639      	mov	r1, r7
 8007550:	f7f8 fe9c 	bl	800028c <__adddf3>
 8007554:	f109 0901 	add.w	r9, r9, #1
 8007558:	4606      	mov	r6, r0
 800755a:	460f      	mov	r7, r1
 800755c:	e7e4      	b.n	8007528 <__kernel_rem_pio2+0x3c8>
 800755e:	3d01      	subs	r5, #1
 8007560:	e747      	b.n	80073f2 <__kernel_rem_pio2+0x292>
 8007562:	ec47 6b10 	vmov	d0, r6, r7
 8007566:	f1ca 0000 	rsb	r0, sl, #0
 800756a:	f000 f949 	bl	8007800 <scalbn>
 800756e:	ec57 6b10 	vmov	r6, r7, d0
 8007572:	4ba0      	ldr	r3, [pc, #640]	; (80077f4 <__kernel_rem_pio2+0x694>)
 8007574:	ee10 0a10 	vmov	r0, s0
 8007578:	2200      	movs	r2, #0
 800757a:	4639      	mov	r1, r7
 800757c:	f7f9 fac2 	bl	8000b04 <__aeabi_dcmpge>
 8007580:	b1f8      	cbz	r0, 80075c2 <__kernel_rem_pio2+0x462>
 8007582:	4b9d      	ldr	r3, [pc, #628]	; (80077f8 <__kernel_rem_pio2+0x698>)
 8007584:	2200      	movs	r2, #0
 8007586:	4630      	mov	r0, r6
 8007588:	4639      	mov	r1, r7
 800758a:	f7f9 f835 	bl	80005f8 <__aeabi_dmul>
 800758e:	f7f9 facd 	bl	8000b2c <__aeabi_d2iz>
 8007592:	4680      	mov	r8, r0
 8007594:	f7f8 ffc6 	bl	8000524 <__aeabi_i2d>
 8007598:	4b96      	ldr	r3, [pc, #600]	; (80077f4 <__kernel_rem_pio2+0x694>)
 800759a:	2200      	movs	r2, #0
 800759c:	f7f9 f82c 	bl	80005f8 <__aeabi_dmul>
 80075a0:	460b      	mov	r3, r1
 80075a2:	4602      	mov	r2, r0
 80075a4:	4639      	mov	r1, r7
 80075a6:	4630      	mov	r0, r6
 80075a8:	f7f8 fe6e 	bl	8000288 <__aeabi_dsub>
 80075ac:	f7f9 fabe 	bl	8000b2c <__aeabi_d2iz>
 80075b0:	1c65      	adds	r5, r4, #1
 80075b2:	ab0c      	add	r3, sp, #48	; 0x30
 80075b4:	f10a 0a18 	add.w	sl, sl, #24
 80075b8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80075bc:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80075c0:	e71f      	b.n	8007402 <__kernel_rem_pio2+0x2a2>
 80075c2:	4630      	mov	r0, r6
 80075c4:	4639      	mov	r1, r7
 80075c6:	f7f9 fab1 	bl	8000b2c <__aeabi_d2iz>
 80075ca:	ab0c      	add	r3, sp, #48	; 0x30
 80075cc:	4625      	mov	r5, r4
 80075ce:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80075d2:	e716      	b.n	8007402 <__kernel_rem_pio2+0x2a2>
 80075d4:	ab0c      	add	r3, sp, #48	; 0x30
 80075d6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80075da:	f7f8 ffa3 	bl	8000524 <__aeabi_i2d>
 80075de:	4632      	mov	r2, r6
 80075e0:	463b      	mov	r3, r7
 80075e2:	f7f9 f809 	bl	80005f8 <__aeabi_dmul>
 80075e6:	4642      	mov	r2, r8
 80075e8:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80075ec:	464b      	mov	r3, r9
 80075ee:	4630      	mov	r0, r6
 80075f0:	4639      	mov	r1, r7
 80075f2:	f7f9 f801 	bl	80005f8 <__aeabi_dmul>
 80075f6:	3c01      	subs	r4, #1
 80075f8:	4606      	mov	r6, r0
 80075fa:	460f      	mov	r7, r1
 80075fc:	e713      	b.n	8007426 <__kernel_rem_pio2+0x2c6>
 80075fe:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8007602:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8007606:	f7f8 fff7 	bl	80005f8 <__aeabi_dmul>
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	4648      	mov	r0, r9
 8007610:	4651      	mov	r1, sl
 8007612:	f7f8 fe3b 	bl	800028c <__adddf3>
 8007616:	3701      	adds	r7, #1
 8007618:	4681      	mov	r9, r0
 800761a:	468a      	mov	sl, r1
 800761c:	9b00      	ldr	r3, [sp, #0]
 800761e:	429f      	cmp	r7, r3
 8007620:	dc02      	bgt.n	8007628 <__kernel_rem_pio2+0x4c8>
 8007622:	9b06      	ldr	r3, [sp, #24]
 8007624:	429f      	cmp	r7, r3
 8007626:	ddea      	ble.n	80075fe <__kernel_rem_pio2+0x49e>
 8007628:	9a06      	ldr	r2, [sp, #24]
 800762a:	ab48      	add	r3, sp, #288	; 0x120
 800762c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8007630:	e9c6 9a00 	strd	r9, sl, [r6]
 8007634:	3c01      	subs	r4, #1
 8007636:	e6fa      	b.n	800742e <__kernel_rem_pio2+0x2ce>
 8007638:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800763a:	2b02      	cmp	r3, #2
 800763c:	dc0b      	bgt.n	8007656 <__kernel_rem_pio2+0x4f6>
 800763e:	2b00      	cmp	r3, #0
 8007640:	dc39      	bgt.n	80076b6 <__kernel_rem_pio2+0x556>
 8007642:	d05d      	beq.n	8007700 <__kernel_rem_pio2+0x5a0>
 8007644:	9b02      	ldr	r3, [sp, #8]
 8007646:	f003 0007 	and.w	r0, r3, #7
 800764a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800764e:	ecbd 8b02 	vpop	{d8}
 8007652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007658:	2b03      	cmp	r3, #3
 800765a:	d1f3      	bne.n	8007644 <__kernel_rem_pio2+0x4e4>
 800765c:	9b05      	ldr	r3, [sp, #20]
 800765e:	9500      	str	r5, [sp, #0]
 8007660:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8007664:	eb0d 0403 	add.w	r4, sp, r3
 8007668:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800766c:	46a2      	mov	sl, r4
 800766e:	9b00      	ldr	r3, [sp, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	f1aa 0a08 	sub.w	sl, sl, #8
 8007676:	dc69      	bgt.n	800774c <__kernel_rem_pio2+0x5ec>
 8007678:	46aa      	mov	sl, r5
 800767a:	f1ba 0f01 	cmp.w	sl, #1
 800767e:	f1a4 0408 	sub.w	r4, r4, #8
 8007682:	f300 8083 	bgt.w	800778c <__kernel_rem_pio2+0x62c>
 8007686:	9c05      	ldr	r4, [sp, #20]
 8007688:	ab48      	add	r3, sp, #288	; 0x120
 800768a:	441c      	add	r4, r3
 800768c:	2000      	movs	r0, #0
 800768e:	2100      	movs	r1, #0
 8007690:	2d01      	cmp	r5, #1
 8007692:	f300 809a 	bgt.w	80077ca <__kernel_rem_pio2+0x66a>
 8007696:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800769a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800769e:	f1bb 0f00 	cmp.w	fp, #0
 80076a2:	f040 8098 	bne.w	80077d6 <__kernel_rem_pio2+0x676>
 80076a6:	9b04      	ldr	r3, [sp, #16]
 80076a8:	e9c3 7800 	strd	r7, r8, [r3]
 80076ac:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80076b0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80076b4:	e7c6      	b.n	8007644 <__kernel_rem_pio2+0x4e4>
 80076b6:	9e05      	ldr	r6, [sp, #20]
 80076b8:	ab48      	add	r3, sp, #288	; 0x120
 80076ba:	441e      	add	r6, r3
 80076bc:	462c      	mov	r4, r5
 80076be:	2000      	movs	r0, #0
 80076c0:	2100      	movs	r1, #0
 80076c2:	2c00      	cmp	r4, #0
 80076c4:	da33      	bge.n	800772e <__kernel_rem_pio2+0x5ce>
 80076c6:	f1bb 0f00 	cmp.w	fp, #0
 80076ca:	d036      	beq.n	800773a <__kernel_rem_pio2+0x5da>
 80076cc:	4602      	mov	r2, r0
 80076ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076d2:	9c04      	ldr	r4, [sp, #16]
 80076d4:	e9c4 2300 	strd	r2, r3, [r4]
 80076d8:	4602      	mov	r2, r0
 80076da:	460b      	mov	r3, r1
 80076dc:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80076e0:	f7f8 fdd2 	bl	8000288 <__aeabi_dsub>
 80076e4:	ae4a      	add	r6, sp, #296	; 0x128
 80076e6:	2401      	movs	r4, #1
 80076e8:	42a5      	cmp	r5, r4
 80076ea:	da29      	bge.n	8007740 <__kernel_rem_pio2+0x5e0>
 80076ec:	f1bb 0f00 	cmp.w	fp, #0
 80076f0:	d002      	beq.n	80076f8 <__kernel_rem_pio2+0x598>
 80076f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076f6:	4619      	mov	r1, r3
 80076f8:	9b04      	ldr	r3, [sp, #16]
 80076fa:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80076fe:	e7a1      	b.n	8007644 <__kernel_rem_pio2+0x4e4>
 8007700:	9c05      	ldr	r4, [sp, #20]
 8007702:	ab48      	add	r3, sp, #288	; 0x120
 8007704:	441c      	add	r4, r3
 8007706:	2000      	movs	r0, #0
 8007708:	2100      	movs	r1, #0
 800770a:	2d00      	cmp	r5, #0
 800770c:	da09      	bge.n	8007722 <__kernel_rem_pio2+0x5c2>
 800770e:	f1bb 0f00 	cmp.w	fp, #0
 8007712:	d002      	beq.n	800771a <__kernel_rem_pio2+0x5ba>
 8007714:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007718:	4619      	mov	r1, r3
 800771a:	9b04      	ldr	r3, [sp, #16]
 800771c:	e9c3 0100 	strd	r0, r1, [r3]
 8007720:	e790      	b.n	8007644 <__kernel_rem_pio2+0x4e4>
 8007722:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007726:	f7f8 fdb1 	bl	800028c <__adddf3>
 800772a:	3d01      	subs	r5, #1
 800772c:	e7ed      	b.n	800770a <__kernel_rem_pio2+0x5aa>
 800772e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8007732:	f7f8 fdab 	bl	800028c <__adddf3>
 8007736:	3c01      	subs	r4, #1
 8007738:	e7c3      	b.n	80076c2 <__kernel_rem_pio2+0x562>
 800773a:	4602      	mov	r2, r0
 800773c:	460b      	mov	r3, r1
 800773e:	e7c8      	b.n	80076d2 <__kernel_rem_pio2+0x572>
 8007740:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007744:	f7f8 fda2 	bl	800028c <__adddf3>
 8007748:	3401      	adds	r4, #1
 800774a:	e7cd      	b.n	80076e8 <__kernel_rem_pio2+0x588>
 800774c:	e9da 8900 	ldrd	r8, r9, [sl]
 8007750:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007754:	9b00      	ldr	r3, [sp, #0]
 8007756:	3b01      	subs	r3, #1
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	4632      	mov	r2, r6
 800775c:	463b      	mov	r3, r7
 800775e:	4640      	mov	r0, r8
 8007760:	4649      	mov	r1, r9
 8007762:	f7f8 fd93 	bl	800028c <__adddf3>
 8007766:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800776a:	4602      	mov	r2, r0
 800776c:	460b      	mov	r3, r1
 800776e:	4640      	mov	r0, r8
 8007770:	4649      	mov	r1, r9
 8007772:	f7f8 fd89 	bl	8000288 <__aeabi_dsub>
 8007776:	4632      	mov	r2, r6
 8007778:	463b      	mov	r3, r7
 800777a:	f7f8 fd87 	bl	800028c <__adddf3>
 800777e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007782:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007786:	ed8a 7b00 	vstr	d7, [sl]
 800778a:	e770      	b.n	800766e <__kernel_rem_pio2+0x50e>
 800778c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007790:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8007794:	4640      	mov	r0, r8
 8007796:	4632      	mov	r2, r6
 8007798:	463b      	mov	r3, r7
 800779a:	4649      	mov	r1, r9
 800779c:	f7f8 fd76 	bl	800028c <__adddf3>
 80077a0:	e9cd 0100 	strd	r0, r1, [sp]
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4640      	mov	r0, r8
 80077aa:	4649      	mov	r1, r9
 80077ac:	f7f8 fd6c 	bl	8000288 <__aeabi_dsub>
 80077b0:	4632      	mov	r2, r6
 80077b2:	463b      	mov	r3, r7
 80077b4:	f7f8 fd6a 	bl	800028c <__adddf3>
 80077b8:	ed9d 7b00 	vldr	d7, [sp]
 80077bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80077c0:	ed84 7b00 	vstr	d7, [r4]
 80077c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077c8:	e757      	b.n	800767a <__kernel_rem_pio2+0x51a>
 80077ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80077ce:	f7f8 fd5d 	bl	800028c <__adddf3>
 80077d2:	3d01      	subs	r5, #1
 80077d4:	e75c      	b.n	8007690 <__kernel_rem_pio2+0x530>
 80077d6:	9b04      	ldr	r3, [sp, #16]
 80077d8:	9a04      	ldr	r2, [sp, #16]
 80077da:	601f      	str	r7, [r3, #0]
 80077dc:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80077e0:	605c      	str	r4, [r3, #4]
 80077e2:	609d      	str	r5, [r3, #8]
 80077e4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80077e8:	60d3      	str	r3, [r2, #12]
 80077ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077ee:	6110      	str	r0, [r2, #16]
 80077f0:	6153      	str	r3, [r2, #20]
 80077f2:	e727      	b.n	8007644 <__kernel_rem_pio2+0x4e4>
 80077f4:	41700000 	.word	0x41700000
 80077f8:	3e700000 	.word	0x3e700000
 80077fc:	00000000 	.word	0x00000000

08007800 <scalbn>:
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	ec55 4b10 	vmov	r4, r5, d0
 8007806:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800780a:	4606      	mov	r6, r0
 800780c:	462b      	mov	r3, r5
 800780e:	b999      	cbnz	r1, 8007838 <scalbn+0x38>
 8007810:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007814:	4323      	orrs	r3, r4
 8007816:	d03f      	beq.n	8007898 <scalbn+0x98>
 8007818:	4b35      	ldr	r3, [pc, #212]	; (80078f0 <scalbn+0xf0>)
 800781a:	4629      	mov	r1, r5
 800781c:	ee10 0a10 	vmov	r0, s0
 8007820:	2200      	movs	r2, #0
 8007822:	f7f8 fee9 	bl	80005f8 <__aeabi_dmul>
 8007826:	4b33      	ldr	r3, [pc, #204]	; (80078f4 <scalbn+0xf4>)
 8007828:	429e      	cmp	r6, r3
 800782a:	4604      	mov	r4, r0
 800782c:	460d      	mov	r5, r1
 800782e:	da10      	bge.n	8007852 <scalbn+0x52>
 8007830:	a327      	add	r3, pc, #156	; (adr r3, 80078d0 <scalbn+0xd0>)
 8007832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007836:	e01f      	b.n	8007878 <scalbn+0x78>
 8007838:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800783c:	4291      	cmp	r1, r2
 800783e:	d10c      	bne.n	800785a <scalbn+0x5a>
 8007840:	ee10 2a10 	vmov	r2, s0
 8007844:	4620      	mov	r0, r4
 8007846:	4629      	mov	r1, r5
 8007848:	f7f8 fd20 	bl	800028c <__adddf3>
 800784c:	4604      	mov	r4, r0
 800784e:	460d      	mov	r5, r1
 8007850:	e022      	b.n	8007898 <scalbn+0x98>
 8007852:	460b      	mov	r3, r1
 8007854:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007858:	3936      	subs	r1, #54	; 0x36
 800785a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800785e:	4296      	cmp	r6, r2
 8007860:	dd0d      	ble.n	800787e <scalbn+0x7e>
 8007862:	2d00      	cmp	r5, #0
 8007864:	a11c      	add	r1, pc, #112	; (adr r1, 80078d8 <scalbn+0xd8>)
 8007866:	e9d1 0100 	ldrd	r0, r1, [r1]
 800786a:	da02      	bge.n	8007872 <scalbn+0x72>
 800786c:	a11c      	add	r1, pc, #112	; (adr r1, 80078e0 <scalbn+0xe0>)
 800786e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007872:	a319      	add	r3, pc, #100	; (adr r3, 80078d8 <scalbn+0xd8>)
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	f7f8 febe 	bl	80005f8 <__aeabi_dmul>
 800787c:	e7e6      	b.n	800784c <scalbn+0x4c>
 800787e:	1872      	adds	r2, r6, r1
 8007880:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007884:	428a      	cmp	r2, r1
 8007886:	dcec      	bgt.n	8007862 <scalbn+0x62>
 8007888:	2a00      	cmp	r2, #0
 800788a:	dd08      	ble.n	800789e <scalbn+0x9e>
 800788c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007890:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007894:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007898:	ec45 4b10 	vmov	d0, r4, r5
 800789c:	bd70      	pop	{r4, r5, r6, pc}
 800789e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80078a2:	da08      	bge.n	80078b6 <scalbn+0xb6>
 80078a4:	2d00      	cmp	r5, #0
 80078a6:	a10a      	add	r1, pc, #40	; (adr r1, 80078d0 <scalbn+0xd0>)
 80078a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078ac:	dac0      	bge.n	8007830 <scalbn+0x30>
 80078ae:	a10e      	add	r1, pc, #56	; (adr r1, 80078e8 <scalbn+0xe8>)
 80078b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078b4:	e7bc      	b.n	8007830 <scalbn+0x30>
 80078b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80078ba:	3236      	adds	r2, #54	; 0x36
 80078bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80078c0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80078c4:	4620      	mov	r0, r4
 80078c6:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <scalbn+0xf8>)
 80078c8:	2200      	movs	r2, #0
 80078ca:	e7d5      	b.n	8007878 <scalbn+0x78>
 80078cc:	f3af 8000 	nop.w
 80078d0:	c2f8f359 	.word	0xc2f8f359
 80078d4:	01a56e1f 	.word	0x01a56e1f
 80078d8:	8800759c 	.word	0x8800759c
 80078dc:	7e37e43c 	.word	0x7e37e43c
 80078e0:	8800759c 	.word	0x8800759c
 80078e4:	fe37e43c 	.word	0xfe37e43c
 80078e8:	c2f8f359 	.word	0xc2f8f359
 80078ec:	81a56e1f 	.word	0x81a56e1f
 80078f0:	43500000 	.word	0x43500000
 80078f4:	ffff3cb0 	.word	0xffff3cb0
 80078f8:	3c900000 	.word	0x3c900000
 80078fc:	00000000 	.word	0x00000000

08007900 <floor>:
 8007900:	ec51 0b10 	vmov	r0, r1, d0
 8007904:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800790c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8007910:	2e13      	cmp	r6, #19
 8007912:	ee10 5a10 	vmov	r5, s0
 8007916:	ee10 8a10 	vmov	r8, s0
 800791a:	460c      	mov	r4, r1
 800791c:	dc31      	bgt.n	8007982 <floor+0x82>
 800791e:	2e00      	cmp	r6, #0
 8007920:	da14      	bge.n	800794c <floor+0x4c>
 8007922:	a333      	add	r3, pc, #204	; (adr r3, 80079f0 <floor+0xf0>)
 8007924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007928:	f7f8 fcb0 	bl	800028c <__adddf3>
 800792c:	2200      	movs	r2, #0
 800792e:	2300      	movs	r3, #0
 8007930:	f7f9 f8f2 	bl	8000b18 <__aeabi_dcmpgt>
 8007934:	b138      	cbz	r0, 8007946 <floor+0x46>
 8007936:	2c00      	cmp	r4, #0
 8007938:	da53      	bge.n	80079e2 <floor+0xe2>
 800793a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800793e:	4325      	orrs	r5, r4
 8007940:	d052      	beq.n	80079e8 <floor+0xe8>
 8007942:	4c2d      	ldr	r4, [pc, #180]	; (80079f8 <floor+0xf8>)
 8007944:	2500      	movs	r5, #0
 8007946:	4621      	mov	r1, r4
 8007948:	4628      	mov	r0, r5
 800794a:	e024      	b.n	8007996 <floor+0x96>
 800794c:	4f2b      	ldr	r7, [pc, #172]	; (80079fc <floor+0xfc>)
 800794e:	4137      	asrs	r7, r6
 8007950:	ea01 0307 	and.w	r3, r1, r7
 8007954:	4303      	orrs	r3, r0
 8007956:	d01e      	beq.n	8007996 <floor+0x96>
 8007958:	a325      	add	r3, pc, #148	; (adr r3, 80079f0 <floor+0xf0>)
 800795a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795e:	f7f8 fc95 	bl	800028c <__adddf3>
 8007962:	2200      	movs	r2, #0
 8007964:	2300      	movs	r3, #0
 8007966:	f7f9 f8d7 	bl	8000b18 <__aeabi_dcmpgt>
 800796a:	2800      	cmp	r0, #0
 800796c:	d0eb      	beq.n	8007946 <floor+0x46>
 800796e:	2c00      	cmp	r4, #0
 8007970:	bfbe      	ittt	lt
 8007972:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007976:	4133      	asrlt	r3, r6
 8007978:	18e4      	addlt	r4, r4, r3
 800797a:	ea24 0407 	bic.w	r4, r4, r7
 800797e:	2500      	movs	r5, #0
 8007980:	e7e1      	b.n	8007946 <floor+0x46>
 8007982:	2e33      	cmp	r6, #51	; 0x33
 8007984:	dd0b      	ble.n	800799e <floor+0x9e>
 8007986:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800798a:	d104      	bne.n	8007996 <floor+0x96>
 800798c:	ee10 2a10 	vmov	r2, s0
 8007990:	460b      	mov	r3, r1
 8007992:	f7f8 fc7b 	bl	800028c <__adddf3>
 8007996:	ec41 0b10 	vmov	d0, r0, r1
 800799a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800799e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 80079a2:	f04f 37ff 	mov.w	r7, #4294967295
 80079a6:	40df      	lsrs	r7, r3
 80079a8:	4238      	tst	r0, r7
 80079aa:	d0f4      	beq.n	8007996 <floor+0x96>
 80079ac:	a310      	add	r3, pc, #64	; (adr r3, 80079f0 <floor+0xf0>)
 80079ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b2:	f7f8 fc6b 	bl	800028c <__adddf3>
 80079b6:	2200      	movs	r2, #0
 80079b8:	2300      	movs	r3, #0
 80079ba:	f7f9 f8ad 	bl	8000b18 <__aeabi_dcmpgt>
 80079be:	2800      	cmp	r0, #0
 80079c0:	d0c1      	beq.n	8007946 <floor+0x46>
 80079c2:	2c00      	cmp	r4, #0
 80079c4:	da0a      	bge.n	80079dc <floor+0xdc>
 80079c6:	2e14      	cmp	r6, #20
 80079c8:	d101      	bne.n	80079ce <floor+0xce>
 80079ca:	3401      	adds	r4, #1
 80079cc:	e006      	b.n	80079dc <floor+0xdc>
 80079ce:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80079d2:	2301      	movs	r3, #1
 80079d4:	40b3      	lsls	r3, r6
 80079d6:	441d      	add	r5, r3
 80079d8:	45a8      	cmp	r8, r5
 80079da:	d8f6      	bhi.n	80079ca <floor+0xca>
 80079dc:	ea25 0507 	bic.w	r5, r5, r7
 80079e0:	e7b1      	b.n	8007946 <floor+0x46>
 80079e2:	2500      	movs	r5, #0
 80079e4:	462c      	mov	r4, r5
 80079e6:	e7ae      	b.n	8007946 <floor+0x46>
 80079e8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80079ec:	e7ab      	b.n	8007946 <floor+0x46>
 80079ee:	bf00      	nop
 80079f0:	8800759c 	.word	0x8800759c
 80079f4:	7e37e43c 	.word	0x7e37e43c
 80079f8:	bff00000 	.word	0xbff00000
 80079fc:	000fffff 	.word	0x000fffff

08007a00 <_init>:
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a02:	bf00      	nop
 8007a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a06:	bc08      	pop	{r3}
 8007a08:	469e      	mov	lr, r3
 8007a0a:	4770      	bx	lr

08007a0c <_fini>:
 8007a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a0e:	bf00      	nop
 8007a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a12:	bc08      	pop	{r3}
 8007a14:	469e      	mov	lr, r3
 8007a16:	4770      	bx	lr
