
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056560                       # Number of seconds simulated (Second)
simTicks                                  56559923500                       # Number of ticks simulated (Tick)
finalTick                                 56559923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     96.23                       # Real time elapsed on the host (Second)
hostTickRate                                587737570                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     539004                       # Number of bytes of host memory used (Byte)
simInsts                                     16954584                       # Number of instructions simulated (Count)
simOps                                       33769767                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   176182                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     350915                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        113119847                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               6.671583                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.149889                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             16955474                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               33770738                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  6.671583                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.149889                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             867125                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          32910793                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6417023                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2150129                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       254384      0.75%      0.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     22680555     67.16%     67.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       262433      0.78%     68.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1789889      5.30%     73.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         2651      0.01%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          988      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        32482      0.10%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           36      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        30858      0.09%     74.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       148665      0.44%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          527      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           56      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           16      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           42      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6145679     18.20%     92.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1908661      5.65%     98.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       271344      0.80%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       241468      0.72%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     33770738                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1992080                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1726989                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       265002                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1421281                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       570710                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       173722                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       173713                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        8304979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8304979                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8304979                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8304979                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       259286                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          259286                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       259286                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         259286                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12329257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12329257500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12329257500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12329257500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8564265                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8564265                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8564265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8564265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47550.802974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47550.802974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47550.802974                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47550.802974                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       103021                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            103021                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       259286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       259286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       259286                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       259286                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  12199614500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12199614500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  12199614500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12199614500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.030275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.030275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.030275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.030275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47050.802974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47050.802974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47050.802974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47050.802974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 237066                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         4195                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         4195                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data           14                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total           14                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       608500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       608500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         4209                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         4209                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.003326                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.003326                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 43464.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 43464.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data           14                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total           14                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data     13747500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     13747500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.003326                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.003326                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 981964.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 981964.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         4209                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         4209                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         4209                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         4209                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6215688                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6215688                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       201215                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        201215                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9776333500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9776333500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6416903                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6416903                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031357                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48586.504485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48586.504485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       201215                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       201215                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   9675726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   9675726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48086.504485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48086.504485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2089291                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2089291                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        58071                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        58071                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2552924000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2552924000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2147362                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2147362                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.027043                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.027043                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43962.115342                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43962.115342                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        58071                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        58071                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2523888500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2523888500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.027043                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.027043                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43462.115342                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43462.115342                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.compressor.compressions       259300                       # Total number of compressions (Count)
system.cpu.dcache.compressor.failedCompressions       135472                       # Total number of failed compressions (Count)
system.cpu.dcache.compressor.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.cpu.dcache.compressor.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.cpu.dcache.compressor.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.cpu.dcache.compressor.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.cpu.dcache.compressor.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.cpu.dcache.compressor.compressionSize::16        38852                       # Number of blocks that compressed to fit in 16 bits (Count)
system.cpu.dcache.compressor.compressionSize::32         5624                       # Number of blocks that compressed to fit in 32 bits (Count)
system.cpu.dcache.compressor.compressionSize::64        22648                       # Number of blocks that compressed to fit in 64 bits (Count)
system.cpu.dcache.compressor.compressionSize::128        11151                       # Number of blocks that compressed to fit in 128 bits (Count)
system.cpu.dcache.compressor.compressionSize::256        45553                       # Number of blocks that compressed to fit in 256 bits (Count)
system.cpu.dcache.compressor.compressionSize::512       135472                       # Number of blocks that compressed to fit in 512 bits (Count)
system.cpu.dcache.compressor.compressionSizeBits     80966033                       # Total compressed data size (Bit)
system.cpu.dcache.compressor.avgCompressionSizeBits   312.248488                       # Average compression size ((Bit/Count))
system.cpu.dcache.compressor.decompressions      2102491                       # Total number of decompressions (Count)
system.cpu.dcache.compressor.patterns::ZERO_RUN      1826973                       # Number of data entries that match pattern ZERO_RUN (Count)
system.cpu.dcache.compressor.patterns::SignExtended4Bits       137768                       # Number of data entries that match pattern SignExtended4Bits (Count)
system.cpu.dcache.compressor.patterns::SignExtended1Byte       214534                       # Number of data entries that match pattern SignExtended1Byte (Count)
system.cpu.dcache.compressor.patterns::SignExtendedHalfword       881833                       # Number of data entries that match pattern SignExtendedHalfword (Count)
system.cpu.dcache.compressor.patterns::ZeroPaddedHalfword        10194                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
system.cpu.dcache.compressor.patterns::SignExtendedTwoHalfwords         9912                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
system.cpu.dcache.compressor.patterns::RepBytes          495                       # Number of data entries that match pattern RepBytes (Count)
system.cpu.dcache.compressor.patterns::Uncompressed      1067091                       # Number of data entries that match pattern Uncompressed (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.987033                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8572683                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             259300                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              33.060868                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    73.507381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.574276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.574276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           76                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.593750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           17404666                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          34550032                       # Number of data accesses (Count)
system.cpu.dcache.tags.evictionsReplacement::0        22234                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::1       214908                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.cpu.dcache.tags.evictionsReplacement::2        22158                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       347435                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 113119846.998000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8567152                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       867125                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        1175491                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        595634                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     32910793                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      54706532                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     30456096                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           8567152                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     12060027                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              16955474                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                33770738                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.149889                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1992080                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.017610                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       21286312                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          21286312                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      21286312                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         21286312                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       444282                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          444282                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       444282                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         444282                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  23664617500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  23664617500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  23664617500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  23664617500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     21730594                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      21730594                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     21730594                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     21730594                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.020445                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.020445                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.020445                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.020445                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 53264.857680                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 53264.857680                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 53264.857680                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 53264.857680                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst       444282                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       444282                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       444282                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       444282                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  23442476500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  23442476500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  23442476500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  23442476500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.020445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.020445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.020445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.020445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 52764.857680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 52764.857680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 52764.857680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 52764.857680                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 444218                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     21286312                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        21286312                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       444282                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        444282                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  23664617500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  23664617500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     21730594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     21730594                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.020445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.020445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 53264.857680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 53264.857680                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       444282                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       444282                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  23442476500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  23442476500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.020445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.020445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 52764.857680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 52764.857680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.994727                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             21730594                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             444282                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              48.911714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               71500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.994727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           87366658                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          87366658                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 6421212                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2152134                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5705                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1183                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                21730693                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       341                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   308                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     60413.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    444282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    190275.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000791496750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3717                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3717                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1381558                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               56708                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       703582                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      103021                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     703582                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    103021                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   69025                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  42608                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 703582                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                103021                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   634171                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      386                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     394                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     438                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3707                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3716                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3721                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3721                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4371                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3843                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3828                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3785                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3717                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      170.674469                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     104.972953                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     165.979620                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63            1066     28.68%     28.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127           882     23.73%     52.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191          650     17.49%     69.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255          358      9.63%     79.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319          175      4.71%     84.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383          133      3.58%     87.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447          129      3.47%     91.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511          102      2.74%     94.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575           86      2.31%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::576-639           61      1.64%     97.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-703           34      0.91%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::704-767           20      0.54%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-831           13      0.35%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            1      0.03%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-959            4      0.11%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1088-1151            1      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1343            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1599            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3717                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3717                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.244821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.231228                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.688443                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3279     88.22%     88.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                28      0.75%     88.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               350      9.42%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                59      1.59%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3717                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  4417600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 45029248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               6593344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               796133467.18900704                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               116572717.78311370                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56559870500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       70121.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     28434048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     12177600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3864448                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 502724300.891248583794                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 215304393.047844201326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 68324844.887741059065                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       444282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       259300                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       103021                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  12000010705                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   6233072310                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1404341787715                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27009.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24038.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  13631607.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     28434048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     16595200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        45029248                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     28434048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     28434048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      6593344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      6593344                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        444282                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        259300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           703582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       103021                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          103021                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       502724301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       293409166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          796133467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    502724301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      502724301                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    116572718                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         116572718                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    116572718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      502724301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      293409166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         912706185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                634557                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                60382                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         97596                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        107425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         25279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          7389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          7525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         27842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         38383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         51618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         18723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         8697                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        44550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        54177                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        51392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        41783                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        46317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3010                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          5752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3670                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               6335139265                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3172785000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         18233083015                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9983.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28733.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               424693                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               48407                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             66.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            80.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       221837                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   200.488539                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   134.570996                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   219.901792                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       100809     45.44%     45.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        64385     29.02%     74.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        23924     10.78%     85.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        11028      4.97%     90.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7411      3.34%     93.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2390      1.08%     94.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3158      1.42%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3243      1.46%     97.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         5489      2.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       221837                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           40611648                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3864448                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               718.028694                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                68.324845                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        641786040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        341109780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2265522000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      151296480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4464744960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  24861815400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    782745120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    33509019780                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    592.451646                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1825969465                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1888640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  52845314035                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        942144420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        500761635                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2265214980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      163897560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4464744960.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  24873442260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    772954080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    33983159895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    600.834616                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1788351910                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1888640000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  52882931590                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              645497                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        103021                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            600421                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              58085                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             58085                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         645497                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port       777824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       777824                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port      1332782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total      1332782                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2110606                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     23188544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     23188544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port     28434048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total     28434048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 51622592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             703582                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   703582    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               703582                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56559923500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           939423290                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          685861190                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1210435295                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1407024                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       703442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
