

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Thu Jun 13 16:55:50 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2B8all3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   89|   57|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   56|   88|  7 ~ 11  |          -|          -|      8|    no    |
        | + loop2  |    3|    7|         4|          1|          1| 0 ~ 4 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    262|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    270|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     78|
|Register         |        0|      -|     789|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     789|    674|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |smvm_mux_832_32_1_1_U1  |smvm_mux_832_32_1_1  |        0|      0|  0|  45|
    |smvm_mux_832_32_1_1_U2  |smvm_mux_832_32_1_1  |        0|      0|  0|  45|
    |smvm_mux_832_32_1_1_U4  |smvm_mux_832_32_1_1  |        0|      0|  0|  45|
    |smvm_mux_832_32_1_1_U5  |smvm_mux_832_32_1_1  |        0|      0|  0|  45|
    |smvm_mux_83_32_1_1_U3   |smvm_mux_83_32_1_1   |        0|      0|  0|  45|
    |smvm_mux_83_32_1_1_U6   |smvm_mux_83_32_1_1   |        0|      0|  0|  45|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|      0|  0| 270|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_885_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_s_fu_881_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_643_p2                 |     +    |      0|  0|  13|           4|           1|
    |k_1_1_fu_745_p2               |     +    |      0|  0|  39|           2|          32|
    |k_1_fu_698_p2                 |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_894_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_889_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_637_p2            |   icmp   |      0|  0|  11|           4|           5|
    |tmp_3_1_fu_704_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_659_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran7to8_state4  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |newIndex_trunc_fu_719_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 262|         206|         267|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_reg_594                |   9|          2|    4|          8|
    |k1_reg_605               |   9|          2|   32|         64|
    |ytmp_lcssa_reg_626       |   9|          2|   32|         64|
    |ytmp_reg_614             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|  102|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |arrayNo1_reg_937         |  31|   0|   31|          0|
    |arrayNo_reg_1074         |  31|   0|   31|          0|
    |i_1_reg_902              |   4|   0|    4|          0|
    |i_reg_594                |   4|   0|    4|          0|
    |k1_reg_605               |  32|   0|   32|          0|
    |rowPtr_load_reg_927      |  32|   0|   32|          0|
    |tmp_10_reg_1179          |  32|   0|   32|          0|
    |tmp_3_1_reg_1070         |   1|   0|    1|          0|
    |tmp_3_reg_933            |   1|   0|    1|          0|
    |tmp_5_reg_1164           |  32|   0|   32|          0|
    |tmp_6_1_reg_1189         |  32|   0|   32|          0|
    |tmp_7_reg_1169           |  32|   0|   32|          0|
    |tmp_8_reg_1174           |  32|   0|   32|          0|
    |tmp_reg_907              |   4|   0|   64|         60|
    |tmp_s_reg_1184           |  32|   0|   32|          0|
    |x_0_read_reg_1022        |  32|   0|   32|          0|
    |x_1_read_reg_1028        |  32|   0|   32|          0|
    |x_2_read_reg_1034        |  32|   0|   32|          0|
    |x_3_read_reg_1040        |  32|   0|   32|          0|
    |x_4_read_reg_1046        |  32|   0|   32|          0|
    |x_5_read_reg_1052        |  32|   0|   32|          0|
    |x_6_read_reg_1058        |  32|   0|   32|          0|
    |x_7_read_reg_1064        |  32|   0|   32|          0|
    |ytmp_lcssa_reg_626       |  32|   0|   32|          0|
    |ytmp_reg_614             |  32|   0|   32|          0|
    |tmp_3_1_reg_1070         |  64|  32|    1|          0|
    |tmp_3_reg_933            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 789|  64|  723|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      smvm     | return value |
|rowPtr_address0         | out |    4|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce0              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q0               |  in |   32|  ap_memory |     rowPtr    |     array    |
|rowPtr_address1         | out |    4|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce1              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q1               |  in |   32|  ap_memory |     rowPtr    |     array    |
|columnIndex_0_address0  | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce0       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q0        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_address1  | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce1       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q1        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_1_address0  | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce0       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q0        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_address1  | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce1       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q1        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|columnIndex_2_address0  | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_ce0       | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_q0        |  in |   32|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_address1  | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_ce1       | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_q1        |  in |   32|  ap_memory | columnIndex_2 |     array    |
|columnIndex_3_address0  | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_ce0       | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_q0        |  in |   32|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_address1  | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_ce1       | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_q1        |  in |   32|  ap_memory | columnIndex_3 |     array    |
|columnIndex_4_address0  | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_ce0       | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_q0        |  in |   32|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_address1  | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_ce1       | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_q1        |  in |   32|  ap_memory | columnIndex_4 |     array    |
|columnIndex_5_address0  | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_ce0       | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_q0        |  in |   32|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_address1  | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_ce1       | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_q1        |  in |   32|  ap_memory | columnIndex_5 |     array    |
|columnIndex_6_address0  | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_ce0       | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_q0        |  in |   32|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_address1  | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_ce1       | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_q1        |  in |   32|  ap_memory | columnIndex_6 |     array    |
|columnIndex_7_address0  | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_ce0       | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_q0        |  in |   32|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_address1  | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_ce1       | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_q1        |  in |   32|  ap_memory | columnIndex_7 |     array    |
|values_0_address0       | out |    1|  ap_memory |    values_0   |     array    |
|values_0_ce0            | out |    1|  ap_memory |    values_0   |     array    |
|values_0_q0             |  in |   32|  ap_memory |    values_0   |     array    |
|values_0_address1       | out |    1|  ap_memory |    values_0   |     array    |
|values_0_ce1            | out |    1|  ap_memory |    values_0   |     array    |
|values_0_q1             |  in |   32|  ap_memory |    values_0   |     array    |
|values_1_address0       | out |    1|  ap_memory |    values_1   |     array    |
|values_1_ce0            | out |    1|  ap_memory |    values_1   |     array    |
|values_1_q0             |  in |   32|  ap_memory |    values_1   |     array    |
|values_1_address1       | out |    1|  ap_memory |    values_1   |     array    |
|values_1_ce1            | out |    1|  ap_memory |    values_1   |     array    |
|values_1_q1             |  in |   32|  ap_memory |    values_1   |     array    |
|values_2_address0       | out |    1|  ap_memory |    values_2   |     array    |
|values_2_ce0            | out |    1|  ap_memory |    values_2   |     array    |
|values_2_q0             |  in |   32|  ap_memory |    values_2   |     array    |
|values_2_address1       | out |    1|  ap_memory |    values_2   |     array    |
|values_2_ce1            | out |    1|  ap_memory |    values_2   |     array    |
|values_2_q1             |  in |   32|  ap_memory |    values_2   |     array    |
|values_3_address0       | out |    1|  ap_memory |    values_3   |     array    |
|values_3_ce0            | out |    1|  ap_memory |    values_3   |     array    |
|values_3_q0             |  in |   32|  ap_memory |    values_3   |     array    |
|values_3_address1       | out |    1|  ap_memory |    values_3   |     array    |
|values_3_ce1            | out |    1|  ap_memory |    values_3   |     array    |
|values_3_q1             |  in |   32|  ap_memory |    values_3   |     array    |
|values_4_address0       | out |    1|  ap_memory |    values_4   |     array    |
|values_4_ce0            | out |    1|  ap_memory |    values_4   |     array    |
|values_4_q0             |  in |   32|  ap_memory |    values_4   |     array    |
|values_4_address1       | out |    1|  ap_memory |    values_4   |     array    |
|values_4_ce1            | out |    1|  ap_memory |    values_4   |     array    |
|values_4_q1             |  in |   32|  ap_memory |    values_4   |     array    |
|values_5_address0       | out |    1|  ap_memory |    values_5   |     array    |
|values_5_ce0            | out |    1|  ap_memory |    values_5   |     array    |
|values_5_q0             |  in |   32|  ap_memory |    values_5   |     array    |
|values_5_address1       | out |    1|  ap_memory |    values_5   |     array    |
|values_5_ce1            | out |    1|  ap_memory |    values_5   |     array    |
|values_5_q1             |  in |   32|  ap_memory |    values_5   |     array    |
|values_6_address0       | out |    1|  ap_memory |    values_6   |     array    |
|values_6_ce0            | out |    1|  ap_memory |    values_6   |     array    |
|values_6_q0             |  in |   32|  ap_memory |    values_6   |     array    |
|values_6_address1       | out |    1|  ap_memory |    values_6   |     array    |
|values_6_ce1            | out |    1|  ap_memory |    values_6   |     array    |
|values_6_q1             |  in |   32|  ap_memory |    values_6   |     array    |
|values_7_address0       | out |    1|  ap_memory |    values_7   |     array    |
|values_7_ce0            | out |    1|  ap_memory |    values_7   |     array    |
|values_7_q0             |  in |   32|  ap_memory |    values_7   |     array    |
|values_7_address1       | out |    1|  ap_memory |    values_7   |     array    |
|values_7_ce1            | out |    1|  ap_memory |    values_7   |     array    |
|values_7_q1             |  in |   32|  ap_memory |    values_7   |     array    |
|y_address0              | out |    3|  ap_memory |       y       |     array    |
|y_ce0                   | out |    1|  ap_memory |       y       |     array    |
|y_we0                   | out |    1|  ap_memory |       y       |     array    |
|y_d0                    | out |   32|  ap_memory |       y       |     array    |
|x_0                     |  in |   32|   ap_none  |      x_0      |    pointer   |
|x_1                     |  in |   32|   ap_none  |      x_1      |    pointer   |
|x_2                     |  in |   32|   ap_none  |      x_2      |    pointer   |
|x_3                     |  in |   32|   ap_none  |      x_3      |    pointer   |
|x_4                     |  in |   32|   ap_none  |      x_4      |    pointer   |
|x_5                     |  in |   32|   ap_none  |      x_5      |    pointer   |
|x_6                     |  in |   32|   ap_none  |      x_6      |    pointer   |
|x_7                     |  in |   32|   ap_none  |      x_7      |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

