
VMS semestralka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7e4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800b96c  0800b96c  0001b96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9e4  0800b9e4  0002017c  2**0
                  CONTENTS
  4 .ARM          00000000  0800b9e4  0800b9e4  0002017c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b9e4  0800b9e4  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e4  0800b9e4  0001b9e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9e8  0800b9e8  0001b9e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000017c  20000000  0800b9ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002017c  2**0
                  CONTENTS
 10 .bss          0000137c  2000017c  2000017c  0002017c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200014f8  200014f8  0002017c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015903  00000000  00000000  000201ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003610  00000000  00000000  00035af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001250  00000000  00000000  00039108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000df4  00000000  00000000  0003a358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000210f0  00000000  00000000  0003b14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018a0a  00000000  00000000  0005c23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bf92e  00000000  00000000  00074c46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004bbc  00000000  00000000  00134574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00139130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000017c 	.word	0x2000017c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b954 	.word	0x0800b954

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000180 	.word	0x20000180
 80001c4:	0800b954 	.word	0x0800b954

080001c8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	if (htim == &htim17)
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	4a0a      	ldr	r2, [pc, #40]	; (80001fc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80001d4:	4293      	cmp	r3, r2
 80001d6:	d104      	bne.n	80001e2 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		HAL_GPIO_TogglePin(LD10_GPIO_Port, LD10_Pin);
 80001d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001dc:	4808      	ldr	r0, [pc, #32]	; (8000200 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80001de:	f002 fd0d 	bl	8002bfc <HAL_GPIO_TogglePin>
	}
	if (htim == &htim16)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	4a07      	ldr	r2, [pc, #28]	; (8000204 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80001e6:	4293      	cmp	r3, r2
 80001e8:	d104      	bne.n	80001f4 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		HAL_GPIO_TogglePin(LD9_GPIO_Port, LD9_Pin);
 80001ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001ee:	4804      	ldr	r0, [pc, #16]	; (8000200 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80001f0:	f002 fd04 	bl	8002bfc <HAL_GPIO_TogglePin>
	}
}
 80001f4:	bf00      	nop
 80001f6:	3708      	adds	r7, #8
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	200002d0 	.word	0x200002d0
 8000200:	48001000 	.word	0x48001000
 8000204:	20000284 	.word	0x20000284

08000208 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	4a06      	ldr	r2, [pc, #24]	; (800022c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000214:	4293      	cmp	r3, r2
 8000216:	d104      	bne.n	8000222 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
	{
		HAL_GPIO_TogglePin(LD8_GPIO_Port, LD8_Pin);
 8000218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800021c:	4804      	ldr	r0, [pc, #16]	; (8000230 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 800021e:	f002 fced 	bl	8002bfc <HAL_GPIO_TogglePin>
	}
}
 8000222:	bf00      	nop
 8000224:	3708      	adds	r7, #8
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	20000238 	.word	0x20000238
 8000230:	48001000 	.word	0x48001000

08000234 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800023a:	f000 fc9f 	bl	8000b7c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800023e:	f000 f84f 	bl	80002e0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000242:	f000 fa63 	bl	800070c <MX_GPIO_Init>
	MX_ADC1_Init();
 8000246:	f000 f8af 	bl	80003a8 <MX_ADC1_Init>
	MX_ADC3_Init();
 800024a:	f000 f91d 	bl	8000488 <MX_ADC3_Init>
	MX_TIM17_Init();
 800024e:	f000 fa35 	bl	80006bc <MX_TIM17_Init>
	MX_USB_DEVICE_Init();
 8000252:	f00a feaf 	bl	800afb4 <MX_USB_DEVICE_Init>
	MX_TIM16_Init();
 8000256:	f000 fa09 	bl	800066c <MX_TIM16_Init>
	MX_TIM2_Init();
 800025a:	f000 f985 	bl	8000568 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_2,500);
 800025e:	4b1b      	ldr	r3, [pc, #108]	; (80002cc <main+0x98>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000266:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_4,250);
 8000268:	4b18      	ldr	r3, [pc, #96]	; (80002cc <main+0x98>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	22fa      	movs	r2, #250	; 0xfa
 800026e:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_Base_Start_IT(&htim17);
 8000270:	4817      	ldr	r0, [pc, #92]	; (80002d0 <main+0x9c>)
 8000272:	f005 fde3 	bl	8005e3c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);
 8000276:	4817      	ldr	r0, [pc, #92]	; (80002d4 <main+0xa0>)
 8000278:	f005 fde0 	bl	8005e3c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_2);
 800027c:	2104      	movs	r1, #4
 800027e:	4813      	ldr	r0, [pc, #76]	; (80002cc <main+0x98>)
 8000280:	f005 fea8 	bl	8005fd4 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_4);
 8000284:	210c      	movs	r1, #12
 8000286:	4811      	ldr	r0, [pc, #68]	; (80002cc <main+0x98>)
 8000288:	f005 fea4 	bl	8005fd4 <HAL_TIM_PWM_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_StatusTypeDef s=HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800028c:	2100      	movs	r1, #0
 800028e:	4812      	ldr	r0, [pc, #72]	; (80002d8 <main+0xa4>)
 8000290:	f001 fc1a 	bl	8001ac8 <HAL_ADCEx_Calibration_Start>
 8000294:	4603      	mov	r3, r0
 8000296:	71fb      	strb	r3, [r7, #7]

	uint8_t min=230;
 8000298:	23e6      	movs	r3, #230	; 0xe6
 800029a:	71bb      	strb	r3, [r7, #6]
	uint8_t max=252;
 800029c:	23fc      	movs	r3, #252	; 0xfc
 800029e:	717b      	strb	r3, [r7, #5]
	while (1)
	{
		//ADC
		HAL_ADC_Start(&hadc1);
 80002a0:	480d      	ldr	r0, [pc, #52]	; (80002d8 <main+0xa4>)
 80002a2:	f000 fecf 	bl	8001044 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 80002a6:	210a      	movs	r1, #10
 80002a8:	480b      	ldr	r0, [pc, #44]	; (80002d8 <main+0xa4>)
 80002aa:	f001 f817 	bl	80012dc <HAL_ADC_PollForConversion>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d106      	bne.n	80002c2 <main+0x8e>
		{
			adc_hod = HAL_ADC_GetValue(&hadc1);
 80002b4:	4808      	ldr	r0, [pc, #32]	; (80002d8 <main+0xa4>)
 80002b6:	f001 f913 	bl	80014e0 <HAL_ADC_GetValue>
 80002ba:	4603      	mov	r3, r0
 80002bc:	b2da      	uxtb	r2, r3
 80002be:	4b07      	ldr	r3, [pc, #28]	; (80002dc <main+0xa8>)
 80002c0:	701a      	strb	r2, [r3, #0]
		}
		HAL_ADC_Stop(&hadc1);
 80002c2:	4805      	ldr	r0, [pc, #20]	; (80002d8 <main+0xa4>)
 80002c4:	f000 ffd4 	bl	8001270 <HAL_ADC_Stop>
		HAL_ADC_Start(&hadc1);
 80002c8:	e7ea      	b.n	80002a0 <main+0x6c>
 80002ca:	bf00      	nop
 80002cc:	20000238 	.word	0x20000238
 80002d0:	200002d0 	.word	0x200002d0
 80002d4:	20000284 	.word	0x20000284
 80002d8:	20000198 	.word	0x20000198
 80002dc:	2000031c 	.word	0x2000031c

080002e0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b09e      	sub	sp, #120	; 0x78
 80002e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80002e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80002ea:	2228      	movs	r2, #40	; 0x28
 80002ec:	2100      	movs	r1, #0
 80002ee:	4618      	mov	r0, r3
 80002f0:	f00b fb04 	bl	800b8fc <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80002f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002f8:	2200      	movs	r2, #0
 80002fa:	601a      	str	r2, [r3, #0]
 80002fc:	605a      	str	r2, [r3, #4]
 80002fe:	609a      	str	r2, [r3, #8]
 8000300:	60da      	str	r2, [r3, #12]
 8000302:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8000304:	463b      	mov	r3, r7
 8000306:	223c      	movs	r2, #60	; 0x3c
 8000308:	2100      	movs	r1, #0
 800030a:	4618      	mov	r0, r3
 800030c:	f00b faf6 	bl	800b8fc <memset>
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000310:	2301      	movs	r3, #1
 8000312:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000314:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000318:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800031a:	2300      	movs	r3, #0
 800031c:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031e:	2301      	movs	r3, #1
 8000320:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000322:	2302      	movs	r3, #2
 8000324:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800032a:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800032c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000330:	677b      	str	r3, [r7, #116]	; 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000332:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000336:	4618      	mov	r0, r3
 8000338:	f004 f954 	bl	80045e4 <HAL_RCC_OscConfig>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8000342:	f000 fa55 	bl	80007f0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000346:	230f      	movs	r3, #15
 8000348:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800034a:	2302      	movs	r3, #2
 800034c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000356:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000358:	2300      	movs	r3, #0
 800035a:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800035c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000360:	2101      	movs	r1, #1
 8000362:	4618      	mov	r0, r3
 8000364:	f005 f97c 	bl	8005660 <HAL_RCC_ClockConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x92>
	{
		Error_Handler();
 800036e:	f000 fa3f 	bl	80007f0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC12
 8000372:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <SystemClock_Config+0xc4>)
 8000374:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_ADC34;
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800037a:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800037c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000380:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000382:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000386:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000388:	463b      	mov	r3, r7
 800038a:	4618      	mov	r0, r3
 800038c:	f005 fb4e 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0xba>
	{
		Error_Handler();
 8000396:	f000 fa2b 	bl	80007f0 <Error_Handler>
	}
}
 800039a:	bf00      	nop
 800039c:	3778      	adds	r7, #120	; 0x78
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	00020180 	.word	0x00020180

080003a8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b08a      	sub	sp, #40	; 0x28
 80003ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode =
 80003ae:	f107 031c 	add.w	r3, r7, #28
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
	{ 0 };
	ADC_ChannelConfTypeDef sConfig =
 80003ba:	1d3b      	adds	r3, r7, #4
 80003bc:	2200      	movs	r2, #0
 80003be:	601a      	str	r2, [r3, #0]
 80003c0:	605a      	str	r2, [r3, #4]
 80003c2:	609a      	str	r2, [r3, #8]
 80003c4:	60da      	str	r2, [r3, #12]
 80003c6:	611a      	str	r2, [r3, #16]
 80003c8:	615a      	str	r2, [r3, #20]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 80003ca:	4b2e      	ldr	r3, [pc, #184]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80003d0:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003d2:	4b2c      	ldr	r3, [pc, #176]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80003d8:	4b2a      	ldr	r3, [pc, #168]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003da:	2210      	movs	r2, #16
 80003dc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003de:	4b29      	ldr	r3, [pc, #164]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80003e4:	4b27      	ldr	r3, [pc, #156]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	765a      	strb	r2, [r3, #25]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003ea:	4b26      	ldr	r3, [pc, #152]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003f2:	4b24      	ldr	r3, [pc, #144]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003f8:	4b22      	ldr	r3, [pc, #136]	; (8000484 <MX_ADC1_Init+0xdc>)
 80003fa:	2201      	movs	r2, #1
 80003fc:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003fe:	4b21      	ldr	r3, [pc, #132]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8000404:	4b1f      	ldr	r3, [pc, #124]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000406:	2201      	movs	r2, #1
 8000408:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800040a:	4b1e      	ldr	r3, [pc, #120]	; (8000484 <MX_ADC1_Init+0xdc>)
 800040c:	2200      	movs	r2, #0
 800040e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000412:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000414:	2204      	movs	r2, #4
 8000416:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000418:	4b1a      	ldr	r3, [pc, #104]	; (8000484 <MX_ADC1_Init+0xdc>)
 800041a:	2200      	movs	r2, #0
 800041c:	761a      	strb	r2, [r3, #24]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800041e:	4b19      	ldr	r3, [pc, #100]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000420:	2200      	movs	r2, #0
 8000422:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000424:	4817      	ldr	r0, [pc, #92]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000426:	f000 fc2d 	bl	8000c84 <HAL_ADC_Init>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <MX_ADC1_Init+0x8c>
	{
		Error_Handler();
 8000430:	f000 f9de 	bl	80007f0 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000434:	2300      	movs	r3, #0
 8000436:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000438:	f107 031c 	add.w	r3, r7, #28
 800043c:	4619      	mov	r1, r3
 800043e:	4811      	ldr	r0, [pc, #68]	; (8000484 <MX_ADC1_Init+0xdc>)
 8000440:	f001 fec6 	bl	80021d0 <HAL_ADCEx_MultiModeConfigChannel>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <MX_ADC1_Init+0xa6>
	{
		Error_Handler();
 800044a:	f000 f9d1 	bl	80007f0 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 800044e:	2302      	movs	r3, #2
 8000450:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000452:	2301      	movs	r3, #1
 8000454:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	2300      	movs	r3, #0
 8000458:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800045a:	2300      	movs	r3, #0
 800045c:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045e:	2300      	movs	r3, #0
 8000460:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000462:	2300      	movs	r3, #0
 8000464:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	4619      	mov	r1, r3
 800046a:	4806      	ldr	r0, [pc, #24]	; (8000484 <MX_ADC1_Init+0xdc>)
 800046c:	f001 fbc6 	bl	8001bfc <HAL_ADC_ConfigChannel>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_ADC1_Init+0xd2>
	{
		Error_Handler();
 8000476:	f000 f9bb 	bl	80007f0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800047a:	bf00      	nop
 800047c:	3728      	adds	r7, #40	; 0x28
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
 8000482:	bf00      	nop
 8000484:	20000198 	.word	0x20000198

08000488 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b08a      	sub	sp, #40	; 0x28
 800048c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_MultiModeTypeDef multimode =
 800048e:	f107 031c 	add.w	r3, r7, #28
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
	{ 0 };
	ADC_ChannelConfTypeDef sConfig =
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2200      	movs	r2, #0
 800049e:	601a      	str	r2, [r3, #0]
 80004a0:	605a      	str	r2, [r3, #4]
 80004a2:	609a      	str	r2, [r3, #8]
 80004a4:	60da      	str	r2, [r3, #12]
 80004a6:	611a      	str	r2, [r3, #16]
 80004a8:	615a      	str	r2, [r3, #20]

	/* USER CODE END ADC3_Init 1 */

	/** Common config
	 */
	hadc3.Instance = ADC3;
 80004aa:	4b2d      	ldr	r3, [pc, #180]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004ac:	4a2d      	ldr	r2, [pc, #180]	; (8000564 <MX_ADC3_Init+0xdc>)
 80004ae:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004b0:	4b2b      	ldr	r3, [pc, #172]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80004b6:	4b2a      	ldr	r3, [pc, #168]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004bc:	4b28      	ldr	r3, [pc, #160]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004be:	2200      	movs	r2, #0
 80004c0:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 80004c2:	4b27      	ldr	r3, [pc, #156]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	765a      	strb	r2, [r3, #25]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 80004c8:	4b25      	ldr	r3, [pc, #148]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004d0:	4b23      	ldr	r3, [pc, #140]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004d6:	4b22      	ldr	r3, [pc, #136]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004d8:	2201      	movs	r2, #1
 80004da:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004dc:	4b20      	ldr	r3, [pc, #128]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004de:	2200      	movs	r2, #0
 80004e0:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 80004e2:	4b1f      	ldr	r3, [pc, #124]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004e4:	2201      	movs	r2, #1
 80004e6:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 80004e8:	4b1d      	ldr	r3, [pc, #116]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004f0:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004f2:	2204      	movs	r2, #4
 80004f4:	615a      	str	r2, [r3, #20]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 80004f6:	4b1a      	ldr	r3, [pc, #104]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	761a      	strb	r2, [r3, #24]
	hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80004fc:	4b18      	ldr	r3, [pc, #96]	; (8000560 <MX_ADC3_Init+0xd8>)
 80004fe:	2200      	movs	r2, #0
 8000500:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000502:	4817      	ldr	r0, [pc, #92]	; (8000560 <MX_ADC3_Init+0xd8>)
 8000504:	f000 fbbe 	bl	8000c84 <HAL_ADC_Init>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <MX_ADC3_Init+0x8a>
	{
		Error_Handler();
 800050e:	f000 f96f 	bl	80007f0 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000512:	2300      	movs	r3, #0
 8000514:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000516:	f107 031c 	add.w	r3, r7, #28
 800051a:	4619      	mov	r1, r3
 800051c:	4810      	ldr	r0, [pc, #64]	; (8000560 <MX_ADC3_Init+0xd8>)
 800051e:	f001 fe57 	bl	80021d0 <HAL_ADCEx_MultiModeConfigChannel>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_ADC3_Init+0xa4>
	{
		Error_Handler();
 8000528:	f000 f962 	bl	80007f0 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800052c:	2301      	movs	r3, #1
 800052e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000530:	2301      	movs	r3, #1
 8000532:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000534:	2300      	movs	r3, #0
 8000536:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000538:	2300      	movs	r3, #0
 800053a:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	4619      	mov	r1, r3
 8000548:	4805      	ldr	r0, [pc, #20]	; (8000560 <MX_ADC3_Init+0xd8>)
 800054a:	f001 fb57 	bl	8001bfc <HAL_ADC_ConfigChannel>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_ADC3_Init+0xd0>
	{
		Error_Handler();
 8000554:	f000 f94c 	bl	80007f0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8000558:	bf00      	nop
 800055a:	3728      	adds	r7, #40	; 0x28
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	200001e8 	.word	0x200001e8
 8000564:	50000400 	.word	0x50000400

08000568 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08e      	sub	sp, #56	; 0x38
 800056c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 800056e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 800057c:	f107 031c 	add.w	r3, r7, #28
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8000588:	463b      	mov	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
 8000592:	60da      	str	r2, [r3, #12]
 8000594:	611a      	str	r2, [r3, #16]
 8000596:	615a      	str	r2, [r3, #20]
 8000598:	619a      	str	r2, [r3, #24]
	{ 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800059a:	4b33      	ldr	r3, [pc, #204]	; (8000668 <MX_TIM2_Init+0x100>)
 800059c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005a0:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 48000;
 80005a2:	4b31      	ldr	r3, [pc, #196]	; (8000668 <MX_TIM2_Init+0x100>)
 80005a4:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80005a8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005aa:	4b2f      	ldr	r3, [pc, #188]	; (8000668 <MX_TIM2_Init+0x100>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000;
 80005b0:	4b2d      	ldr	r3, [pc, #180]	; (8000668 <MX_TIM2_Init+0x100>)
 80005b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005b6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005b8:	4b2b      	ldr	r3, [pc, #172]	; (8000668 <MX_TIM2_Init+0x100>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005be:	4b2a      	ldr	r3, [pc, #168]	; (8000668 <MX_TIM2_Init+0x100>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005c4:	4828      	ldr	r0, [pc, #160]	; (8000668 <MX_TIM2_Init+0x100>)
 80005c6:	f005 fbe1 	bl	8005d8c <HAL_TIM_Base_Init>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_TIM2_Init+0x6c>
	{
		Error_Handler();
 80005d0:	f000 f90e 	bl	80007f0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d8:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005de:	4619      	mov	r1, r3
 80005e0:	4821      	ldr	r0, [pc, #132]	; (8000668 <MX_TIM2_Init+0x100>)
 80005e2:	f006 f877 	bl	80066d4 <HAL_TIM_ConfigClockSource>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_TIM2_Init+0x88>
	{
		Error_Handler();
 80005ec:	f000 f900 	bl	80007f0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005f0:	481d      	ldr	r0, [pc, #116]	; (8000668 <MX_TIM2_Init+0x100>)
 80005f2:	f005 fc8d 	bl	8005f10 <HAL_TIM_PWM_Init>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <MX_TIM2_Init+0x98>
	{
		Error_Handler();
 80005fc:	f000 f8f8 	bl	80007f0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000604:	2300      	movs	r3, #0
 8000606:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000608:	f107 031c 	add.w	r3, r7, #28
 800060c:	4619      	mov	r1, r3
 800060e:	4816      	ldr	r0, [pc, #88]	; (8000668 <MX_TIM2_Init+0x100>)
 8000610:	f006 fd6e 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_TIM2_Init+0xb6>
	{
		Error_Handler();
 800061a:	f000 f8e9 	bl	80007f0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800061e:	2360      	movs	r3, #96	; 0x60
 8000620:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000622:	2300      	movs	r3, #0
 8000624:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000626:	2300      	movs	r3, #0
 8000628:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800062a:	2300      	movs	r3, #0
 800062c:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800062e:	463b      	mov	r3, r7
 8000630:	2204      	movs	r2, #4
 8000632:	4619      	mov	r1, r3
 8000634:	480c      	ldr	r0, [pc, #48]	; (8000668 <MX_TIM2_Init+0x100>)
 8000636:	f005 ff39 	bl	80064ac <HAL_TIM_PWM_ConfigChannel>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_TIM2_Init+0xdc>
	{
		Error_Handler();
 8000640:	f000 f8d6 	bl	80007f0 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000644:	463b      	mov	r3, r7
 8000646:	220c      	movs	r2, #12
 8000648:	4619      	mov	r1, r3
 800064a:	4807      	ldr	r0, [pc, #28]	; (8000668 <MX_TIM2_Init+0x100>)
 800064c:	f005 ff2e 	bl	80064ac <HAL_TIM_PWM_ConfigChannel>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_TIM2_Init+0xf2>
	{
		Error_Handler();
 8000656:	f000 f8cb 	bl	80007f0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 800065a:	4803      	ldr	r0, [pc, #12]	; (8000668 <MX_TIM2_Init+0x100>)
 800065c:	f000 f9c0 	bl	80009e0 <HAL_TIM_MspPostInit>

}
 8000660:	bf00      	nop
 8000662:	3738      	adds	r7, #56	; 0x38
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000238 	.word	0x20000238

0800066c <MX_TIM16_Init>:
 * @brief TIM16 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM16_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	/* USER CODE END TIM16_Init 0 */

	/* USER CODE BEGIN TIM16_Init 1 */

	/* USER CODE END TIM16_Init 1 */
	htim16.Instance = TIM16;
 8000670:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <MX_TIM16_Init+0x48>)
 8000672:	4a11      	ldr	r2, [pc, #68]	; (80006b8 <MX_TIM16_Init+0x4c>)
 8000674:	601a      	str	r2, [r3, #0]
	htim16.Init.Prescaler = 48000;
 8000676:	4b0f      	ldr	r3, [pc, #60]	; (80006b4 <MX_TIM16_Init+0x48>)
 8000678:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800067c:	605a      	str	r2, [r3, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800067e:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <MX_TIM16_Init+0x48>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
	htim16.Init.Period = 1000;
 8000684:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_TIM16_Init+0x48>)
 8000686:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800068a:	60da      	str	r2, [r3, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_TIM16_Init+0x48>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
	htim16.Init.RepetitionCounter = 0;
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <MX_TIM16_Init+0x48>)
 8000694:	2200      	movs	r2, #0
 8000696:	615a      	str	r2, [r3, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_TIM16_Init+0x48>)
 800069a:	2200      	movs	r2, #0
 800069c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <MX_TIM16_Init+0x48>)
 80006a0:	f005 fb74 	bl	8005d8c <HAL_TIM_Base_Init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_TIM16_Init+0x42>
	{
		Error_Handler();
 80006aa:	f000 f8a1 	bl	80007f0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM16_Init 2 */

	/* USER CODE END TIM16_Init 2 */

}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	20000284 	.word	0x20000284
 80006b8:	40014400 	.word	0x40014400

080006bc <MX_TIM17_Init>:
 * @brief TIM17 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM17_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
	/* USER CODE END TIM17_Init 0 */

	/* USER CODE BEGIN TIM17_Init 1 */

	/* USER CODE END TIM17_Init 1 */
	htim17.Instance = TIM17;
 80006c0:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_TIM17_Init+0x48>)
 80006c2:	4a11      	ldr	r2, [pc, #68]	; (8000708 <MX_TIM17_Init+0x4c>)
 80006c4:	601a      	str	r2, [r3, #0]
	htim17.Init.Prescaler = 48000;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <MX_TIM17_Init+0x48>)
 80006c8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80006cc:	605a      	str	r2, [r3, #4]
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ce:	4b0d      	ldr	r3, [pc, #52]	; (8000704 <MX_TIM17_Init+0x48>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
	htim17.Init.Period = 1000;
 80006d4:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_TIM17_Init+0x48>)
 80006d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006da:	60da      	str	r2, [r3, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_TIM17_Init+0x48>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]
	htim17.Init.RepetitionCounter = 0;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_TIM17_Init+0x48>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	615a      	str	r2, [r3, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_TIM17_Init+0x48>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_TIM17_Init+0x48>)
 80006f0:	f005 fb4c 	bl	8005d8c <HAL_TIM_Base_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_TIM17_Init+0x42>
	{
		Error_Handler();
 80006fa:	f000 f879 	bl	80007f0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM17_Init 2 */

	/* USER CODE END TIM17_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	200002d0 	.word	0x200002d0
 8000708:	40014800 	.word	0x40014800

0800070c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	; 0x28
 8000710:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000722:	4b31      	ldr	r3, [pc, #196]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a30      	ldr	r2, [pc, #192]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000728:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b2e      	ldr	r3, [pc, #184]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	4b2b      	ldr	r3, [pc, #172]	; (80007e8 <MX_GPIO_Init+0xdc>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a2a      	ldr	r2, [pc, #168]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000744:	6153      	str	r3, [r2, #20]
 8000746:	4b28      	ldr	r3, [pc, #160]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b25      	ldr	r3, [pc, #148]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000754:	695b      	ldr	r3, [r3, #20]
 8000756:	4a24      	ldr	r2, [pc, #144]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800075c:	6153      	str	r3, [r2, #20]
 800075e:	4b22      	ldr	r3, [pc, #136]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800076a:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <MX_GPIO_Init+0xdc>)
 800076c:	695b      	ldr	r3, [r3, #20]
 800076e:	4a1e      	ldr	r2, [pc, #120]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000770:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000774:	6153      	str	r3, [r2, #20]
 8000776:	4b1c      	ldr	r3, [pc, #112]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000778:	695b      	ldr	r3, [r3, #20]
 800077a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000782:	4b19      	ldr	r3, [pc, #100]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000784:	695b      	ldr	r3, [r3, #20]
 8000786:	4a18      	ldr	r2, [pc, #96]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000788:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800078c:	6153      	str	r3, [r2, #20]
 800078e:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000790:	695b      	ldr	r3, [r3, #20]
 8000792:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80007a0:	4812      	ldr	r0, [pc, #72]	; (80007ec <MX_GPIO_Init+0xe0>)
 80007a2:	f002 fa13 	bl	8002bcc <HAL_GPIO_WritePin>
			LD4_Pin | LD3_Pin | LD5_Pin | LD7_Pin | LD9_Pin | LD10_Pin | LD8_Pin
					| LD6_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80007a6:	2301      	movs	r3, #1
 80007a8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007b2:	f107 0314 	add.w	r3, r7, #20
 80007b6:	4619      	mov	r1, r3
 80007b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007bc:	f002 f88c 	bl	80028d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD7_Pin
	 LD9_Pin LD10_Pin LD8_Pin LD6_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD7_Pin | LD9_Pin
 80007c0:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80007c4:	617b      	str	r3, [r7, #20]
			| LD10_Pin | LD8_Pin | LD6_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2301      	movs	r3, #1
 80007c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4804      	ldr	r0, [pc, #16]	; (80007ec <MX_GPIO_Init+0xe0>)
 80007da:	f002 f87d 	bl	80028d8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80007de:	bf00      	nop
 80007e0:	3728      	adds	r7, #40	; 0x28
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000
 80007ec:	48001000 	.word	0x48001000

080007f0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f4:	b672      	cpsid	i
}
 80007f6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80007f8:	e7fe      	b.n	80007f8 <Error_Handler+0x8>
	...

080007fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000802:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <HAL_MspInit+0x44>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	4a0e      	ldr	r2, [pc, #56]	; (8000840 <HAL_MspInit+0x44>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6193      	str	r3, [r2, #24]
 800080e:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <HAL_MspInit+0x44>)
 8000810:	699b      	ldr	r3, [r3, #24]
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800081a:	4b09      	ldr	r3, [pc, #36]	; (8000840 <HAL_MspInit+0x44>)
 800081c:	69db      	ldr	r3, [r3, #28]
 800081e:	4a08      	ldr	r2, [pc, #32]	; (8000840 <HAL_MspInit+0x44>)
 8000820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000824:	61d3      	str	r3, [r2, #28]
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_MspInit+0x44>)
 8000828:	69db      	ldr	r3, [r3, #28]
 800082a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000832:	2007      	movs	r0, #7
 8000834:	f002 f80e 	bl	8002854 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40021000 	.word	0x40021000

08000844 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08c      	sub	sp, #48	; 0x30
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000864:	d125      	bne.n	80008b2 <HAL_ADC_MspInit+0x6e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000866:	4b2d      	ldr	r3, [pc, #180]	; (800091c <HAL_ADC_MspInit+0xd8>)
 8000868:	695b      	ldr	r3, [r3, #20]
 800086a:	4a2c      	ldr	r2, [pc, #176]	; (800091c <HAL_ADC_MspInit+0xd8>)
 800086c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000870:	6153      	str	r3, [r2, #20]
 8000872:	4b2a      	ldr	r3, [pc, #168]	; (800091c <HAL_ADC_MspInit+0xd8>)
 8000874:	695b      	ldr	r3, [r3, #20]
 8000876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800087a:	61bb      	str	r3, [r7, #24]
 800087c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	4b27      	ldr	r3, [pc, #156]	; (800091c <HAL_ADC_MspInit+0xd8>)
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	4a26      	ldr	r2, [pc, #152]	; (800091c <HAL_ADC_MspInit+0xd8>)
 8000884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000888:	6153      	str	r3, [r2, #20]
 800088a:	4b24      	ldr	r3, [pc, #144]	; (800091c <HAL_ADC_MspInit+0xd8>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000892:	617b      	str	r3, [r7, #20]
 8000894:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000896:	2302      	movs	r3, #2
 8000898:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800089a:	2303      	movs	r3, #3
 800089c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ac:	f002 f814 	bl	80028d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80008b0:	e030      	b.n	8000914 <HAL_ADC_MspInit+0xd0>
  else if(hadc->Instance==ADC3)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a1a      	ldr	r2, [pc, #104]	; (8000920 <HAL_ADC_MspInit+0xdc>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d12b      	bne.n	8000914 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC34_CLK_ENABLE();
 80008bc:	4b17      	ldr	r3, [pc, #92]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008be:	695b      	ldr	r3, [r3, #20]
 80008c0:	4a16      	ldr	r2, [pc, #88]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80008c6:	6153      	str	r3, [r2, #20]
 80008c8:	4b14      	ldr	r3, [pc, #80]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008ca:	695b      	ldr	r3, [r3, #20]
 80008cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008d6:	695b      	ldr	r3, [r3, #20]
 80008d8:	4a10      	ldr	r2, [pc, #64]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008de:	6153      	str	r3, [r2, #20]
 80008e0:	4b0e      	ldr	r3, [pc, #56]	; (800091c <HAL_ADC_MspInit+0xd8>)
 80008e2:	695b      	ldr	r3, [r3, #20]
 80008e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008ec:	2302      	movs	r3, #2
 80008ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008f0:	2303      	movs	r3, #3
 80008f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4809      	ldr	r0, [pc, #36]	; (8000924 <HAL_ADC_MspInit+0xe0>)
 8000900:	f001 ffea 	bl	80028d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8000904:	2200      	movs	r2, #0
 8000906:	2100      	movs	r1, #0
 8000908:	202f      	movs	r0, #47	; 0x2f
 800090a:	f001 ffae 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800090e:	202f      	movs	r0, #47	; 0x2f
 8000910:	f001 ffc7 	bl	80028a2 <HAL_NVIC_EnableIRQ>
}
 8000914:	bf00      	nop
 8000916:	3730      	adds	r7, #48	; 0x30
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40021000 	.word	0x40021000
 8000920:	50000400 	.word	0x50000400
 8000924:	48000400 	.word	0x48000400

08000928 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000938:	d114      	bne.n	8000964 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800093a:	4b26      	ldr	r3, [pc, #152]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 800093c:	69db      	ldr	r3, [r3, #28]
 800093e:	4a25      	ldr	r2, [pc, #148]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	61d3      	str	r3, [r2, #28]
 8000946:	4b23      	ldr	r3, [pc, #140]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	f003 0301 	and.w	r3, r3, #1
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000952:	2200      	movs	r2, #0
 8000954:	2100      	movs	r1, #0
 8000956:	201c      	movs	r0, #28
 8000958:	f001 ff87 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800095c:	201c      	movs	r0, #28
 800095e:	f001 ffa0 	bl	80028a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000962:	e032      	b.n	80009ca <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM16)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a1b      	ldr	r2, [pc, #108]	; (80009d8 <HAL_TIM_Base_MspInit+0xb0>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d114      	bne.n	8000998 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	4a18      	ldr	r2, [pc, #96]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 8000974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000978:	6193      	str	r3, [r2, #24]
 800097a:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000986:	2200      	movs	r2, #0
 8000988:	2100      	movs	r1, #0
 800098a:	2019      	movs	r0, #25
 800098c:	f001 ff6d 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000990:	2019      	movs	r0, #25
 8000992:	f001 ff86 	bl	80028a2 <HAL_NVIC_EnableIRQ>
}
 8000996:	e018      	b.n	80009ca <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM17)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a0f      	ldr	r2, [pc, #60]	; (80009dc <HAL_TIM_Base_MspInit+0xb4>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d113      	bne.n	80009ca <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80009a2:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 80009a4:	699b      	ldr	r3, [r3, #24]
 80009a6:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 80009a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009ac:	6193      	str	r3, [r2, #24]
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <HAL_TIM_Base_MspInit+0xac>)
 80009b0:	699b      	ldr	r3, [r3, #24]
 80009b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	201a      	movs	r0, #26
 80009c0:	f001 ff53 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80009c4:	201a      	movs	r0, #26
 80009c6:	f001 ff6c 	bl	80028a2 <HAL_NVIC_EnableIRQ>
}
 80009ca:	bf00      	nop
 80009cc:	3718      	adds	r7, #24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000
 80009d8:	40014400 	.word	0x40014400
 80009dc:	40014800 	.word	0x40014800

080009e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b088      	sub	sp, #32
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 030c 	add.w	r3, r7, #12
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a00:	d11b      	bne.n	8000a3a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <HAL_TIM_MspPostInit+0x64>)
 8000a04:	695b      	ldr	r3, [r3, #20]
 8000a06:	4a0f      	ldr	r2, [pc, #60]	; (8000a44 <HAL_TIM_MspPostInit+0x64>)
 8000a08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a0c:	6153      	str	r3, [r2, #20]
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <HAL_TIM_MspPostInit+0x64>)
 8000a10:	695b      	ldr	r3, [r3, #20]
 8000a12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000a1a:	2350      	movs	r3, #80	; 0x50
 8000a1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	4619      	mov	r1, r3
 8000a34:	4804      	ldr	r0, [pc, #16]	; (8000a48 <HAL_TIM_MspPostInit+0x68>)
 8000a36:	f001 ff4f 	bl	80028d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a3a:	bf00      	nop
 8000a3c:	3720      	adds	r7, #32
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40021000 	.word	0x40021000
 8000a48:	48000c00 	.word	0x48000c00

08000a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <NMI_Handler+0x4>

08000a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <HardFault_Handler+0x4>

08000a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <MemManage_Handler+0x4>

08000a5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <BusFault_Handler+0x4>

08000a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <UsageFault_Handler+0x4>

08000a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a98:	f000 f8b6 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}

08000aa0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000aa4:	4802      	ldr	r0, [pc, #8]	; (8000ab0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000aa6:	f002 f9bb 	bl	8002e20 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000fec 	.word	0x20000fec

08000ab4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000ab8:	4802      	ldr	r0, [pc, #8]	; (8000ac4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000aba:	f005 fbd7 	bl	800626c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000284 	.word	0x20000284

08000ac8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000acc:	4802      	ldr	r0, [pc, #8]	; (8000ad8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000ace:	f005 fbcd 	bl	800626c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200002d0 	.word	0x200002d0

08000adc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ae0:	4802      	ldr	r0, [pc, #8]	; (8000aec <TIM2_IRQHandler+0x10>)
 8000ae2:	f005 fbc3 	bl	800626c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000238 	.word	0x20000238

08000af0 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8000af4:	4802      	ldr	r0, [pc, #8]	; (8000b00 <ADC3_IRQHandler+0x10>)
 8000af6:	f000 fd01 	bl	80014fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	200001e8 	.word	0x200001e8

08000b04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <SystemInit+0x20>)
 8000b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <SystemInit+0x20>)
 8000b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b60 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b2c:	f7ff ffea 	bl	8000b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b32:	490d      	ldr	r1, [pc, #52]	; (8000b68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <LoopForever+0xe>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b38:	e002      	b.n	8000b40 <LoopCopyDataInit>

08000b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3e:	3304      	adds	r3, #4

08000b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b44:	d3f9      	bcc.n	8000b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b48:	4c0a      	ldr	r4, [pc, #40]	; (8000b74 <LoopForever+0x16>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b4c:	e001      	b.n	8000b52 <LoopFillZerobss>

08000b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b50:	3204      	adds	r2, #4

08000b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b54:	d3fb      	bcc.n	8000b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b56:	f00a fed9 	bl	800b90c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b5a:	f7ff fb6b 	bl	8000234 <main>

08000b5e <LoopForever>:

LoopForever:
    b LoopForever
 8000b5e:	e7fe      	b.n	8000b5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b60:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b68:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 8000b6c:	0800b9ec 	.word	0x0800b9ec
  ldr r2, =_sbss
 8000b70:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 8000b74:	200014f8 	.word	0x200014f8

08000b78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b78:	e7fe      	b.n	8000b78 <ADC1_2_IRQHandler>
	...

08000b7c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <HAL_Init+0x28>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a07      	ldr	r2, [pc, #28]	; (8000ba4 <HAL_Init+0x28>)
 8000b86:	f043 0310 	orr.w	r3, r3, #16
 8000b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	f001 fe61 	bl	8002854 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f000 f808 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b98:	f7ff fe30 	bl	80007fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b9c:	2300      	movs	r3, #0
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40022000 	.word	0x40022000

08000ba8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <HAL_InitTick+0x54>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_InitTick+0x58>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f001 fe79 	bl	80028be <HAL_SYSTICK_Config>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e00e      	b.n	8000bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b0f      	cmp	r3, #15
 8000bda:	d80a      	bhi.n	8000bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	f001 fe41 	bl	800286a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be8:	4a06      	ldr	r2, [pc, #24]	; (8000c04 <HAL_InitTick+0x5c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e000      	b.n	8000bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000008 	.word	0x20000008
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_IncTick+0x20>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_IncTick+0x24>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4413      	add	r3, r2
 8000c18:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <HAL_IncTick+0x24>)
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	20000320 	.word	0x20000320

08000c30 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <HAL_GetTick+0x14>)
 8000c36:	681b      	ldr	r3, [r3, #0]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000320 	.word	0x20000320

08000c48 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000c78:	bf00      	nop
 8000c7a:	370c      	adds	r7, #12
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b09a      	sub	sp, #104	; 0x68
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000c96:	2300      	movs	r3, #0
 8000c98:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d101      	bne.n	8000ca4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e1c9      	b.n	8001038 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	691b      	ldr	r3, [r3, #16]
 8000ca8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	f003 0310 	and.w	r3, r3, #16
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d176      	bne.n	8000da4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d152      	bne.n	8000d64 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff fdb3 	bl	8000844 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d13b      	bne.n	8000d64 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f001 fbc5 	bl	800247c <ADC_Disable>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfc:	f003 0310 	and.w	r3, r3, #16
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d12f      	bne.n	8000d64 <HAL_ADC_Init+0xe0>
 8000d04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d12b      	bne.n	8000d64 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d10:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000d14:	f023 0302 	bic.w	r3, r3, #2
 8000d18:	f043 0202 	orr.w	r2, r3, #2
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d2e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d3e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d40:	4b86      	ldr	r3, [pc, #536]	; (8000f5c <HAL_ADC_Init+0x2d8>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a86      	ldr	r2, [pc, #536]	; (8000f60 <HAL_ADC_Init+0x2dc>)
 8000d46:	fba2 2303 	umull	r2, r3, r2, r3
 8000d4a:	0c9a      	lsrs	r2, r3, #18
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	4413      	add	r3, r2
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d56:	e002      	b.n	8000d5e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	3b01      	subs	r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1f9      	bne.n	8000d58 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d007      	beq.n	8000d82 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d80:	d110      	bne.n	8000da4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f023 0312 	bic.w	r3, r3, #18
 8000d8a:	f043 0210 	orr.w	r2, r3, #16
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d96:	f043 0201 	orr.w	r2, r3, #1
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da8:	f003 0310 	and.w	r3, r3, #16
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	f040 8136 	bne.w	800101e <HAL_ADC_Init+0x39a>
 8000db2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	f040 8131 	bne.w	800101e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f040 8129 	bne.w	800101e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000dd4:	f043 0202 	orr.w	r2, r3, #2
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000de4:	d004      	beq.n	8000df0 <HAL_ADC_Init+0x16c>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a5e      	ldr	r2, [pc, #376]	; (8000f64 <HAL_ADC_Init+0x2e0>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d101      	bne.n	8000df4 <HAL_ADC_Init+0x170>
 8000df0:	4b5d      	ldr	r3, [pc, #372]	; (8000f68 <HAL_ADC_Init+0x2e4>)
 8000df2:	e000      	b.n	8000df6 <HAL_ADC_Init+0x172>
 8000df4:	4b5d      	ldr	r3, [pc, #372]	; (8000f6c <HAL_ADC_Init+0x2e8>)
 8000df6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e00:	d102      	bne.n	8000e08 <HAL_ADC_Init+0x184>
 8000e02:	4b58      	ldr	r3, [pc, #352]	; (8000f64 <HAL_ADC_Init+0x2e0>)
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	e01a      	b.n	8000e3e <HAL_ADC_Init+0x1ba>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a55      	ldr	r2, [pc, #340]	; (8000f64 <HAL_ADC_Init+0x2e0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d103      	bne.n	8000e1a <HAL_ADC_Init+0x196>
 8000e12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	e011      	b.n	8000e3e <HAL_ADC_Init+0x1ba>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a54      	ldr	r2, [pc, #336]	; (8000f70 <HAL_ADC_Init+0x2ec>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d102      	bne.n	8000e2a <HAL_ADC_Init+0x1a6>
 8000e24:	4b53      	ldr	r3, [pc, #332]	; (8000f74 <HAL_ADC_Init+0x2f0>)
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	e009      	b.n	8000e3e <HAL_ADC_Init+0x1ba>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a51      	ldr	r2, [pc, #324]	; (8000f74 <HAL_ADC_Init+0x2f0>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d102      	bne.n	8000e3a <HAL_ADC_Init+0x1b6>
 8000e34:	4b4e      	ldr	r3, [pc, #312]	; (8000f70 <HAL_ADC_Init+0x2ec>)
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	e001      	b.n	8000e3e <HAL_ADC_Init+0x1ba>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	f003 0303 	and.w	r3, r3, #3
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d108      	bne.n	8000e5e <HAL_ADC_Init+0x1da>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d101      	bne.n	8000e5e <HAL_ADC_Init+0x1da>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e000      	b.n	8000e60 <HAL_ADC_Init+0x1dc>
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d11c      	bne.n	8000e9e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e64:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d010      	beq.n	8000e8c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	f003 0303 	and.w	r3, r3, #3
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d107      	bne.n	8000e86 <HAL_ADC_Init+0x202>
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d101      	bne.n	8000e86 <HAL_ADC_Init+0x202>
 8000e82:	2301      	movs	r3, #1
 8000e84:	e000      	b.n	8000e88 <HAL_ADC_Init+0x204>
 8000e86:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d108      	bne.n	8000e9e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000e8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	431a      	orrs	r2, r3
 8000e9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e9c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	7e5b      	ldrb	r3, [r3, #25]
 8000ea2:	035b      	lsls	r3, r3, #13
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000ea8:	2a01      	cmp	r2, #1
 8000eaa:	d002      	beq.n	8000eb2 <HAL_ADC_Init+0x22e>
 8000eac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000eb0:	e000      	b.n	8000eb4 <HAL_ADC_Init+0x230>
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	68db      	ldr	r3, [r3, #12]
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d11b      	bne.n	8000f0a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7e5b      	ldrb	r3, [r3, #25]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d109      	bne.n	8000eee <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	045a      	lsls	r2, r3, #17
 8000ee2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eea:	663b      	str	r3, [r7, #96]	; 0x60
 8000eec:	e00d      	b.n	8000f0a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000ef6:	f043 0220 	orr.w	r2, r3, #32
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f02:	f043 0201 	orr.w	r2, r3, #1
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d03a      	beq.n	8000f88 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a16      	ldr	r2, [pc, #88]	; (8000f70 <HAL_ADC_Init+0x2ec>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d004      	beq.n	8000f26 <HAL_ADC_Init+0x2a2>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a14      	ldr	r2, [pc, #80]	; (8000f74 <HAL_ADC_Init+0x2f0>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d128      	bne.n	8000f78 <HAL_ADC_Init+0x2f4>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f2a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000f2e:	d012      	beq.n	8000f56 <HAL_ADC_Init+0x2d2>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f38:	d00a      	beq.n	8000f50 <HAL_ADC_Init+0x2cc>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000f42:	d002      	beq.n	8000f4a <HAL_ADC_Init+0x2c6>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f48:	e018      	b.n	8000f7c <HAL_ADC_Init+0x2f8>
 8000f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f4e:	e015      	b.n	8000f7c <HAL_ADC_Init+0x2f8>
 8000f50:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000f54:	e012      	b.n	8000f7c <HAL_ADC_Init+0x2f8>
 8000f56:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000f5a:	e00f      	b.n	8000f7c <HAL_ADC_Init+0x2f8>
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	431bde83 	.word	0x431bde83
 8000f64:	50000100 	.word	0x50000100
 8000f68:	50000300 	.word	0x50000300
 8000f6c:	50000700 	.word	0x50000700
 8000f70:	50000400 	.word	0x50000400
 8000f74:	50000500 	.word	0x50000500
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000f80:	4313      	orrs	r3, r2
 8000f82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f84:	4313      	orrs	r3, r2
 8000f86:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f003 030c 	and.w	r3, r3, #12
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d114      	bne.n	8000fc0 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000fa4:	f023 0302 	bic.w	r3, r3, #2
 8000fa8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	7e1b      	ldrb	r3, [r3, #24]
 8000fae:	039a      	lsls	r2, r3, #14
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <HAL_ADC_Init+0x3bc>)
 8000fc8:	4013      	ands	r3, r2
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	6812      	ldr	r2, [r2, #0]
 8000fce:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000fd0:	430b      	orrs	r3, r1
 8000fd2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d10c      	bne.n	8000ff6 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	f023 010f 	bic.w	r1, r3, #15
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	1e5a      	subs	r2, r3, #1
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ff4:	e007      	b.n	8001006 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f022 020f 	bic.w	r2, r2, #15
 8001004:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	f023 0303 	bic.w	r3, r3, #3
 8001014:	f043 0201 	orr.w	r2, r3, #1
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	641a      	str	r2, [r3, #64]	; 0x40
 800101c:	e00a      	b.n	8001034 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	f023 0312 	bic.w	r3, r3, #18
 8001026:	f043 0210 	orr.w	r2, r3, #16
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800102e:	2301      	movs	r3, #1
 8001030:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001034:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001038:	4618      	mov	r0, r3
 800103a:	3768      	adds	r7, #104	; 0x68
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	fff0c007 	.word	0xfff0c007

08001044 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	2b00      	cmp	r3, #0
 800105c:	f040 80f9 	bne.w	8001252 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001066:	2b01      	cmp	r3, #1
 8001068:	d101      	bne.n	800106e <HAL_ADC_Start+0x2a>
 800106a:	2302      	movs	r3, #2
 800106c:	e0f4      	b.n	8001258 <HAL_ADC_Start+0x214>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f001 f99c 	bl	80023b4 <ADC_Enable>
 800107c:	4603      	mov	r3, r0
 800107e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	2b00      	cmp	r3, #0
 8001084:	f040 80e0 	bne.w	8001248 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001090:	f023 0301 	bic.w	r3, r3, #1
 8001094:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010a4:	d004      	beq.n	80010b0 <HAL_ADC_Start+0x6c>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a6d      	ldr	r2, [pc, #436]	; (8001260 <HAL_ADC_Start+0x21c>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d106      	bne.n	80010be <HAL_ADC_Start+0x7a>
 80010b0:	4b6c      	ldr	r3, [pc, #432]	; (8001264 <HAL_ADC_Start+0x220>)
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 031f 	and.w	r3, r3, #31
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d010      	beq.n	80010de <HAL_ADC_Start+0x9a>
 80010bc:	e005      	b.n	80010ca <HAL_ADC_Start+0x86>
 80010be:	4b6a      	ldr	r3, [pc, #424]	; (8001268 <HAL_ADC_Start+0x224>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f003 031f 	and.w	r3, r3, #31
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d009      	beq.n	80010de <HAL_ADC_Start+0x9a>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010d2:	d004      	beq.n	80010de <HAL_ADC_Start+0x9a>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a64      	ldr	r2, [pc, #400]	; (800126c <HAL_ADC_Start+0x228>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d115      	bne.n	800110a <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d036      	beq.n	8001166 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001100:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001108:	e02d      	b.n	8001166 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800111e:	d004      	beq.n	800112a <HAL_ADC_Start+0xe6>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a4e      	ldr	r2, [pc, #312]	; (8001260 <HAL_ADC_Start+0x21c>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d10a      	bne.n	8001140 <HAL_ADC_Start+0xfc>
 800112a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001134:	2b00      	cmp	r3, #0
 8001136:	bf14      	ite	ne
 8001138:	2301      	movne	r3, #1
 800113a:	2300      	moveq	r3, #0
 800113c:	b2db      	uxtb	r3, r3
 800113e:	e008      	b.n	8001152 <HAL_ADC_Start+0x10e>
 8001140:	4b4a      	ldr	r3, [pc, #296]	; (800126c <HAL_ADC_Start+0x228>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001148:	2b00      	cmp	r3, #0
 800114a:	bf14      	ite	ne
 800114c:	2301      	movne	r3, #1
 800114e:	2300      	moveq	r3, #0
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d007      	beq.n	8001166 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800115e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800116e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001172:	d106      	bne.n	8001182 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001178:	f023 0206 	bic.w	r2, r3, #6
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	645a      	str	r2, [r3, #68]	; 0x44
 8001180:	e002      	b.n	8001188 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	221c      	movs	r2, #28
 8001196:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011a0:	d004      	beq.n	80011ac <HAL_ADC_Start+0x168>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a2e      	ldr	r2, [pc, #184]	; (8001260 <HAL_ADC_Start+0x21c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d106      	bne.n	80011ba <HAL_ADC_Start+0x176>
 80011ac:	4b2d      	ldr	r3, [pc, #180]	; (8001264 <HAL_ADC_Start+0x220>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f003 031f 	and.w	r3, r3, #31
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d03e      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 80011b8:	e005      	b.n	80011c6 <HAL_ADC_Start+0x182>
 80011ba:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <HAL_ADC_Start+0x224>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 031f 	and.w	r3, r3, #31
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d037      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011ce:	d004      	beq.n	80011da <HAL_ADC_Start+0x196>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a22      	ldr	r2, [pc, #136]	; (8001260 <HAL_ADC_Start+0x21c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d106      	bne.n	80011e8 <HAL_ADC_Start+0x1a4>
 80011da:	4b22      	ldr	r3, [pc, #136]	; (8001264 <HAL_ADC_Start+0x220>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f003 031f 	and.w	r3, r3, #31
 80011e2:	2b05      	cmp	r3, #5
 80011e4:	d027      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 80011e6:	e005      	b.n	80011f4 <HAL_ADC_Start+0x1b0>
 80011e8:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <HAL_ADC_Start+0x224>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 031f 	and.w	r3, r3, #31
 80011f0:	2b05      	cmp	r3, #5
 80011f2:	d020      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011fc:	d004      	beq.n	8001208 <HAL_ADC_Start+0x1c4>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a17      	ldr	r2, [pc, #92]	; (8001260 <HAL_ADC_Start+0x21c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d106      	bne.n	8001216 <HAL_ADC_Start+0x1d2>
 8001208:	4b16      	ldr	r3, [pc, #88]	; (8001264 <HAL_ADC_Start+0x220>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 031f 	and.w	r3, r3, #31
 8001210:	2b09      	cmp	r3, #9
 8001212:	d010      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 8001214:	e005      	b.n	8001222 <HAL_ADC_Start+0x1de>
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_ADC_Start+0x224>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 031f 	and.w	r3, r3, #31
 800121e:	2b09      	cmp	r3, #9
 8001220:	d009      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800122a:	d004      	beq.n	8001236 <HAL_ADC_Start+0x1f2>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0e      	ldr	r2, [pc, #56]	; (800126c <HAL_ADC_Start+0x228>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d10f      	bne.n	8001256 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f042 0204 	orr.w	r2, r2, #4
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	e006      	b.n	8001256 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001250:	e001      	b.n	8001256 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001252:	2302      	movs	r3, #2
 8001254:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	50000100 	.word	0x50000100
 8001264:	50000300 	.word	0x50000300
 8001268:	50000700 	.word	0x50000700
 800126c:	50000400 	.word	0x50000400

08001270 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_ADC_Stop+0x1a>
 8001286:	2302      	movs	r3, #2
 8001288:	e023      	b.n	80012d2 <HAL_ADC_Stop+0x62>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2201      	movs	r2, #1
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001292:	216c      	movs	r1, #108	; 0x6c
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f001 f957 	bl	8002548 <ADC_ConversionStop>
 800129a:	4603      	mov	r3, r0
 800129c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d111      	bne.n	80012c8 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f001 f8e9 	bl	800247c <ADC_Disable>
 80012aa:	4603      	mov	r3, r0
 80012ac:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d109      	bne.n	80012c8 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012bc:	f023 0301 	bic.w	r3, r3, #1
 80012c0:	f043 0201 	orr.w	r2, r3, #1
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	2b08      	cmp	r3, #8
 80012f0:	d102      	bne.n	80012f8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80012f2:	2308      	movs	r3, #8
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	e03a      	b.n	800136e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001300:	d004      	beq.n	800130c <HAL_ADC_PollForConversion+0x30>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a72      	ldr	r2, [pc, #456]	; (80014d0 <HAL_ADC_PollForConversion+0x1f4>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d101      	bne.n	8001310 <HAL_ADC_PollForConversion+0x34>
 800130c:	4b71      	ldr	r3, [pc, #452]	; (80014d4 <HAL_ADC_PollForConversion+0x1f8>)
 800130e:	e000      	b.n	8001312 <HAL_ADC_PollForConversion+0x36>
 8001310:	4b71      	ldr	r3, [pc, #452]	; (80014d8 <HAL_ADC_PollForConversion+0x1fc>)
 8001312:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f003 031f 	and.w	r3, r3, #31
 800131c:	2b00      	cmp	r3, #0
 800131e:	d112      	bne.n	8001346 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	68db      	ldr	r3, [r3, #12]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b01      	cmp	r3, #1
 800132c:	d11d      	bne.n	800136a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	f043 0220 	orr.w	r2, r3, #32
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e0bf      	b.n	80014c6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00b      	beq.n	800136a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001356:	f043 0220 	orr.w	r2, r3, #32
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e0ad      	b.n	80014c6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800136a:	230c      	movs	r3, #12
 800136c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001376:	d004      	beq.n	8001382 <HAL_ADC_PollForConversion+0xa6>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a54      	ldr	r2, [pc, #336]	; (80014d0 <HAL_ADC_PollForConversion+0x1f4>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d106      	bne.n	8001390 <HAL_ADC_PollForConversion+0xb4>
 8001382:	4b54      	ldr	r3, [pc, #336]	; (80014d4 <HAL_ADC_PollForConversion+0x1f8>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 031f 	and.w	r3, r3, #31
 800138a:	2b00      	cmp	r3, #0
 800138c:	d010      	beq.n	80013b0 <HAL_ADC_PollForConversion+0xd4>
 800138e:	e005      	b.n	800139c <HAL_ADC_PollForConversion+0xc0>
 8001390:	4b51      	ldr	r3, [pc, #324]	; (80014d8 <HAL_ADC_PollForConversion+0x1fc>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 031f 	and.w	r3, r3, #31
 8001398:	2b00      	cmp	r3, #0
 800139a:	d009      	beq.n	80013b0 <HAL_ADC_PollForConversion+0xd4>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013a4:	d004      	beq.n	80013b0 <HAL_ADC_PollForConversion+0xd4>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a4c      	ldr	r2, [pc, #304]	; (80014dc <HAL_ADC_PollForConversion+0x200>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d104      	bne.n	80013ba <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	e00f      	b.n	80013da <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013c2:	d004      	beq.n	80013ce <HAL_ADC_PollForConversion+0xf2>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a41      	ldr	r2, [pc, #260]	; (80014d0 <HAL_ADC_PollForConversion+0x1f4>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d102      	bne.n	80013d4 <HAL_ADC_PollForConversion+0xf8>
 80013ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013d2:	e000      	b.n	80013d6 <HAL_ADC_PollForConversion+0xfa>
 80013d4:	4b41      	ldr	r3, [pc, #260]	; (80014dc <HAL_ADC_PollForConversion+0x200>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80013da:	f7ff fc29 	bl	8000c30 <HAL_GetTick>
 80013de:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80013e0:	e021      	b.n	8001426 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e8:	d01d      	beq.n	8001426 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d007      	beq.n	8001400 <HAL_ADC_PollForConversion+0x124>
 80013f0:	f7ff fc1e 	bl	8000c30 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d212      	bcs.n	8001426 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	4013      	ands	r3, r2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10b      	bne.n	8001426 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	f043 0204 	orr.w	r2, r3, #4
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e04f      	b.n	80014c6 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	4013      	ands	r3, r2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0d6      	beq.n	80013e2 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800144a:	2b00      	cmp	r3, #0
 800144c:	d131      	bne.n	80014b2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001454:	2b00      	cmp	r3, #0
 8001456:	d12c      	bne.n	80014b2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b08      	cmp	r3, #8
 8001464:	d125      	bne.n	80014b2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	2b00      	cmp	r3, #0
 8001472:	d112      	bne.n	800149a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d112      	bne.n	80014b2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001490:	f043 0201 	orr.w	r2, r3, #1
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	641a      	str	r2, [r3, #64]	; 0x40
 8001498:	e00b      	b.n	80014b2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f043 0220 	orr.w	r2, r3, #32
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014aa:	f043 0201 	orr.w	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d103      	bne.n	80014c4 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	50000100 	.word	0x50000100
 80014d4:	50000300 	.word	0x50000300
 80014d8:	50000700 	.word	0x50000700
 80014dc:	50000400 	.word	0x50000400

080014e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
	...

080014fc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b088      	sub	sp, #32
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	2b00      	cmp	r3, #0
 8001528:	d004      	beq.n	8001534 <HAL_ADC_IRQHandler+0x38>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b00      	cmp	r3, #0
 8001532:	d10b      	bne.n	800154c <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 80bc 	beq.w	80016b8 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 80b6 	beq.w	80016b8 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f003 0310 	and.w	r3, r3, #16
 8001554:	2b00      	cmp	r3, #0
 8001556:	d105      	bne.n	8001564 <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800156c:	d004      	beq.n	8001578 <HAL_ADC_IRQHandler+0x7c>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a90      	ldr	r2, [pc, #576]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d106      	bne.n	8001586 <HAL_ADC_IRQHandler+0x8a>
 8001578:	4b8f      	ldr	r3, [pc, #572]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 031f 	and.w	r3, r3, #31
 8001580:	2b00      	cmp	r3, #0
 8001582:	d03e      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 8001584:	e005      	b.n	8001592 <HAL_ADC_IRQHandler+0x96>
 8001586:	4b8d      	ldr	r3, [pc, #564]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f003 031f 	and.w	r3, r3, #31
 800158e:	2b00      	cmp	r3, #0
 8001590:	d037      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800159a:	d004      	beq.n	80015a6 <HAL_ADC_IRQHandler+0xaa>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a84      	ldr	r2, [pc, #528]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d106      	bne.n	80015b4 <HAL_ADC_IRQHandler+0xb8>
 80015a6:	4b84      	ldr	r3, [pc, #528]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 031f 	and.w	r3, r3, #31
 80015ae:	2b05      	cmp	r3, #5
 80015b0:	d027      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 80015b2:	e005      	b.n	80015c0 <HAL_ADC_IRQHandler+0xc4>
 80015b4:	4b81      	ldr	r3, [pc, #516]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f003 031f 	and.w	r3, r3, #31
 80015bc:	2b05      	cmp	r3, #5
 80015be:	d020      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015c8:	d004      	beq.n	80015d4 <HAL_ADC_IRQHandler+0xd8>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a79      	ldr	r2, [pc, #484]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d106      	bne.n	80015e2 <HAL_ADC_IRQHandler+0xe6>
 80015d4:	4b78      	ldr	r3, [pc, #480]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f003 031f 	and.w	r3, r3, #31
 80015dc:	2b09      	cmp	r3, #9
 80015de:	d010      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 80015e0:	e005      	b.n	80015ee <HAL_ADC_IRQHandler+0xf2>
 80015e2:	4b76      	ldr	r3, [pc, #472]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f003 031f 	and.w	r3, r3, #31
 80015ea:	2b09      	cmp	r3, #9
 80015ec:	d009      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015f6:	d004      	beq.n	8001602 <HAL_ADC_IRQHandler+0x106>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a70      	ldr	r2, [pc, #448]	; (80017c0 <HAL_ADC_IRQHandler+0x2c4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d104      	bne.n	800160c <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	61bb      	str	r3, [r7, #24]
 800160a:	e00f      	b.n	800162c <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001614:	d004      	beq.n	8001620 <HAL_ADC_IRQHandler+0x124>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a66      	ldr	r2, [pc, #408]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d102      	bne.n	8001626 <HAL_ADC_IRQHandler+0x12a>
 8001620:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001624:	e000      	b.n	8001628 <HAL_ADC_IRQHandler+0x12c>
 8001626:	4b66      	ldr	r3, [pc, #408]	; (80017c0 <HAL_ADC_IRQHandler+0x2c4>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001636:	2b00      	cmp	r3, #0
 8001638:	d137      	bne.n	80016aa <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8001640:	2b00      	cmp	r3, #0
 8001642:	d132      	bne.n	80016aa <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	2b00      	cmp	r3, #0
 800164c:	d02d      	beq.n	80016aa <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f022 020c 	bic.w	r2, r2, #12
 800166a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001670:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d112      	bne.n	80016aa <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001688:	f043 0201 	orr.w	r2, r3, #1
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	641a      	str	r2, [r3, #64]	; 0x40
 8001690:	e00b      	b.n	80016aa <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	f043 0210 	orr.w	r2, r3, #16
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	f043 0201 	orr.w	r2, r3, #1
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff facc 	bl	8000c48 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	220c      	movs	r2, #12
 80016b6:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	f003 0320 	and.w	r3, r3, #32
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d004      	beq.n	80016cc <HAL_ADC_IRQHandler+0x1d0>
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f003 0320 	and.w	r3, r3, #32
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10b      	bne.n	80016e4 <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 8138 	beq.w	8001948 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 8132 	beq.w	8001948 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016f8:	d004      	beq.n	8001704 <HAL_ADC_IRQHandler+0x208>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a2d      	ldr	r2, [pc, #180]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d106      	bne.n	8001712 <HAL_ADC_IRQHandler+0x216>
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	2b00      	cmp	r3, #0
 800170e:	d03e      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 8001710:	e005      	b.n	800171e <HAL_ADC_IRQHandler+0x222>
 8001712:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 031f 	and.w	r3, r3, #31
 800171a:	2b00      	cmp	r3, #0
 800171c:	d037      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001726:	d004      	beq.n	8001732 <HAL_ADC_IRQHandler+0x236>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a21      	ldr	r2, [pc, #132]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d106      	bne.n	8001740 <HAL_ADC_IRQHandler+0x244>
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 031f 	and.w	r3, r3, #31
 800173a:	2b05      	cmp	r3, #5
 800173c:	d027      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 800173e:	e005      	b.n	800174c <HAL_ADC_IRQHandler+0x250>
 8001740:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f003 031f 	and.w	r3, r3, #31
 8001748:	2b05      	cmp	r3, #5
 800174a:	d020      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001754:	d004      	beq.n	8001760 <HAL_ADC_IRQHandler+0x264>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a16      	ldr	r2, [pc, #88]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d106      	bne.n	800176e <HAL_ADC_IRQHandler+0x272>
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <HAL_ADC_IRQHandler+0x2bc>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f003 031f 	and.w	r3, r3, #31
 8001768:	2b09      	cmp	r3, #9
 800176a:	d010      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 800176c:	e005      	b.n	800177a <HAL_ADC_IRQHandler+0x27e>
 800176e:	4b13      	ldr	r3, [pc, #76]	; (80017bc <HAL_ADC_IRQHandler+0x2c0>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 031f 	and.w	r3, r3, #31
 8001776:	2b09      	cmp	r3, #9
 8001778:	d009      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001782:	d004      	beq.n	800178e <HAL_ADC_IRQHandler+0x292>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a0d      	ldr	r2, [pc, #52]	; (80017c0 <HAL_ADC_IRQHandler+0x2c4>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d104      	bne.n	8001798 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	e018      	b.n	80017ca <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017a0:	d004      	beq.n	80017ac <HAL_ADC_IRQHandler+0x2b0>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a03      	ldr	r2, [pc, #12]	; (80017b4 <HAL_ADC_IRQHandler+0x2b8>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d10b      	bne.n	80017c4 <HAL_ADC_IRQHandler+0x2c8>
 80017ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017b0:	e009      	b.n	80017c6 <HAL_ADC_IRQHandler+0x2ca>
 80017b2:	bf00      	nop
 80017b4:	50000100 	.word	0x50000100
 80017b8:	50000300 	.word	0x50000300
 80017bc:	50000700 	.word	0x50000700
 80017c0:	50000400 	.word	0x50000400
 80017c4:	4b92      	ldr	r3, [pc, #584]	; (8001a10 <HAL_ADC_IRQHandler+0x514>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	f040 80b0 	bne.w	800193a <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00d      	beq.n	8001800 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f040 80a3 	bne.w	800193a <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f040 809d 	bne.w	800193a <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001806:	2b00      	cmp	r3, #0
 8001808:	f000 8097 	beq.w	800193a <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001814:	d004      	beq.n	8001820 <HAL_ADC_IRQHandler+0x324>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a7e      	ldr	r2, [pc, #504]	; (8001a14 <HAL_ADC_IRQHandler+0x518>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d106      	bne.n	800182e <HAL_ADC_IRQHandler+0x332>
 8001820:	4b7d      	ldr	r3, [pc, #500]	; (8001a18 <HAL_ADC_IRQHandler+0x51c>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	2b00      	cmp	r3, #0
 800182a:	d03e      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 800182c:	e005      	b.n	800183a <HAL_ADC_IRQHandler+0x33e>
 800182e:	4b7b      	ldr	r3, [pc, #492]	; (8001a1c <HAL_ADC_IRQHandler+0x520>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 031f 	and.w	r3, r3, #31
 8001836:	2b00      	cmp	r3, #0
 8001838:	d037      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001842:	d004      	beq.n	800184e <HAL_ADC_IRQHandler+0x352>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a72      	ldr	r2, [pc, #456]	; (8001a14 <HAL_ADC_IRQHandler+0x518>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d106      	bne.n	800185c <HAL_ADC_IRQHandler+0x360>
 800184e:	4b72      	ldr	r3, [pc, #456]	; (8001a18 <HAL_ADC_IRQHandler+0x51c>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f003 031f 	and.w	r3, r3, #31
 8001856:	2b06      	cmp	r3, #6
 8001858:	d027      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 800185a:	e005      	b.n	8001868 <HAL_ADC_IRQHandler+0x36c>
 800185c:	4b6f      	ldr	r3, [pc, #444]	; (8001a1c <HAL_ADC_IRQHandler+0x520>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 031f 	and.w	r3, r3, #31
 8001864:	2b06      	cmp	r3, #6
 8001866:	d020      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001870:	d004      	beq.n	800187c <HAL_ADC_IRQHandler+0x380>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a67      	ldr	r2, [pc, #412]	; (8001a14 <HAL_ADC_IRQHandler+0x518>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d106      	bne.n	800188a <HAL_ADC_IRQHandler+0x38e>
 800187c:	4b66      	ldr	r3, [pc, #408]	; (8001a18 <HAL_ADC_IRQHandler+0x51c>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f003 031f 	and.w	r3, r3, #31
 8001884:	2b07      	cmp	r3, #7
 8001886:	d010      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 8001888:	e005      	b.n	8001896 <HAL_ADC_IRQHandler+0x39a>
 800188a:	4b64      	ldr	r3, [pc, #400]	; (8001a1c <HAL_ADC_IRQHandler+0x520>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f003 031f 	and.w	r3, r3, #31
 8001892:	2b07      	cmp	r3, #7
 8001894:	d009      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800189e:	d004      	beq.n	80018aa <HAL_ADC_IRQHandler+0x3ae>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a5a      	ldr	r2, [pc, #360]	; (8001a10 <HAL_ADC_IRQHandler+0x514>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d104      	bne.n	80018b4 <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	e00f      	b.n	80018d4 <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018bc:	d004      	beq.n	80018c8 <HAL_ADC_IRQHandler+0x3cc>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a54      	ldr	r2, [pc, #336]	; (8001a14 <HAL_ADC_IRQHandler+0x518>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d102      	bne.n	80018ce <HAL_ADC_IRQHandler+0x3d2>
 80018c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80018cc:	e000      	b.n	80018d0 <HAL_ADC_IRQHandler+0x3d4>
 80018ce:	4b50      	ldr	r3, [pc, #320]	; (8001a10 <HAL_ADC_IRQHandler+0x514>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d12d      	bne.n	800193a <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d11a      	bne.n	8001922 <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80018fa:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001900:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001910:	2b00      	cmp	r3, #0
 8001912:	d112      	bne.n	800193a <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	f043 0201 	orr.w	r2, r3, #1
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	641a      	str	r2, [r3, #64]	; 0x40
 8001920:	e00b      	b.n	800193a <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	f043 0210 	orr.w	r2, r3, #16
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	f043 0201 	orr.w	r2, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f000 f936 	bl	8001bac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2260      	movs	r2, #96	; 0x60
 8001946:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800194e:	2b00      	cmp	r3, #0
 8001950:	d011      	beq.n	8001976 <HAL_ADC_IRQHandler+0x47a>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001958:	2b00      	cmp	r3, #0
 800195a:	d00c      	beq.n	8001976 <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff f977 	bl	8000c5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2280      	movs	r2, #128	; 0x80
 8001974:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197c:	2b00      	cmp	r3, #0
 800197e:	d012      	beq.n	80019a6 <HAL_ADC_IRQHandler+0x4aa>
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00d      	beq.n	80019a6 <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f91c 	bl	8001bd4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019a4:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d012      	beq.n	80019d6 <HAL_ADC_IRQHandler+0x4da>
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00d      	beq.n	80019d6 <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f90e 	bl	8001be8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	f003 0310 	and.w	r3, r3, #16
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d04f      	beq.n	8001a80 <HAL_ADC_IRQHandler+0x584>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d04a      	beq.n	8001a80 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d102      	bne.n	80019f8 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 80019f2:	2301      	movs	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
 80019f6:	e02d      	b.n	8001a54 <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a00:	d004      	beq.n	8001a0c <HAL_ADC_IRQHandler+0x510>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a03      	ldr	r2, [pc, #12]	; (8001a14 <HAL_ADC_IRQHandler+0x518>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d109      	bne.n	8001a20 <HAL_ADC_IRQHandler+0x524>
 8001a0c:	4b02      	ldr	r3, [pc, #8]	; (8001a18 <HAL_ADC_IRQHandler+0x51c>)
 8001a0e:	e008      	b.n	8001a22 <HAL_ADC_IRQHandler+0x526>
 8001a10:	50000400 	.word	0x50000400
 8001a14:	50000100 	.word	0x50000100
 8001a18:	50000300 	.word	0x50000300
 8001a1c:	50000700 	.word	0x50000700
 8001a20:	4b28      	ldr	r3, [pc, #160]	; (8001ac4 <HAL_ADC_IRQHandler+0x5c8>)
 8001a22:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 031f 	and.w	r3, r3, #31
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d109      	bne.n	8001a44 <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d10a      	bne.n	8001a54 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61fb      	str	r3, [r7, #28]
 8001a42:	e007      	b.n	8001a54 <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8001a50:	2301      	movs	r3, #1
 8001a52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d10e      	bne.n	8001a78 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f043 0202 	orr.w	r2, r3, #2
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff f8fc 	bl	8000c70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d018      	beq.n	8001abc <HAL_ADC_IRQHandler+0x5c0>
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d013      	beq.n	8001abc <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa4:	f043 0208 	orr.w	r2, r3, #8
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f882 	bl	8001bc0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001abc:	bf00      	nop
 8001abe:	3720      	adds	r7, #32
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	50000700 	.word	0x50000700

08001ac8 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d101      	bne.n	8001ae4 <HAL_ADCEx_Calibration_Start+0x1c>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e05f      	b.n	8001ba4 <HAL_ADCEx_Calibration_Start+0xdc>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 fcc5 	bl	800247c <ADC_Disable>
 8001af2:	4603      	mov	r3, r0
 8001af4:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d14e      	bne.n	8001b9a <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2201      	movs	r2, #1
 8001b00:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001b10:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d107      	bne.n	8001b28 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b26:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b36:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001b38:	f7ff f87a 	bl	8000c30 <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b3e:	e01c      	b.n	8001b7a <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001b40:	f7ff f876 	bl	8000c30 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b0a      	cmp	r3, #10
 8001b4c:	d915      	bls.n	8001b7a <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b5c:	d10d      	bne.n	8001b7a <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f023 0312 	bic.w	r3, r3, #18
 8001b66:	f043 0210 	orr.w	r2, r3, #16
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e014      	b.n	8001ba4 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b88:	d0da      	beq.n	8001b40 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8e:	f023 0303 	bic.w	r3, r3, #3
 8001b92:	f043 0201 	orr.w	r2, r3, #1
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b09b      	sub	sp, #108	; 0x6c
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x22>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e2c8      	b.n	80021b0 <HAL_ADC_ConfigChannel+0x5b4>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	f040 82ac 	bne.w	800218e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	d81c      	bhi.n	8001c78 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	4413      	add	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	461a      	mov	r2, r3
 8001c52:	231f      	movs	r3, #31
 8001c54:	4093      	lsls	r3, r2
 8001c56:	43db      	mvns	r3, r3
 8001c58:	4019      	ands	r1, r3
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	6818      	ldr	r0, [r3, #0]
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	4613      	mov	r3, r2
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	4413      	add	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	631a      	str	r2, [r3, #48]	; 0x30
 8001c76:	e063      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	2b09      	cmp	r3, #9
 8001c7e:	d81e      	bhi.n	8001cbe <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	4413      	add	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	3b1e      	subs	r3, #30
 8001c94:	221f      	movs	r2, #31
 8001c96:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	4019      	ands	r1, r3
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	6818      	ldr	r0, [r3, #0]
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	3b1e      	subs	r3, #30
 8001cb0:	fa00 f203 	lsl.w	r2, r0, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	635a      	str	r2, [r3, #52]	; 0x34
 8001cbc:	e040      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b0e      	cmp	r3, #14
 8001cc4:	d81e      	bhi.n	8001d04 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	4413      	add	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	3b3c      	subs	r3, #60	; 0x3c
 8001cda:	221f      	movs	r2, #31
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	4019      	ands	r1, r3
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	4413      	add	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	3b3c      	subs	r3, #60	; 0x3c
 8001cf6:	fa00 f203 	lsl.w	r2, r0, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	639a      	str	r2, [r3, #56]	; 0x38
 8001d02:	e01d      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	3b5a      	subs	r3, #90	; 0x5a
 8001d18:	221f      	movs	r2, #31
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43db      	mvns	r3, r3
 8001d20:	4019      	ands	r1, r3
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6818      	ldr	r0, [r3, #0]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	3b5a      	subs	r3, #90	; 0x5a
 8001d34:	fa00 f203 	lsl.w	r2, r0, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f040 80e5 	bne.w	8001f1a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2b09      	cmp	r3, #9
 8001d56:	d91c      	bls.n	8001d92 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6999      	ldr	r1, [r3, #24]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	3b1e      	subs	r3, #30
 8001d6a:	2207      	movs	r2, #7
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	4019      	ands	r1, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	6898      	ldr	r0, [r3, #8]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	3b1e      	subs	r3, #30
 8001d84:	fa00 f203 	lsl.w	r2, r0, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	619a      	str	r2, [r3, #24]
 8001d90:	e019      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6959      	ldr	r1, [r3, #20]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	2207      	movs	r2, #7
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	4019      	ands	r1, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	6898      	ldr	r0, [r3, #8]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4613      	mov	r3, r2
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	4413      	add	r3, r2
 8001dba:	fa00 f203 	lsl.w	r2, r0, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	08db      	lsrs	r3, r3, #3
 8001dd2:	f003 0303 	and.w	r3, r3, #3
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d84f      	bhi.n	8001e88 <HAL_ADC_ConfigChannel+0x28c>
 8001de8:	a201      	add	r2, pc, #4	; (adr r2, 8001df0 <HAL_ADC_ConfigChannel+0x1f4>)
 8001dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dee:	bf00      	nop
 8001df0:	08001e01 	.word	0x08001e01
 8001df4:	08001e23 	.word	0x08001e23
 8001df8:	08001e45 	.word	0x08001e45
 8001dfc:	08001e67 	.word	0x08001e67
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e06:	4b99      	ldr	r3, [pc, #612]	; (800206c <HAL_ADC_ConfigChannel+0x470>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	0691      	lsls	r1, r2, #26
 8001e10:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e12:	430a      	orrs	r2, r1
 8001e14:	431a      	orrs	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e1e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e20:	e07b      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001e28:	4b90      	ldr	r3, [pc, #576]	; (800206c <HAL_ADC_ConfigChannel+0x470>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	683a      	ldr	r2, [r7, #0]
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	0691      	lsls	r1, r2, #26
 8001e32:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e34:	430a      	orrs	r2, r1
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e40:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e42:	e06a      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001e4a:	4b88      	ldr	r3, [pc, #544]	; (800206c <HAL_ADC_ConfigChannel+0x470>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	0691      	lsls	r1, r2, #26
 8001e54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e56:	430a      	orrs	r2, r1
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e62:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e64:	e059      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e6c:	4b7f      	ldr	r3, [pc, #508]	; (800206c <HAL_ADC_ConfigChannel+0x470>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	0691      	lsls	r1, r2, #26
 8001e76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e84:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e86:	e048      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	069b      	lsls	r3, r3, #26
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d107      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001eaa:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001eb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	069b      	lsls	r3, r3, #26
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ece:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ed6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	069b      	lsls	r3, r3, #26
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d107      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ef2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001efa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	069b      	lsls	r3, r3, #26
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d107      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f16:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001f18:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d108      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x33e>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x33e>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <HAL_ADC_ConfigChannel+0x340>
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f040 8131 	bne.w	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d00f      	beq.n	8001f6a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2201      	movs	r2, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43da      	mvns	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	400a      	ands	r2, r1
 8001f64:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001f68:	e049      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2201      	movs	r2, #1
 8001f78:	409a      	lsls	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b09      	cmp	r3, #9
 8001f8a:	d91c      	bls.n	8001fc6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6999      	ldr	r1, [r3, #24]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3b1b      	subs	r3, #27
 8001f9e:	2207      	movs	r2, #7
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	4019      	ands	r1, r3
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	6898      	ldr	r0, [r3, #8]
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4413      	add	r3, r2
 8001fb6:	3b1b      	subs	r3, #27
 8001fb8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	619a      	str	r2, [r3, #24]
 8001fc4:	e01b      	b.n	8001ffe <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6959      	ldr	r1, [r3, #20]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	4413      	add	r3, r2
 8001fd8:	2207      	movs	r2, #7
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	4019      	ands	r1, r3
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6898      	ldr	r0, [r3, #8]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	4613      	mov	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4413      	add	r3, r2
 8001ff2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002006:	d004      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x416>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a18      	ldr	r2, [pc, #96]	; (8002070 <HAL_ADC_ConfigChannel+0x474>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d101      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x41a>
 8002012:	4b18      	ldr	r3, [pc, #96]	; (8002074 <HAL_ADC_ConfigChannel+0x478>)
 8002014:	e000      	b.n	8002018 <HAL_ADC_ConfigChannel+0x41c>
 8002016:	4b18      	ldr	r3, [pc, #96]	; (8002078 <HAL_ADC_ConfigChannel+0x47c>)
 8002018:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b10      	cmp	r3, #16
 8002020:	d105      	bne.n	800202e <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800202a:	2b00      	cmp	r3, #0
 800202c:	d015      	beq.n	800205a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002032:	2b11      	cmp	r3, #17
 8002034:	d105      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002036:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800203e:	2b00      	cmp	r3, #0
 8002040:	d00b      	beq.n	800205a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002046:	2b12      	cmp	r3, #18
 8002048:	f040 80ac 	bne.w	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800204c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002054:	2b00      	cmp	r3, #0
 8002056:	f040 80a5 	bne.w	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002062:	d10b      	bne.n	800207c <HAL_ADC_ConfigChannel+0x480>
 8002064:	4b02      	ldr	r3, [pc, #8]	; (8002070 <HAL_ADC_ConfigChannel+0x474>)
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	e023      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x4b6>
 800206a:	bf00      	nop
 800206c:	83fff000 	.word	0x83fff000
 8002070:	50000100 	.word	0x50000100
 8002074:	50000300 	.word	0x50000300
 8002078:	50000700 	.word	0x50000700
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a4e      	ldr	r2, [pc, #312]	; (80021bc <HAL_ADC_ConfigChannel+0x5c0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d103      	bne.n	800208e <HAL_ADC_ConfigChannel+0x492>
 8002086:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	e011      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x4b6>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a4b      	ldr	r2, [pc, #300]	; (80021c0 <HAL_ADC_ConfigChannel+0x5c4>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d102      	bne.n	800209e <HAL_ADC_ConfigChannel+0x4a2>
 8002098:	4b4a      	ldr	r3, [pc, #296]	; (80021c4 <HAL_ADC_ConfigChannel+0x5c8>)
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	e009      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x4b6>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a48      	ldr	r2, [pc, #288]	; (80021c4 <HAL_ADC_ConfigChannel+0x5c8>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d102      	bne.n	80020ae <HAL_ADC_ConfigChannel+0x4b2>
 80020a8:	4b45      	ldr	r3, [pc, #276]	; (80021c0 <HAL_ADC_ConfigChannel+0x5c4>)
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e001      	b.n	80020b2 <HAL_ADC_ConfigChannel+0x4b6>
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 0303 	and.w	r3, r3, #3
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d108      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x4d6>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x4d6>
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x4d8>
 80020d2:	2300      	movs	r3, #0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d150      	bne.n	800217a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020d8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d010      	beq.n	8002100 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d107      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x4fe>
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d101      	bne.n	80020fa <HAL_ADC_ConfigChannel+0x4fe>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <HAL_ADC_ConfigChannel+0x500>
 80020fa:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d13c      	bne.n	800217a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b10      	cmp	r3, #16
 8002106:	d11d      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x548>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002110:	d118      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002112:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800211a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800211c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800211e:	4b2a      	ldr	r3, [pc, #168]	; (80021c8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a2a      	ldr	r2, [pc, #168]	; (80021cc <HAL_ADC_ConfigChannel+0x5d0>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	0c9a      	lsrs	r2, r3, #18
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002134:	e002      	b.n	800213c <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	3b01      	subs	r3, #1
 800213a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1f9      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002142:	e02e      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b11      	cmp	r3, #17
 800214a:	d10b      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x568>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002154:	d106      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800215e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002160:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002162:	e01e      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b12      	cmp	r3, #18
 800216a:	d11a      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800216c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002174:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002176:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002178:	e013      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f043 0220 	orr.w	r2, r3, #32
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800218c:	e00a      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f043 0220 	orr.w	r2, r3, #32
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80021a0:	e000      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80021a2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80021ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	376c      	adds	r7, #108	; 0x6c
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	50000100 	.word	0x50000100
 80021c0:	50000400 	.word	0x50000400
 80021c4:	50000500 	.word	0x50000500
 80021c8:	20000000 	.word	0x20000000
 80021cc:	431bde83 	.word	0x431bde83

080021d0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b099      	sub	sp, #100	; 0x64
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021e8:	d102      	bne.n	80021f0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80021ea:	4b6d      	ldr	r3, [pc, #436]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	e01a      	b.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a6a      	ldr	r2, [pc, #424]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d103      	bne.n	8002202 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80021fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	e011      	b.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a67      	ldr	r2, [pc, #412]	; (80023a4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d102      	bne.n	8002212 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800220c:	4b66      	ldr	r3, [pc, #408]	; (80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	e009      	b.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a64      	ldr	r2, [pc, #400]	; (80023a8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d102      	bne.n	8002222 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800221c:	4b61      	ldr	r3, [pc, #388]	; (80023a4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800221e:	60bb      	str	r3, [r7, #8]
 8002220:	e001      	b.n	8002226 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002222:	2300      	movs	r3, #0
 8002224:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e0b0      	b.n	8002392 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002236:	2b01      	cmp	r3, #1
 8002238:	d101      	bne.n	800223e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800223a:	2302      	movs	r3, #2
 800223c:	e0a9      	b.n	8002392 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	f040 808d 	bne.w	8002370 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	2b00      	cmp	r3, #0
 8002260:	f040 8086 	bne.w	8002370 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800226c:	d004      	beq.n	8002278 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a4b      	ldr	r2, [pc, #300]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d101      	bne.n	800227c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002278:	4b4c      	ldr	r3, [pc, #304]	; (80023ac <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800227a:	e000      	b.n	800227e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800227c:	4b4c      	ldr	r3, [pc, #304]	; (80023b0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800227e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d040      	beq.n	800230a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002288:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	6859      	ldr	r1, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800229a:	035b      	lsls	r3, r3, #13
 800229c:	430b      	orrs	r3, r1
 800229e:	431a      	orrs	r2, r3
 80022a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022a2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d108      	bne.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d101      	bne.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80022c0:	2301      	movs	r3, #1
 80022c2:	e000      	b.n	80022c6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80022c4:	2300      	movs	r3, #0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d15c      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d107      	bne.n	80022e6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80022e6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d14b      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80022ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80022f4:	f023 030f 	bic.w	r3, r3, #15
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	6811      	ldr	r1, [r2, #0]
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	6892      	ldr	r2, [r2, #8]
 8002300:	430a      	orrs	r2, r1
 8002302:	431a      	orrs	r2, r3
 8002304:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002306:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002308:	e03c      	b.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800230a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002312:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002314:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b01      	cmp	r3, #1
 8002322:	d108      	bne.n	8002336 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002332:	2301      	movs	r3, #1
 8002334:	e000      	b.n	8002338 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002336:	2300      	movs	r3, #0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d123      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d107      	bne.n	8002358 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002354:	2301      	movs	r3, #1
 8002356:	e000      	b.n	800235a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002358:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800235a:	2b00      	cmp	r3, #0
 800235c:	d112      	bne.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800235e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002366:	f023 030f 	bic.w	r3, r3, #15
 800236a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800236c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800236e:	e009      	b.n	8002384 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002374:	f043 0220 	orr.w	r2, r3, #32
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002382:	e000      	b.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002384:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800238e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002392:	4618      	mov	r0, r3
 8002394:	3764      	adds	r7, #100	; 0x64
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	50000100 	.word	0x50000100
 80023a4:	50000400 	.word	0x50000400
 80023a8:	50000500 	.word	0x50000500
 80023ac:	50000300 	.word	0x50000300
 80023b0:	50000700 	.word	0x50000700

080023b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d108      	bne.n	80023e0 <ADC_Enable+0x2c>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <ADC_Enable+0x2c>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <ADC_Enable+0x2e>
 80023e0:	2300      	movs	r3, #0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d143      	bne.n	800246e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	4b22      	ldr	r3, [pc, #136]	; (8002478 <ADC_Enable+0xc4>)
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00d      	beq.n	8002410 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	f043 0210 	orr.w	r2, r3, #16
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002404:	f043 0201 	orr.w	r2, r3, #1
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e02f      	b.n	8002470 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002420:	f7fe fc06 	bl	8000c30 <HAL_GetTick>
 8002424:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002426:	e01b      	b.n	8002460 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002428:	f7fe fc02 	bl	8000c30 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d914      	bls.n	8002460 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b01      	cmp	r3, #1
 8002442:	d00d      	beq.n	8002460 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f043 0210 	orr.w	r2, r3, #16
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e007      	b.n	8002470 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b01      	cmp	r3, #1
 800246c:	d1dc      	bne.n	8002428 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	8000003f 	.word	0x8000003f

0800247c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	2b01      	cmp	r3, #1
 8002494:	d108      	bne.n	80024a8 <ADC_Disable+0x2c>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <ADC_Disable+0x2c>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <ADC_Disable+0x2e>
 80024a8:	2300      	movs	r3, #0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d047      	beq.n	800253e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 030d 	and.w	r3, r3, #13
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d10f      	bne.n	80024dc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0202 	orr.w	r2, r2, #2
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2203      	movs	r2, #3
 80024d2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80024d4:	f7fe fbac 	bl	8000c30 <HAL_GetTick>
 80024d8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80024da:	e029      	b.n	8002530 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	f043 0210 	orr.w	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ec:	f043 0201 	orr.w	r2, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e023      	b.n	8002540 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024f8:	f7fe fb9a 	bl	8000c30 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d914      	bls.n	8002530 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f003 0301 	and.w	r3, r3, #1
 8002510:	2b01      	cmp	r3, #1
 8002512:	d10d      	bne.n	8002530 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002518:	f043 0210 	orr.w	r2, r3, #16
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002524:	f043 0201 	orr.w	r2, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e007      	b.n	8002540 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b01      	cmp	r3, #1
 800253c:	d0dc      	beq.n	80024f8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b00      	cmp	r3, #0
 800256a:	f000 809b 	beq.w	80026a4 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002578:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800257c:	d12a      	bne.n	80025d4 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002582:	2b01      	cmp	r3, #1
 8002584:	d126      	bne.n	80025d4 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 800258a:	2b01      	cmp	r3, #1
 800258c:	d122      	bne.n	80025d4 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 800258e:	230c      	movs	r3, #12
 8002590:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002592:	e014      	b.n	80025be <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	4a46      	ldr	r2, [pc, #280]	; (80026b0 <ADC_ConversionStop+0x168>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d90d      	bls.n	80025b8 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f043 0210 	orr.w	r2, r3, #16
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ac:	f043 0201 	orr.w	r2, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e076      	b.n	80026a6 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	3301      	adds	r3, #1
 80025bc:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c8:	2b40      	cmp	r3, #64	; 0x40
 80025ca:	d1e3      	bne.n	8002594 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2240      	movs	r2, #64	; 0x40
 80025d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	2b60      	cmp	r3, #96	; 0x60
 80025d8:	d015      	beq.n	8002606 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b04      	cmp	r3, #4
 80025e6:	d10e      	bne.n	8002606 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d107      	bne.n	8002606 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689a      	ldr	r2, [r3, #8]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0210 	orr.w	r2, r2, #16
 8002604:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	2b0c      	cmp	r3, #12
 800260a:	d015      	beq.n	8002638 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b08      	cmp	r3, #8
 8002618:	d10e      	bne.n	8002638 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002624:	2b00      	cmp	r3, #0
 8002626:	d107      	bne.n	8002638 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 0220 	orr.w	r2, r2, #32
 8002636:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b60      	cmp	r3, #96	; 0x60
 800263c:	d005      	beq.n	800264a <ADC_ConversionStop+0x102>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	2b6c      	cmp	r3, #108	; 0x6c
 8002642:	d105      	bne.n	8002650 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002644:	230c      	movs	r3, #12
 8002646:	617b      	str	r3, [r7, #20]
        break;
 8002648:	e005      	b.n	8002656 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800264a:	2308      	movs	r3, #8
 800264c:	617b      	str	r3, [r7, #20]
        break;
 800264e:	e002      	b.n	8002656 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002650:	2304      	movs	r3, #4
 8002652:	617b      	str	r3, [r7, #20]
        break;
 8002654:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002656:	f7fe faeb 	bl	8000c30 <HAL_GetTick>
 800265a:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800265c:	e01b      	b.n	8002696 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800265e:	f7fe fae7 	bl	8000c30 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b0b      	cmp	r3, #11
 800266a:	d914      	bls.n	8002696 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00d      	beq.n	8002696 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	f043 0210 	orr.w	r2, r3, #16
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f043 0201 	orr.w	r2, r3, #1
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e007      	b.n	80026a6 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d1dc      	bne.n	800265e <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	000993ff 	.word	0x000993ff

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	; (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	2b00      	cmp	r3, #0
 8002728:	db0b      	blt.n	8002742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	4907      	ldr	r1, [pc, #28]	; (8002750 <__NVIC_EnableIRQ+0x38>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2001      	movs	r0, #1
 800273a:	fa00 f202 	lsl.w	r2, r0, r2
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e100 	.word	0xe000e100

08002754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	6039      	str	r1, [r7, #0]
 800275e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	2b00      	cmp	r3, #0
 8002766:	db0a      	blt.n	800277e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	b2da      	uxtb	r2, r3
 800276c:	490c      	ldr	r1, [pc, #48]	; (80027a0 <__NVIC_SetPriority+0x4c>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	0112      	lsls	r2, r2, #4
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	440b      	add	r3, r1
 8002778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800277c:	e00a      	b.n	8002794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	4908      	ldr	r1, [pc, #32]	; (80027a4 <__NVIC_SetPriority+0x50>)
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	3b04      	subs	r3, #4
 800278c:	0112      	lsls	r2, r2, #4
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	440b      	add	r3, r1
 8002792:	761a      	strb	r2, [r3, #24]
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	e000e100 	.word	0xe000e100
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b089      	sub	sp, #36	; 0x24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f1c3 0307 	rsb	r3, r3, #7
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	bf28      	it	cs
 80027c6:	2304      	movcs	r3, #4
 80027c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	3304      	adds	r3, #4
 80027ce:	2b06      	cmp	r3, #6
 80027d0:	d902      	bls.n	80027d8 <NVIC_EncodePriority+0x30>
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3b03      	subs	r3, #3
 80027d6:	e000      	b.n	80027da <NVIC_EncodePriority+0x32>
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027dc:	f04f 32ff 	mov.w	r2, #4294967295
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43da      	mvns	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	401a      	ands	r2, r3
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f0:	f04f 31ff 	mov.w	r1, #4294967295
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	43d9      	mvns	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	4313      	orrs	r3, r2
         );
}
 8002802:	4618      	mov	r0, r3
 8002804:	3724      	adds	r7, #36	; 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3b01      	subs	r3, #1
 800281c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002820:	d301      	bcc.n	8002826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002822:	2301      	movs	r3, #1
 8002824:	e00f      	b.n	8002846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002826:	4a0a      	ldr	r2, [pc, #40]	; (8002850 <SysTick_Config+0x40>)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3b01      	subs	r3, #1
 800282c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800282e:	210f      	movs	r1, #15
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	f7ff ff8e 	bl	8002754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <SysTick_Config+0x40>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800283e:	4b04      	ldr	r3, [pc, #16]	; (8002850 <SysTick_Config+0x40>)
 8002840:	2207      	movs	r2, #7
 8002842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	e000e010 	.word	0xe000e010

08002854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ff29 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b086      	sub	sp, #24
 800286e:	af00      	add	r7, sp, #0
 8002870:	4603      	mov	r3, r0
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800287c:	f7ff ff3e 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	68b9      	ldr	r1, [r7, #8]
 8002886:	6978      	ldr	r0, [r7, #20]
 8002888:	f7ff ff8e 	bl	80027a8 <NVIC_EncodePriority>
 800288c:	4602      	mov	r2, r0
 800288e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002892:	4611      	mov	r1, r2
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff ff5d 	bl	8002754 <__NVIC_SetPriority>
}
 800289a:	bf00      	nop
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	4603      	mov	r3, r0
 80028aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff31 	bl	8002718 <__NVIC_EnableIRQ>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ffa2 	bl	8002810 <SysTick_Config>
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028e6:	e154      	b.n	8002b92 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	2101      	movs	r1, #1
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	fa01 f303 	lsl.w	r3, r1, r3
 80028f4:	4013      	ands	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 8146 	beq.w	8002b8c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d005      	beq.n	8002918 <HAL_GPIO_Init+0x40>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d130      	bne.n	800297a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800294e:	2201      	movs	r2, #1
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43db      	mvns	r3, r3
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	4013      	ands	r3, r2
 800295c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	091b      	lsrs	r3, r3, #4
 8002964:	f003 0201 	and.w	r2, r3, #1
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	2b03      	cmp	r3, #3
 8002984:	d017      	beq.n	80029b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	2203      	movs	r2, #3
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	693a      	ldr	r2, [r7, #16]
 800299a:	4013      	ands	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d123      	bne.n	8002a0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	08da      	lsrs	r2, r3, #3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	3208      	adds	r2, #8
 80029ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	220f      	movs	r2, #15
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	4013      	ands	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	691a      	ldr	r2, [r3, #16]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	08da      	lsrs	r2, r3, #3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	3208      	adds	r2, #8
 8002a04:	6939      	ldr	r1, [r7, #16]
 8002a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	2203      	movs	r2, #3
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f003 0203 	and.w	r2, r3, #3
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 80a0 	beq.w	8002b8c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4c:	4b58      	ldr	r3, [pc, #352]	; (8002bb0 <HAL_GPIO_Init+0x2d8>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a57      	ldr	r2, [pc, #348]	; (8002bb0 <HAL_GPIO_Init+0x2d8>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b55      	ldr	r3, [pc, #340]	; (8002bb0 <HAL_GPIO_Init+0x2d8>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a64:	4a53      	ldr	r2, [pc, #332]	; (8002bb4 <HAL_GPIO_Init+0x2dc>)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	089b      	lsrs	r3, r3, #2
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	220f      	movs	r2, #15
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a8e:	d019      	beq.n	8002ac4 <HAL_GPIO_Init+0x1ec>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a49      	ldr	r2, [pc, #292]	; (8002bb8 <HAL_GPIO_Init+0x2e0>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d013      	beq.n	8002ac0 <HAL_GPIO_Init+0x1e8>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	4a48      	ldr	r2, [pc, #288]	; (8002bbc <HAL_GPIO_Init+0x2e4>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d00d      	beq.n	8002abc <HAL_GPIO_Init+0x1e4>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a47      	ldr	r2, [pc, #284]	; (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d007      	beq.n	8002ab8 <HAL_GPIO_Init+0x1e0>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a46      	ldr	r2, [pc, #280]	; (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d101      	bne.n	8002ab4 <HAL_GPIO_Init+0x1dc>
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	e008      	b.n	8002ac6 <HAL_GPIO_Init+0x1ee>
 8002ab4:	2305      	movs	r3, #5
 8002ab6:	e006      	b.n	8002ac6 <HAL_GPIO_Init+0x1ee>
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e004      	b.n	8002ac6 <HAL_GPIO_Init+0x1ee>
 8002abc:	2302      	movs	r3, #2
 8002abe:	e002      	b.n	8002ac6 <HAL_GPIO_Init+0x1ee>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e000      	b.n	8002ac6 <HAL_GPIO_Init+0x1ee>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	f002 0203 	and.w	r2, r2, #3
 8002acc:	0092      	lsls	r2, r2, #2
 8002ace:	4093      	lsls	r3, r2
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ad6:	4937      	ldr	r1, [pc, #220]	; (8002bb4 <HAL_GPIO_Init+0x2dc>)
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	3302      	adds	r3, #2
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ae4:	4b38      	ldr	r3, [pc, #224]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	43db      	mvns	r3, r3
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	4013      	ands	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b08:	4a2f      	ldr	r2, [pc, #188]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b0e:	4b2e      	ldr	r3, [pc, #184]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	43db      	mvns	r3, r3
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b32:	4a25      	ldr	r2, [pc, #148]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b38:	4b23      	ldr	r3, [pc, #140]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	4013      	ands	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b5c:	4a1a      	ldr	r2, [pc, #104]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b62:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b86:	4a10      	ldr	r2, [pc, #64]	; (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	fa22 f303 	lsr.w	r3, r2, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f47f aea3 	bne.w	80028e8 <HAL_GPIO_Init+0x10>
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	371c      	adds	r7, #28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	48000400 	.word	0x48000400
 8002bbc:	48000800 	.word	0x48000800
 8002bc0:	48000c00 	.word	0x48000c00
 8002bc4:	48001000 	.word	0x48001000
 8002bc8:	40010400 	.word	0x40010400

08002bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	807b      	strh	r3, [r7, #2]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bdc:	787b      	ldrb	r3, [r7, #1]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002be2:	887a      	ldrh	r2, [r7, #2]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002be8:	e002      	b.n	8002bf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bea:	887a      	ldrh	r2, [r7, #2]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c0e:	887a      	ldrh	r2, [r7, #2]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4013      	ands	r3, r2
 8002c14:	041a      	lsls	r2, r3, #16
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	43d9      	mvns	r1, r3
 8002c1a:	887b      	ldrh	r3, [r7, #2]
 8002c1c:	400b      	ands	r3, r1
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	619a      	str	r2, [r3, #24]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c32:	b08b      	sub	sp, #44	; 0x2c
 8002c34:	af06      	add	r7, sp, #24
 8002c36:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e0c4      	b.n	8002dcc <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f008 fb7a 	bl	800b350 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2203      	movs	r2, #3
 8002c60:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f004 faf6 	bl	800725a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c6e:	2300      	movs	r3, #0
 8002c70:	73fb      	strb	r3, [r7, #15]
 8002c72:	e040      	b.n	8002cf6 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
 8002c76:	6879      	ldr	r1, [r7, #4]
 8002c78:	1c5a      	adds	r2, r3, #1
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	440b      	add	r3, r1
 8002c84:	3301      	adds	r3, #1
 8002c86:	2201      	movs	r2, #1
 8002c88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	1c5a      	adds	r2, r3, #1
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	7bfa      	ldrb	r2, [r7, #15]
 8002c9c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	440b      	add	r3, r1
 8002cae:	3303      	adds	r3, #3
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002cb4:	7bfa      	ldrb	r2, [r7, #15]
 8002cb6:	6879      	ldr	r1, [r7, #4]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	4413      	add	r3, r2
 8002cbe:	00db      	lsls	r3, r3, #3
 8002cc0:	440b      	add	r3, r1
 8002cc2:	3338      	adds	r3, #56	; 0x38
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002cc8:	7bfa      	ldrb	r2, [r7, #15]
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	440b      	add	r3, r1
 8002cd6:	333c      	adds	r3, #60	; 0x3c
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	440b      	add	r3, r1
 8002cea:	3340      	adds	r3, #64	; 0x40
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	7bfa      	ldrb	r2, [r7, #15]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d3b9      	bcc.n	8002c74 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
 8002d04:	e044      	b.n	8002d90 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d06:	7bfa      	ldrb	r2, [r7, #15]
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d1c:	7bfa      	ldrb	r2, [r7, #15]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	440b      	add	r3, r1
 8002d2a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002d2e:	7bfa      	ldrb	r2, [r7, #15]
 8002d30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d32:	7bfa      	ldrb	r2, [r7, #15]
 8002d34:	6879      	ldr	r1, [r7, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	00db      	lsls	r3, r3, #3
 8002d3e:	440b      	add	r3, r1
 8002d40:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002d44:	2200      	movs	r2, #0
 8002d46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	440b      	add	r3, r1
 8002d56:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002d5e:	7bfa      	ldrb	r2, [r7, #15]
 8002d60:	6879      	ldr	r1, [r7, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d74:	7bfa      	ldrb	r2, [r7, #15]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	440b      	add	r3, r1
 8002d82:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d8a:	7bfb      	ldrb	r3, [r7, #15]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	7bfa      	ldrb	r2, [r7, #15]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d3b5      	bcc.n	8002d06 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	687e      	ldr	r6, [r7, #4]
 8002da2:	466d      	mov	r5, sp
 8002da4:	f106 0410 	add.w	r4, r6, #16
 8002da8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002daa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	602b      	str	r3, [r5, #0]
 8002db0:	1d33      	adds	r3, r6, #4
 8002db2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002db4:	6838      	ldr	r0, [r7, #0]
 8002db6:	f004 fa6b 	bl	8007290 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002dd4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d101      	bne.n	8002dea <HAL_PCD_Start+0x16>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e016      	b.n	8002e18 <HAL_PCD_Start+0x44>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f004 fa18 	bl	800722c <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f008 fd44 	bl	800b88c <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f006 fcd8 	bl	80097be <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002e16:	2300      	movs	r3, #0
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f006 fcd1 	bl	80097d4 <USB_ReadInterrupts>
 8002e32:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 fab2 	bl	80033a8 <PCD_EP_ISR_Handler>

    return;
 8002e44:	e0bd      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d013      	beq.n	8002e78 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e62:	b292      	uxth	r2, r2
 8002e64:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f008 fb12 	bl	800b492 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002e6e:	2100      	movs	r1, #0
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 f8a9 	bl	8002fc8 <HAL_PCD_SetAddress>

    return;
 8002e76:	e0a4      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00c      	beq.n	8002e9c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e94:	b292      	uxth	r2, r2
 8002e96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002e9a:	e092      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00c      	beq.n	8002ec0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002eb8:	b292      	uxth	r2, r2
 8002eba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002ebe:	e080      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d027      	beq.n	8002f1a <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0204 	bic.w	r2, r2, #4
 8002edc:	b292      	uxth	r2, r2
 8002ede:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0208 	bic.w	r2, r2, #8
 8002ef4:	b292      	uxth	r2, r2
 8002ef6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f008 fb02 	bl	800b504 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f08:	b29a      	uxth	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f12:	b292      	uxth	r2, r2
 8002f14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002f18:	e053      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d027      	beq.n	8002f74 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f042 0208 	orr.w	r2, r2, #8
 8002f36:	b292      	uxth	r2, r2
 8002f38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f4e:	b292      	uxth	r2, r2
 8002f50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0204 	orr.w	r2, r2, #4
 8002f66:	b292      	uxth	r2, r2
 8002f68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f008 faaf 	bl	800b4d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002f72:	e026      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00f      	beq.n	8002f9e <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f90:	b292      	uxth	r2, r2
 8002f92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f008 fa6d 	bl	800b476 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002f9c:	e011      	b.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00c      	beq.n	8002fc2 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fba:	b292      	uxth	r2, r2
 8002fbc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8002fc0:	bf00      	nop
  }
}
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_PCD_SetAddress+0x1a>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e013      	b.n	800300a <HAL_PCD_SetAddress+0x42>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f006 fbcb 	bl	8009796 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
 800301a:	4608      	mov	r0, r1
 800301c:	4611      	mov	r1, r2
 800301e:	461a      	mov	r2, r3
 8003020:	4603      	mov	r3, r0
 8003022:	70fb      	strb	r3, [r7, #3]
 8003024:	460b      	mov	r3, r1
 8003026:	803b      	strh	r3, [r7, #0]
 8003028:	4613      	mov	r3, r2
 800302a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003030:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003034:	2b00      	cmp	r3, #0
 8003036:	da0e      	bge.n	8003056 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003038:	78fb      	ldrb	r3, [r7, #3]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	4413      	add	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	705a      	strb	r2, [r3, #1]
 8003054:	e00e      	b.n	8003074 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003056:	78fb      	ldrb	r3, [r7, #3]
 8003058:	f003 0207 	and.w	r2, r3, #7
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	4413      	add	r3, r2
 800306c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	b2da      	uxtb	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003080:	883a      	ldrh	r2, [r7, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	78ba      	ldrb	r2, [r7, #2]
 800308a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800308c:	78bb      	ldrb	r3, [r7, #2]
 800308e:	2b02      	cmp	r3, #2
 8003090:	d102      	bne.n	8003098 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d101      	bne.n	80030a6 <HAL_PCD_EP_Open+0x94>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e00e      	b.n	80030c4 <HAL_PCD_EP_Open+0xb2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68f9      	ldr	r1, [r7, #12]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f004 f90d 	bl	80072d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80030c2:	7afb      	ldrb	r3, [r7, #11]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	460b      	mov	r3, r1
 80030d6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80030d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	da0e      	bge.n	80030fe <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030e0:	78fb      	ldrb	r3, [r7, #3]
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	1c5a      	adds	r2, r3, #1
 80030e8:	4613      	mov	r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	4413      	add	r3, r2
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	4413      	add	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2201      	movs	r2, #1
 80030fa:	705a      	strb	r2, [r3, #1]
 80030fc:	e00e      	b.n	800311c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	f003 0207 	and.w	r2, r3, #7
 8003104:	4613      	mov	r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	4413      	add	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800311c:	78fb      	ldrb	r3, [r7, #3]
 800311e:	f003 0307 	and.w	r3, r3, #7
 8003122:	b2da      	uxtb	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_PCD_EP_Close+0x6a>
 8003132:	2302      	movs	r3, #2
 8003134:	e00e      	b.n	8003154 <HAL_PCD_EP_Close+0x88>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68f9      	ldr	r1, [r7, #12]
 8003144:	4618      	mov	r0, r3
 8003146:	f004 fc89 	bl	8007a5c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	603b      	str	r3, [r7, #0]
 8003168:	460b      	mov	r3, r1
 800316a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800316c:	7afb      	ldrb	r3, [r7, #11]
 800316e:	f003 0207 	and.w	r2, r3, #7
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	4413      	add	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2200      	movs	r2, #0
 8003194:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800319c:	7afb      	ldrb	r3, [r7, #11]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	b2da      	uxtb	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6979      	ldr	r1, [r7, #20]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f004 fe41 	bl	8007e36 <USB_EPStartXfer>

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
 80031c6:	460b      	mov	r3, r1
 80031c8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80031ca:	78fb      	ldrb	r3, [r7, #3]
 80031cc:	f003 0207 	and.w	r2, r3, #7
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	440b      	add	r3, r1
 80031dc:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80031e0:	681b      	ldr	r3, [r3, #0]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b086      	sub	sp, #24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	603b      	str	r3, [r7, #0]
 80031fa:	460b      	mov	r3, r1
 80031fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031fe:	7afb      	ldrb	r3, [r7, #11]
 8003200:	f003 0307 	and.w	r3, r3, #7
 8003204:	1c5a      	adds	r2, r3, #1
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4413      	add	r3, r2
 8003212:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2200      	movs	r2, #0
 8003232:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2201      	movs	r2, #1
 8003238:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800323a:	7afb      	ldrb	r3, [r7, #11]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	b2da      	uxtb	r2, r3
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6979      	ldr	r1, [r7, #20]
 800324c:	4618      	mov	r0, r3
 800324e:	f004 fdf2 	bl	8007e36 <USB_EPStartXfer>

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003268:	78fb      	ldrb	r3, [r7, #3]
 800326a:	f003 0207 	and.w	r2, r3, #7
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	429a      	cmp	r2, r3
 8003274:	d901      	bls.n	800327a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e03e      	b.n	80032f8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800327a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800327e:	2b00      	cmp	r3, #0
 8003280:	da0e      	bge.n	80032a0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003282:	78fb      	ldrb	r3, [r7, #3]
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	4613      	mov	r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	4413      	add	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	4413      	add	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2201      	movs	r2, #1
 800329c:	705a      	strb	r2, [r3, #1]
 800329e:	e00c      	b.n	80032ba <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80032a0:	78fa      	ldrb	r2, [r7, #3]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	00db      	lsls	r3, r3, #3
 80032aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2201      	movs	r2, #1
 80032be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032c0:	78fb      	ldrb	r3, [r7, #3]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_PCD_EP_SetStall+0x7e>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e00e      	b.n	80032f8 <HAL_PCD_EP_SetStall+0x9c>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68f9      	ldr	r1, [r7, #12]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f006 f955 	bl	8009598 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800330c:	78fb      	ldrb	r3, [r7, #3]
 800330e:	f003 020f 	and.w	r2, r3, #15
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	429a      	cmp	r2, r3
 8003318:	d901      	bls.n	800331e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e040      	b.n	80033a0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800331e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003322:	2b00      	cmp	r3, #0
 8003324:	da0e      	bge.n	8003344 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003326:	78fb      	ldrb	r3, [r7, #3]
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	1c5a      	adds	r2, r3, #1
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	00db      	lsls	r3, r3, #3
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	4413      	add	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2201      	movs	r2, #1
 8003340:	705a      	strb	r2, [r3, #1]
 8003342:	e00e      	b.n	8003362 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	f003 0207 	and.w	r2, r3, #7
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003368:	78fb      	ldrb	r3, [r7, #3]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	b2da      	uxtb	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_PCD_EP_ClrStall+0x82>
 800337e:	2302      	movs	r3, #2
 8003380:	e00e      	b.n	80033a0 <HAL_PCD_EP_ClrStall+0xa0>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68f9      	ldr	r1, [r7, #12]
 8003390:	4618      	mov	r0, r3
 8003392:	f006 f952 	bl	800963a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b096      	sub	sp, #88	; 0x58
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80033b0:	e3bf      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033ba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80033be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	f003 030f 	and.w	r3, r3, #15
 80033c8:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80033cc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f040 8179 	bne.w	80036c8 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80033d6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80033da:	f003 0310 	and.w	r3, r3, #16
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d152      	bne.n	8003488 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80033ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033f2:	81fb      	strh	r3, [r7, #14]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	89fb      	ldrh	r3, [r7, #14]
 80033fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003402:	b29b      	uxth	r3, r3
 8003404:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3328      	adds	r3, #40	; 0x28
 800340a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003414:	b29b      	uxth	r3, r3
 8003416:	461a      	mov	r2, r3
 8003418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	4413      	add	r3, r2
 8003420:	3302      	adds	r3, #2
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	4413      	add	r3, r2
 800342a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800342e:	881b      	ldrh	r3, [r3, #0]
 8003430:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003434:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003436:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003438:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800343a:	695a      	ldr	r2, [r3, #20]
 800343c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	441a      	add	r2, r3
 8003442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003444:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003446:	2100      	movs	r1, #0
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f007 fffa 	bl	800b442 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 836b 	beq.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
 800345c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	2b00      	cmp	r3, #0
 8003462:	f040 8366 	bne.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800346c:	b2db      	uxtb	r3, r3
 800346e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003472:	b2da      	uxtb	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	b292      	uxth	r2, r2
 800347a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003486:	e354      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800348e:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800349a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800349e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d034      	beq.n	8003510 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	461a      	mov	r2, r3
 80034b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	4413      	add	r3, r2
 80034ba:	3306      	adds	r3, #6
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	4413      	add	r3, r2
 80034c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034c8:	881b      	ldrh	r3, [r3, #0]
 80034ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034d0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6818      	ldr	r0, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80034dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034de:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80034e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034e2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	f006 f9cb 	bl	8009880 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80034f6:	4013      	ands	r3, r2
 80034f8:	823b      	strh	r3, [r7, #16]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	8a3a      	ldrh	r2, [r7, #16]
 8003500:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003504:	b292      	uxth	r2, r2
 8003506:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f007 ff6d 	bl	800b3e8 <HAL_PCD_SetupStageCallback>
 800350e:	e310      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003510:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003514:	2b00      	cmp	r3, #0
 8003516:	f280 830c 	bge.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	b29a      	uxth	r2, r3
 8003522:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003526:	4013      	ands	r3, r2
 8003528:	83fb      	strh	r3, [r7, #30]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	8bfa      	ldrh	r2, [r7, #30]
 8003530:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003534:	b292      	uxth	r2, r2
 8003536:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003540:	b29b      	uxth	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	00db      	lsls	r3, r3, #3
 800354a:	4413      	add	r3, r2
 800354c:	3306      	adds	r3, #6
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	4413      	add	r3, r2
 8003556:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800355a:	881b      	ldrh	r3, [r3, #0]
 800355c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003560:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003562:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003564:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d019      	beq.n	80035a0 <PCD_EP_ISR_Handler+0x1f8>
 800356c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d015      	beq.n	80035a0 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6818      	ldr	r0, [r3, #0]
 8003578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800357a:	6959      	ldr	r1, [r3, #20]
 800357c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800357e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003580:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003582:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003584:	b29b      	uxth	r3, r3
 8003586:	f006 f97b 	bl	8009880 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800358a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	441a      	add	r2, r3
 8003594:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003596:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003598:	2100      	movs	r1, #0
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f007 ff36 	bl	800b40c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	881b      	ldrh	r3, [r3, #0]
 80035a6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80035aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80035ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f040 82bd 	bne.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
 80035b8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80035bc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80035c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035c4:	f000 82b5 	beq.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	4413      	add	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	801a      	strh	r2, [r3, #0]
 80035f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	2b3e      	cmp	r3, #62	; 0x3e
 80035fe:	d91d      	bls.n	800363c <PCD_EP_ISR_Handler+0x294>
 8003600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	095b      	lsrs	r3, r3, #5
 8003606:	647b      	str	r3, [r7, #68]	; 0x44
 8003608:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f003 031f 	and.w	r3, r3, #31
 8003610:	2b00      	cmp	r3, #0
 8003612:	d102      	bne.n	800361a <PCD_EP_ISR_Handler+0x272>
 8003614:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003616:	3b01      	subs	r3, #1
 8003618:	647b      	str	r3, [r7, #68]	; 0x44
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	b29a      	uxth	r2, r3
 8003620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003622:	b29b      	uxth	r3, r3
 8003624:	029b      	lsls	r3, r3, #10
 8003626:	b29b      	uxth	r3, r3
 8003628:	4313      	orrs	r3, r2
 800362a:	b29b      	uxth	r3, r3
 800362c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003630:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003634:	b29a      	uxth	r2, r3
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	801a      	strh	r2, [r3, #0]
 800363a:	e026      	b.n	800368a <PCD_EP_ISR_Handler+0x2e2>
 800363c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10a      	bne.n	800365a <PCD_EP_ISR_Handler+0x2b2>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	881b      	ldrh	r3, [r3, #0]
 8003648:	b29b      	uxth	r3, r3
 800364a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800364e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003652:	b29a      	uxth	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	801a      	strh	r2, [r3, #0]
 8003658:	e017      	b.n	800368a <PCD_EP_ISR_Handler+0x2e2>
 800365a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	085b      	lsrs	r3, r3, #1
 8003660:	647b      	str	r3, [r7, #68]	; 0x44
 8003662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <PCD_EP_ISR_Handler+0x2cc>
 800366e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003670:	3301      	adds	r3, #1
 8003672:	647b      	str	r3, [r7, #68]	; 0x44
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	881b      	ldrh	r3, [r3, #0]
 8003678:	b29a      	uxth	r2, r3
 800367a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800367c:	b29b      	uxth	r3, r3
 800367e:	029b      	lsls	r3, r3, #10
 8003680:	b29b      	uxth	r3, r3
 8003682:	4313      	orrs	r3, r2
 8003684:	b29a      	uxth	r2, r3
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	b29b      	uxth	r3, r3
 8003692:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800369a:	827b      	strh	r3, [r7, #18]
 800369c:	8a7b      	ldrh	r3, [r7, #18]
 800369e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80036a2:	827b      	strh	r3, [r7, #18]
 80036a4:	8a7b      	ldrh	r3, [r7, #18]
 80036a6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80036aa:	827b      	strh	r3, [r7, #18]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	8a7b      	ldrh	r3, [r7, #18]
 80036b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	8013      	strh	r3, [r2, #0]
 80036c6:	e234      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	461a      	mov	r2, r3
 80036ce:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	4413      	add	r3, r2
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80036dc:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f280 80fc 	bge.w	80038de <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	461a      	mov	r2, r3
 80036ec:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80036fc:	4013      	ands	r3, r2
 80036fe:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003714:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003718:	b292      	uxth	r2, r2
 800371a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800371c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003720:	4613      	mov	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	4413      	add	r3, r2
 8003730:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003732:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003734:	7b1b      	ldrb	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d125      	bne.n	8003786 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003742:	b29b      	uxth	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	4413      	add	r3, r2
 800374e:	3306      	adds	r3, #6
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	6812      	ldr	r2, [r2, #0]
 8003756:	4413      	add	r3, r2
 8003758:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003762:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003766:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 8092 	beq.w	8003894 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003776:	6959      	ldr	r1, [r3, #20]
 8003778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800377a:	88da      	ldrh	r2, [r3, #6]
 800377c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003780:	f006 f87e 	bl	8009880 <USB_ReadPMA>
 8003784:	e086      	b.n	8003894 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003788:	78db      	ldrb	r3, [r3, #3]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d10a      	bne.n	80037a4 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800378e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003792:	461a      	mov	r2, r3
 8003794:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f9d9 	bl	8003b4e <HAL_PCD_EP_DB_Receive>
 800379c:	4603      	mov	r3, r0
 800379e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80037a2:	e077      	b.n	8003894 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	461a      	mov	r2, r3
 80037aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	441a      	add	r2, r3
 80037d0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80037d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80037d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80037dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037e0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d024      	beq.n	800384c <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800380a:	b29b      	uxth	r3, r3
 800380c:	461a      	mov	r2, r3
 800380e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4413      	add	r3, r2
 8003816:	3302      	adds	r3, #2
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6812      	ldr	r2, [r2, #0]
 800381e:	4413      	add	r3, r2
 8003820:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003824:	881b      	ldrh	r3, [r3, #0]
 8003826:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800382a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800382e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003832:	2b00      	cmp	r3, #0
 8003834:	d02e      	beq.n	8003894 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800383c:	6959      	ldr	r1, [r3, #20]
 800383e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003840:	891a      	ldrh	r2, [r3, #8]
 8003842:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003846:	f006 f81b 	bl	8009880 <USB_ReadPMA>
 800384a:	e023      	b.n	8003894 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003854:	b29b      	uxth	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4413      	add	r3, r2
 8003860:	3306      	adds	r3, #6
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6812      	ldr	r2, [r2, #0]
 8003868:	4413      	add	r3, r2
 800386a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003874:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003878:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800387c:	2b00      	cmp	r3, #0
 800387e:	d009      	beq.n	8003894 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003886:	6959      	ldr	r1, [r3, #20]
 8003888:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800388a:	895a      	ldrh	r2, [r3, #10]
 800388c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003890:	f005 fff6 	bl	8009880 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003894:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800389c:	441a      	add	r2, r3
 800389e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80038a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a4:	695a      	ldr	r2, [r3, #20]
 80038a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80038aa:	441a      	add	r2, r3
 80038ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038ae:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80038b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <PCD_EP_ISR_Handler+0x51c>
 80038b8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80038bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d206      	bcs.n	80038d2 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80038c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f007 fd9e 	bl	800b40c <HAL_PCD_DataOutStageCallback>
 80038d0:	e005      	b.n	80038de <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038d8:	4618      	mov	r0, r3
 80038da:	f004 faac 	bl	8007e36 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80038de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80038e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 8123 	beq.w	8003b32 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 80038ec:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	4413      	add	r3, r2
 80038fe:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	461a      	mov	r2, r3
 8003906:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	b29b      	uxth	r3, r3
 8003912:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	441a      	add	r2, r3
 800392c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8003930:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003934:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003938:	b29b      	uxth	r3, r3
 800393a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800393c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800393e:	78db      	ldrb	r3, [r3, #3]
 8003940:	2b01      	cmp	r3, #1
 8003942:	f040 80a2 	bne.w	8003a8a <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8003946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003948:	2200      	movs	r2, #0
 800394a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800394c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800394e:	7b1b      	ldrb	r3, [r3, #12]
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 8093 	beq.w	8003a7c <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003956:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800395a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d046      	beq.n	80039f0 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003964:	785b      	ldrb	r3, [r3, #1]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d126      	bne.n	80039b8 <PCD_EP_ISR_Handler+0x610>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	627b      	str	r3, [r7, #36]	; 0x24
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003978:	b29b      	uxth	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397e:	4413      	add	r3, r2
 8003980:	627b      	str	r3, [r7, #36]	; 0x24
 8003982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	011a      	lsls	r2, r3, #4
 8003988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398a:	4413      	add	r3, r2
 800398c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003990:	623b      	str	r3, [r7, #32]
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	881b      	ldrh	r3, [r3, #0]
 8003996:	b29b      	uxth	r3, r3
 8003998:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800399c:	b29a      	uxth	r2, r3
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	801a      	strh	r2, [r3, #0]
 80039a2:	6a3b      	ldr	r3, [r7, #32]
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80039ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	6a3b      	ldr	r3, [r7, #32]
 80039b4:	801a      	strh	r2, [r3, #0]
 80039b6:	e061      	b.n	8003a7c <PCD_EP_ISR_Handler+0x6d4>
 80039b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039ba:	785b      	ldrb	r3, [r3, #1]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d15d      	bne.n	8003a7c <PCD_EP_ISR_Handler+0x6d4>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	461a      	mov	r2, r3
 80039d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d4:	4413      	add	r3, r2
 80039d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	011a      	lsls	r2, r3, #4
 80039de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e0:	4413      	add	r3, r2
 80039e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80039e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ea:	2200      	movs	r2, #0
 80039ec:	801a      	strh	r2, [r3, #0]
 80039ee:	e045      	b.n	8003a7c <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039f8:	785b      	ldrb	r3, [r3, #1]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d126      	bne.n	8003a4c <PCD_EP_ISR_Handler+0x6a4>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	637b      	str	r3, [r7, #52]	; 0x34
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	461a      	mov	r2, r3
 8003a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a12:	4413      	add	r3, r2
 8003a14:	637b      	str	r3, [r7, #52]	; 0x34
 8003a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	011a      	lsls	r2, r3, #4
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a1e:	4413      	add	r3, r2
 8003a20:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003a24:	633b      	str	r3, [r7, #48]	; 0x30
 8003a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a34:	801a      	strh	r2, [r3, #0]
 8003a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a48:	801a      	strh	r2, [r3, #0]
 8003a4a:	e017      	b.n	8003a7c <PCD_EP_ISR_Handler+0x6d4>
 8003a4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a4e:	785b      	ldrb	r3, [r3, #1]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d113      	bne.n	8003a7c <PCD_EP_ISR_Handler+0x6d4>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a62:	4413      	add	r3, r2
 8003a64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	011a      	lsls	r2, r3, #4
 8003a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a6e:	4413      	add	r3, r2
 8003a70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003a74:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	2200      	movs	r2, #0
 8003a7a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	4619      	mov	r1, r3
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f007 fcdd 	bl	800b442 <HAL_PCD_DataInStageCallback>
 8003a88:	e053      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003a8a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d146      	bne.n	8003b24 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4413      	add	r3, r2
 8003aaa:	3302      	adds	r3, #2
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6812      	ldr	r2, [r2, #0]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003abe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8003ac2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ac4:	699a      	ldr	r2, [r3, #24]
 8003ac6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d907      	bls.n	8003ade <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8003ace:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ad0:	699a      	ldr	r2, [r3, #24]
 8003ad2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003ad6:	1ad2      	subs	r2, r2, r3
 8003ad8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ada:	619a      	str	r2, [r3, #24]
 8003adc:	e002      	b.n	8003ae4 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8003ade:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003ae4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d106      	bne.n	8003afa <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003aec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	4619      	mov	r1, r3
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f007 fca5 	bl	800b442 <HAL_PCD_DataInStageCallback>
 8003af8:	e01b      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003afa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003b02:	441a      	add	r2, r3
 8003b04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b06:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003b08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b0a:	69da      	ldr	r2, [r3, #28]
 8003b0c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003b10:	441a      	add	r2, r3
 8003b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b14:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f004 f98a 	bl	8007e36 <USB_EPStartXfer>
 8003b22:	e006      	b.n	8003b32 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003b24:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003b28:	461a      	mov	r2, r3
 8003b2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f000 f91b 	bl	8003d68 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	b21b      	sxth	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f6ff ac37 	blt.w	80033b2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3758      	adds	r7, #88	; 0x58
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b088      	sub	sp, #32
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b5c:	88fb      	ldrh	r3, [r7, #6]
 8003b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d07e      	beq.n	8003c64 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	4413      	add	r3, r2
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	6812      	ldr	r2, [r2, #0]
 8003b82:	4413      	add	r3, r2
 8003b84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b8e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	699a      	ldr	r2, [r3, #24]
 8003b94:	8b7b      	ldrh	r3, [r7, #26]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d306      	bcc.n	8003ba8 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	8b7b      	ldrh	r3, [r7, #26]
 8003ba0:	1ad2      	subs	r2, r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	619a      	str	r2, [r3, #24]
 8003ba6:	e002      	b.n	8003bae <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2200      	movs	r2, #0
 8003bac:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d123      	bne.n	8003bfe <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	881b      	ldrh	r3, [r3, #0]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd0:	833b      	strh	r3, [r7, #24]
 8003bd2:	8b3b      	ldrh	r3, [r7, #24]
 8003bd4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003bd8:	833b      	strh	r3, [r7, #24]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	009b      	lsls	r3, r3, #2
 8003be6:	441a      	add	r2, r3
 8003be8:	8b3b      	ldrh	r3, [r7, #24]
 8003bea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003bee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01f      	beq.n	8003c48 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	4413      	add	r3, r2
 8003c16:	881b      	ldrh	r3, [r3, #0]
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c22:	82fb      	strh	r3, [r7, #22]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	441a      	add	r2, r3
 8003c32:	8afb      	ldrh	r3, [r7, #22]
 8003c34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003c38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003c3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c40:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c48:	8b7b      	ldrh	r3, [r7, #26]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 8087 	beq.w	8003d5e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6818      	ldr	r0, [r3, #0]
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	6959      	ldr	r1, [r3, #20]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	891a      	ldrh	r2, [r3, #8]
 8003c5c:	8b7b      	ldrh	r3, [r7, #26]
 8003c5e:	f005 fe0f 	bl	8009880 <USB_ReadPMA>
 8003c62:	e07c      	b.n	8003d5e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	461a      	mov	r2, r3
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	4413      	add	r3, r2
 8003c78:	3306      	adds	r3, #6
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c86:	881b      	ldrh	r3, [r3, #0]
 8003c88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c8c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	8b7b      	ldrh	r3, [r7, #26]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d306      	bcc.n	8003ca6 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	699a      	ldr	r2, [r3, #24]
 8003c9c:	8b7b      	ldrh	r3, [r7, #26]
 8003c9e:	1ad2      	subs	r2, r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	619a      	str	r2, [r3, #24]
 8003ca4:	e002      	b.n	8003cac <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d123      	bne.n	8003cfc <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cce:	83fb      	strh	r3, [r7, #30]
 8003cd0:	8bfb      	ldrh	r3, [r7, #30]
 8003cd2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003cd6:	83fb      	strh	r3, [r7, #30]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	441a      	add	r2, r3
 8003ce6:	8bfb      	ldrh	r3, [r7, #30]
 8003ce8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003cfc:	88fb      	ldrh	r3, [r7, #6]
 8003cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d11f      	bne.n	8003d46 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	4413      	add	r3, r2
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d20:	83bb      	strh	r3, [r7, #28]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	441a      	add	r2, r3
 8003d30:	8bbb      	ldrh	r3, [r7, #28]
 8003d32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003d36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003d3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d3e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003d46:	8b7b      	ldrh	r3, [r7, #26]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6818      	ldr	r0, [r3, #0]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	6959      	ldr	r1, [r3, #20]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	895a      	ldrh	r2, [r3, #10]
 8003d58:	8b7b      	ldrh	r3, [r7, #26]
 8003d5a:	f005 fd91 	bl	8009880 <USB_ReadPMA>
    }
  }

  return count;
 8003d5e:	8b7b      	ldrh	r3, [r7, #26]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3720      	adds	r7, #32
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b0a4      	sub	sp, #144	; 0x90
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	4613      	mov	r3, r2
 8003d74:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 81dd 	beq.w	800413c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	4413      	add	r3, r2
 8003d96:	3302      	adds	r3, #2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	6812      	ldr	r2, [r2, #0]
 8003d9e:	4413      	add	r3, r2
 8003da0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003daa:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d907      	bls.n	8003dca <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	699a      	ldr	r2, [r3, #24]
 8003dbe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003dc2:	1ad2      	subs	r2, r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	619a      	str	r2, [r3, #24]
 8003dc8:	e002      	b.n	8003dd0 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f040 80b9 	bne.w	8003f4c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	785b      	ldrb	r3, [r3, #1]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d126      	bne.n	8003e30 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	461a      	mov	r2, r3
 8003df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df6:	4413      	add	r3, r2
 8003df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	011a      	lsls	r2, r3, #4
 8003e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e02:	4413      	add	r3, r2
 8003e04:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e08:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e18:	801a      	strh	r2, [r3, #0]
 8003e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e1c:	881b      	ldrh	r3, [r3, #0]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e2c:	801a      	strh	r2, [r3, #0]
 8003e2e:	e01a      	b.n	8003e66 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	785b      	ldrb	r3, [r3, #1]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d116      	bne.n	8003e66 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	637b      	str	r3, [r7, #52]	; 0x34
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	461a      	mov	r2, r3
 8003e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e4c:	4413      	add	r3, r2
 8003e4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	011a      	lsls	r2, r3, #4
 8003e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e58:	4413      	add	r3, r2
 8003e5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003e5e:	633b      	str	r3, [r7, #48]	; 0x30
 8003e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e62:	2200      	movs	r2, #0
 8003e64:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	785b      	ldrb	r3, [r3, #1]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d126      	bne.n	8003ec2 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	61fb      	str	r3, [r7, #28]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	4413      	add	r3, r2
 8003e8a:	61fb      	str	r3, [r7, #28]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	011a      	lsls	r2, r3, #4
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	4413      	add	r3, r2
 8003e96:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003e9a:	61bb      	str	r3, [r7, #24]
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	881b      	ldrh	r3, [r3, #0]
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	801a      	strh	r2, [r3, #0]
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	881b      	ldrh	r3, [r3, #0]
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	801a      	strh	r2, [r3, #0]
 8003ec0:	e017      	b.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	785b      	ldrb	r3, [r3, #1]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d113      	bne.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed8:	4413      	add	r3, r2
 8003eda:	627b      	str	r3, [r7, #36]	; 0x24
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	011a      	lsls	r2, r3, #4
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee4:	4413      	add	r3, r2
 8003ee6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003eea:	623b      	str	r3, [r7, #32]
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f007 faa2 	bl	800b442 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 82fc 	beq.w	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	881b      	ldrh	r3, [r3, #0]
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f24:	82fb      	strh	r3, [r7, #22]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	441a      	add	r2, r3
 8003f34:	8afb      	ldrh	r3, [r7, #22]
 8003f36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	8013      	strh	r3, [r2, #0]
 8003f4a:	e2da      	b.n	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003f4c:	88fb      	ldrh	r3, [r7, #6]
 8003f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d021      	beq.n	8003f9a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	4413      	add	r3, r2
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f70:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	441a      	add	r2, r3
 8003f82:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8003f86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	f040 82ae 	bne.w	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	695a      	ldr	r2, [r3, #20]
 8003faa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003fae:	441a      	add	r2, r3
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	69da      	ldr	r2, [r3, #28]
 8003fb8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003fbc:	441a      	add	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	6a1a      	ldr	r2, [r3, #32]
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d30b      	bcc.n	8003fe6 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	6a1a      	ldr	r2, [r3, #32]
 8003fda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003fde:	1ad2      	subs	r2, r2, r3
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	621a      	str	r2, [r3, #32]
 8003fe4:	e017      	b.n	8004016 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d108      	bne.n	8004000 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003fee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8003ff2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003ffe:	e00a      	b.n	8004016 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	6a1b      	ldr	r3, [r3, #32]
 800400c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2200      	movs	r2, #0
 8004014:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	785b      	ldrb	r3, [r3, #1]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d165      	bne.n	80040ea <HAL_PCD_EP_DB_Transmit+0x382>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800402c:	b29b      	uxth	r3, r3
 800402e:	461a      	mov	r2, r3
 8004030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004032:	4413      	add	r3, r2
 8004034:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	011a      	lsls	r2, r3, #4
 800403c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800403e:	4413      	add	r3, r2
 8004040:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004044:	63bb      	str	r3, [r7, #56]	; 0x38
 8004046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004050:	b29a      	uxth	r2, r3
 8004052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004054:	801a      	strh	r2, [r3, #0]
 8004056:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800405a:	2b3e      	cmp	r3, #62	; 0x3e
 800405c:	d91d      	bls.n	800409a <HAL_PCD_EP_DB_Transmit+0x332>
 800405e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	64bb      	str	r3, [r7, #72]	; 0x48
 8004066:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	2b00      	cmp	r3, #0
 8004070:	d102      	bne.n	8004078 <HAL_PCD_EP_DB_Transmit+0x310>
 8004072:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004074:	3b01      	subs	r3, #1
 8004076:	64bb      	str	r3, [r7, #72]	; 0x48
 8004078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	b29a      	uxth	r2, r3
 800407e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004080:	b29b      	uxth	r3, r3
 8004082:	029b      	lsls	r3, r3, #10
 8004084:	b29b      	uxth	r3, r3
 8004086:	4313      	orrs	r3, r2
 8004088:	b29b      	uxth	r3, r3
 800408a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800408e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004092:	b29a      	uxth	r2, r3
 8004094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004096:	801a      	strh	r2, [r3, #0]
 8004098:	e044      	b.n	8004124 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800409a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10a      	bne.n	80040b8 <HAL_PCD_EP_DB_Transmit+0x350>
 80040a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b4:	801a      	strh	r2, [r3, #0]
 80040b6:	e035      	b.n	8004124 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80040b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80040bc:	085b      	lsrs	r3, r3, #1
 80040be:	64bb      	str	r3, [r7, #72]	; 0x48
 80040c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_PCD_EP_DB_Transmit+0x36a>
 80040cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ce:	3301      	adds	r3, #1
 80040d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80040d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d4:	881b      	ldrh	r3, [r3, #0]
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040da:	b29b      	uxth	r3, r3
 80040dc:	029b      	lsls	r3, r3, #10
 80040de:	b29b      	uxth	r3, r3
 80040e0:	4313      	orrs	r3, r2
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e6:	801a      	strh	r2, [r3, #0]
 80040e8:	e01c      	b.n	8004124 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	785b      	ldrb	r3, [r3, #1]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d118      	bne.n	8004124 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	647b      	str	r3, [r7, #68]	; 0x44
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004100:	b29b      	uxth	r3, r3
 8004102:	461a      	mov	r2, r3
 8004104:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004106:	4413      	add	r3, r2
 8004108:	647b      	str	r3, [r7, #68]	; 0x44
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	011a      	lsls	r2, r3, #4
 8004110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004112:	4413      	add	r3, r2
 8004114:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004118:	643b      	str	r3, [r7, #64]	; 0x40
 800411a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800411e:	b29a      	uxth	r2, r3
 8004120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004122:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6818      	ldr	r0, [r3, #0]
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	6959      	ldr	r1, [r3, #20]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	891a      	ldrh	r2, [r3, #8]
 8004130:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004134:	b29b      	uxth	r3, r3
 8004136:	f005 fb5d 	bl	80097f4 <USB_WritePMA>
 800413a:	e1e2      	b.n	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004144:	b29b      	uxth	r3, r3
 8004146:	461a      	mov	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	4413      	add	r3, r2
 8004150:	3306      	adds	r3, #6
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	6812      	ldr	r2, [r2, #0]
 8004158:	4413      	add	r3, r2
 800415a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004164:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	699a      	ldr	r2, [r3, #24]
 800416c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004170:	429a      	cmp	r2, r3
 8004172:	d307      	bcc.n	8004184 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	699a      	ldr	r2, [r3, #24]
 8004178:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800417c:	1ad2      	subs	r2, r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	619a      	str	r2, [r3, #24]
 8004182:	e002      	b.n	800418a <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2200      	movs	r2, #0
 8004188:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	2b00      	cmp	r3, #0
 8004190:	f040 80c0 	bne.w	8004314 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	785b      	ldrb	r3, [r3, #1]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d126      	bne.n	80041ea <HAL_PCD_EP_DB_Transmit+0x482>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041b0:	4413      	add	r3, r2
 80041b2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	011a      	lsls	r2, r3, #4
 80041ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041bc:	4413      	add	r3, r2
 80041be:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80041c2:	67bb      	str	r3, [r7, #120]	; 0x78
 80041c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041d2:	801a      	strh	r2, [r3, #0]
 80041d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041d6:	881b      	ldrh	r3, [r3, #0]
 80041d8:	b29b      	uxth	r3, r3
 80041da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041e2:	b29a      	uxth	r2, r3
 80041e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041e6:	801a      	strh	r2, [r3, #0]
 80041e8:	e01a      	b.n	8004220 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	785b      	ldrb	r3, [r3, #1]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d116      	bne.n	8004220 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	667b      	str	r3, [r7, #100]	; 0x64
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004200:	b29b      	uxth	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004206:	4413      	add	r3, r2
 8004208:	667b      	str	r3, [r7, #100]	; 0x64
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	011a      	lsls	r2, r3, #4
 8004210:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004212:	4413      	add	r3, r2
 8004214:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004218:	663b      	str	r3, [r7, #96]	; 0x60
 800421a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800421c:	2200      	movs	r2, #0
 800421e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	677b      	str	r3, [r7, #116]	; 0x74
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	785b      	ldrb	r3, [r3, #1]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d12b      	bne.n	8004286 <HAL_PCD_EP_DB_Transmit+0x51e>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800423c:	b29b      	uxth	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004242:	4413      	add	r3, r2
 8004244:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	011a      	lsls	r2, r3, #4
 800424c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800424e:	4413      	add	r3, r2
 8004250:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004254:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004258:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800425c:	881b      	ldrh	r3, [r3, #0]
 800425e:	b29b      	uxth	r3, r3
 8004260:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004264:	b29a      	uxth	r2, r3
 8004266:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800426a:	801a      	strh	r2, [r3, #0]
 800426c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	b29b      	uxth	r3, r3
 8004274:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004278:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800427c:	b29a      	uxth	r2, r3
 800427e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004282:	801a      	strh	r2, [r3, #0]
 8004284:	e017      	b.n	80042b6 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	785b      	ldrb	r3, [r3, #1]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d113      	bne.n	80042b6 <HAL_PCD_EP_DB_Transmit+0x54e>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004296:	b29b      	uxth	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800429c:	4413      	add	r3, r2
 800429e:	677b      	str	r3, [r7, #116]	; 0x74
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	011a      	lsls	r2, r3, #4
 80042a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042a8:	4413      	add	r3, r2
 80042aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80042ae:	673b      	str	r3, [r7, #112]	; 0x70
 80042b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042b2:	2200      	movs	r2, #0
 80042b4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	4619      	mov	r1, r3
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f007 f8c0 	bl	800b442 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f040 811a 	bne.w	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	881b      	ldrh	r3, [r3, #0]
 80042de:	b29b      	uxth	r3, r3
 80042e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e8:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	461a      	mov	r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	441a      	add	r2, r3
 80042fa:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80042fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004302:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004306:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800430a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800430e:	b29b      	uxth	r3, r3
 8004310:	8013      	strh	r3, [r2, #0]
 8004312:	e0f6      	b.n	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004314:	88fb      	ldrh	r3, [r7, #6]
 8004316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d121      	bne.n	8004362 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	b29b      	uxth	r3, r3
 8004330:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004334:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004338:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	461a      	mov	r2, r3
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	441a      	add	r2, r3
 800434a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800434e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004352:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004356:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800435a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800435e:	b29b      	uxth	r3, r3
 8004360:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004368:	2b01      	cmp	r3, #1
 800436a:	f040 80ca 	bne.w	8004502 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	695a      	ldr	r2, [r3, #20]
 8004372:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004376:	441a      	add	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	69da      	ldr	r2, [r3, #28]
 8004380:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004384:	441a      	add	r2, r3
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	6a1a      	ldr	r2, [r3, #32]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	429a      	cmp	r2, r3
 8004394:	d30b      	bcc.n	80043ae <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	6a1a      	ldr	r2, [r3, #32]
 80043a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043a6:	1ad2      	subs	r2, r2, r3
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	621a      	str	r2, [r3, #32]
 80043ac:	e017      	b.n	80043de <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d108      	bne.n	80043c8 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80043b6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80043ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80043c6:	e00a      	b.n	80043de <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2200      	movs	r2, #0
 80043d4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	657b      	str	r3, [r7, #84]	; 0x54
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	785b      	ldrb	r3, [r3, #1]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d165      	bne.n	80044b8 <HAL_PCD_EP_DB_Transmit+0x750>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	461a      	mov	r2, r3
 80043fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004400:	4413      	add	r3, r2
 8004402:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	011a      	lsls	r2, r3, #4
 800440a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800440c:	4413      	add	r3, r2
 800440e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004412:	65bb      	str	r3, [r7, #88]	; 0x58
 8004414:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	b29b      	uxth	r3, r3
 800441a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800441e:	b29a      	uxth	r2, r3
 8004420:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004422:	801a      	strh	r2, [r3, #0]
 8004424:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004428:	2b3e      	cmp	r3, #62	; 0x3e
 800442a:	d91d      	bls.n	8004468 <HAL_PCD_EP_DB_Transmit+0x700>
 800442c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004430:	095b      	lsrs	r3, r3, #5
 8004432:	66bb      	str	r3, [r7, #104]	; 0x68
 8004434:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004438:	f003 031f 	and.w	r3, r3, #31
 800443c:	2b00      	cmp	r3, #0
 800443e:	d102      	bne.n	8004446 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004440:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004442:	3b01      	subs	r3, #1
 8004444:	66bb      	str	r3, [r7, #104]	; 0x68
 8004446:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	b29a      	uxth	r2, r3
 800444c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800444e:	b29b      	uxth	r3, r3
 8004450:	029b      	lsls	r3, r3, #10
 8004452:	b29b      	uxth	r3, r3
 8004454:	4313      	orrs	r3, r2
 8004456:	b29b      	uxth	r3, r3
 8004458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800445c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004460:	b29a      	uxth	r2, r3
 8004462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004464:	801a      	strh	r2, [r3, #0]
 8004466:	e041      	b.n	80044ec <HAL_PCD_EP_DB_Transmit+0x784>
 8004468:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10a      	bne.n	8004486 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004470:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004472:	881b      	ldrh	r3, [r3, #0]
 8004474:	b29b      	uxth	r3, r3
 8004476:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800447a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800447e:	b29a      	uxth	r2, r3
 8004480:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004482:	801a      	strh	r2, [r3, #0]
 8004484:	e032      	b.n	80044ec <HAL_PCD_EP_DB_Transmit+0x784>
 8004486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800448a:	085b      	lsrs	r3, r3, #1
 800448c:	66bb      	str	r3, [r7, #104]	; 0x68
 800448e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d002      	beq.n	80044a0 <HAL_PCD_EP_DB_Transmit+0x738>
 800449a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800449c:	3301      	adds	r3, #1
 800449e:	66bb      	str	r3, [r7, #104]	; 0x68
 80044a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	029b      	lsls	r3, r3, #10
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	4313      	orrs	r3, r2
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044b4:	801a      	strh	r2, [r3, #0]
 80044b6:	e019      	b.n	80044ec <HAL_PCD_EP_DB_Transmit+0x784>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	785b      	ldrb	r3, [r3, #1]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d115      	bne.n	80044ec <HAL_PCD_EP_DB_Transmit+0x784>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044ce:	4413      	add	r3, r2
 80044d0:	657b      	str	r3, [r7, #84]	; 0x54
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	011a      	lsls	r2, r3, #4
 80044d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044da:	4413      	add	r3, r2
 80044dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80044e0:	653b      	str	r3, [r7, #80]	; 0x50
 80044e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044ea:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6818      	ldr	r0, [r3, #0]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	6959      	ldr	r1, [r3, #20]
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	895a      	ldrh	r2, [r3, #10]
 80044f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	f005 f979 	bl	80097f4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	4413      	add	r3, r2
 8004510:	881b      	ldrh	r3, [r3, #0]
 8004512:	b29b      	uxth	r3, r3
 8004514:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800451c:	82bb      	strh	r3, [r7, #20]
 800451e:	8abb      	ldrh	r3, [r7, #20]
 8004520:	f083 0310 	eor.w	r3, r3, #16
 8004524:	82bb      	strh	r3, [r7, #20]
 8004526:	8abb      	ldrh	r3, [r7, #20]
 8004528:	f083 0320 	eor.w	r3, r3, #32
 800452c:	82bb      	strh	r3, [r7, #20]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	461a      	mov	r2, r3
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	441a      	add	r2, r3
 800453c:	8abb      	ldrh	r3, [r7, #20]
 800453e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004542:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004546:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800454a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800454e:	b29b      	uxth	r3, r3
 8004550:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3790      	adds	r7, #144	; 0x90
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	607b      	str	r3, [r7, #4]
 8004566:	460b      	mov	r3, r1
 8004568:	817b      	strh	r3, [r7, #10]
 800456a:	4613      	mov	r3, r2
 800456c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800456e:	897b      	ldrh	r3, [r7, #10]
 8004570:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00b      	beq.n	8004592 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800457a:	897b      	ldrh	r3, [r7, #10]
 800457c:	f003 0307 	and.w	r3, r3, #7
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	e009      	b.n	80045a6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004592:	897a      	ldrh	r2, [r7, #10]
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4413      	add	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80045a6:	893b      	ldrh	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d107      	bne.n	80045bc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2200      	movs	r2, #0
 80045b0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	80da      	strh	r2, [r3, #6]
 80045ba:	e00b      	b.n	80045d4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	2201      	movs	r2, #1
 80045c0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	0c1b      	lsrs	r3, r3, #16
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	371c      	adds	r7, #28
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
	...

080045e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045f4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d102      	bne.n	800460a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	f001 b823 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800460a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800460e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 817d 	beq.w	800491a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004620:	4bbc      	ldr	r3, [pc, #752]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 030c 	and.w	r3, r3, #12
 8004628:	2b04      	cmp	r3, #4
 800462a:	d00c      	beq.n	8004646 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800462c:	4bb9      	ldr	r3, [pc, #740]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 030c 	and.w	r3, r3, #12
 8004634:	2b08      	cmp	r3, #8
 8004636:	d15c      	bne.n	80046f2 <HAL_RCC_OscConfig+0x10e>
 8004638:	4bb6      	ldr	r3, [pc, #728]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004644:	d155      	bne.n	80046f2 <HAL_RCC_OscConfig+0x10e>
 8004646:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800464a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004652:	fa93 f3a3 	rbit	r3, r3
 8004656:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800465a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800465e:	fab3 f383 	clz	r3, r3
 8004662:	b2db      	uxtb	r3, r3
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	b2db      	uxtb	r3, r3
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b01      	cmp	r3, #1
 8004670:	d102      	bne.n	8004678 <HAL_RCC_OscConfig+0x94>
 8004672:	4ba8      	ldr	r3, [pc, #672]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	e015      	b.n	80046a4 <HAL_RCC_OscConfig+0xc0>
 8004678:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800467c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004680:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004684:	fa93 f3a3 	rbit	r3, r3
 8004688:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800468c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004690:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004694:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004698:	fa93 f3a3 	rbit	r3, r3
 800469c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80046a0:	4b9c      	ldr	r3, [pc, #624]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80046a8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80046ac:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80046b0:	fa92 f2a2 	rbit	r2, r2
 80046b4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80046b8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80046bc:	fab2 f282 	clz	r2, r2
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	f042 0220 	orr.w	r2, r2, #32
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	f002 021f 	and.w	r2, r2, #31
 80046cc:	2101      	movs	r1, #1
 80046ce:	fa01 f202 	lsl.w	r2, r1, r2
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 811f 	beq.w	8004918 <HAL_RCC_OscConfig+0x334>
 80046da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f040 8116 	bne.w	8004918 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f000 bfaf 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004702:	d106      	bne.n	8004712 <HAL_RCC_OscConfig+0x12e>
 8004704:	4b83      	ldr	r3, [pc, #524]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a82      	ldr	r2, [pc, #520]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800470a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800470e:	6013      	str	r3, [r2, #0]
 8004710:	e036      	b.n	8004780 <HAL_RCC_OscConfig+0x19c>
 8004712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004716:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10c      	bne.n	800473c <HAL_RCC_OscConfig+0x158>
 8004722:	4b7c      	ldr	r3, [pc, #496]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a7b      	ldr	r2, [pc, #492]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004728:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	4b79      	ldr	r3, [pc, #484]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a78      	ldr	r2, [pc, #480]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004734:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	e021      	b.n	8004780 <HAL_RCC_OscConfig+0x19c>
 800473c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004740:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800474c:	d10c      	bne.n	8004768 <HAL_RCC_OscConfig+0x184>
 800474e:	4b71      	ldr	r3, [pc, #452]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a70      	ldr	r2, [pc, #448]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004754:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004758:	6013      	str	r3, [r2, #0]
 800475a:	4b6e      	ldr	r3, [pc, #440]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a6d      	ldr	r2, [pc, #436]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004764:	6013      	str	r3, [r2, #0]
 8004766:	e00b      	b.n	8004780 <HAL_RCC_OscConfig+0x19c>
 8004768:	4b6a      	ldr	r3, [pc, #424]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a69      	ldr	r2, [pc, #420]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800476e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004772:	6013      	str	r3, [r2, #0]
 8004774:	4b67      	ldr	r3, [pc, #412]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a66      	ldr	r2, [pc, #408]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 800477a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800477e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004780:	4b64      	ldr	r3, [pc, #400]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004784:	f023 020f 	bic.w	r2, r3, #15
 8004788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800478c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	495f      	ldr	r1, [pc, #380]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004796:	4313      	orrs	r3, r2
 8004798:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800479a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800479e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d059      	beq.n	800485e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047aa:	f7fc fa41 	bl	8000c30 <HAL_GetTick>
 80047ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047b2:	e00a      	b.n	80047ca <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047b4:	f7fc fa3c 	bl	8000c30 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b64      	cmp	r3, #100	; 0x64
 80047c2:	d902      	bls.n	80047ca <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	f000 bf43 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 80047ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047ce:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80047d6:	fa93 f3a3 	rbit	r3, r3
 80047da:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80047de:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047e2:	fab3 f383 	clz	r3, r3
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	095b      	lsrs	r3, r3, #5
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	f043 0301 	orr.w	r3, r3, #1
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d102      	bne.n	80047fc <HAL_RCC_OscConfig+0x218>
 80047f6:	4b47      	ldr	r3, [pc, #284]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	e015      	b.n	8004828 <HAL_RCC_OscConfig+0x244>
 80047fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004800:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004804:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004808:	fa93 f3a3 	rbit	r3, r3
 800480c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004810:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004814:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004818:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800481c:	fa93 f3a3 	rbit	r3, r3
 8004820:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004824:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 8004826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004828:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800482c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004830:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004834:	fa92 f2a2 	rbit	r2, r2
 8004838:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800483c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004840:	fab2 f282 	clz	r2, r2
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	f042 0220 	orr.w	r2, r2, #32
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	f002 021f 	and.w	r2, r2, #31
 8004850:	2101      	movs	r1, #1
 8004852:	fa01 f202 	lsl.w	r2, r1, r2
 8004856:	4013      	ands	r3, r2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0ab      	beq.n	80047b4 <HAL_RCC_OscConfig+0x1d0>
 800485c:	e05d      	b.n	800491a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485e:	f7fc f9e7 	bl	8000c30 <HAL_GetTick>
 8004862:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	e00a      	b.n	800487e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004868:	f7fc f9e2 	bl	8000c30 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b64      	cmp	r3, #100	; 0x64
 8004876:	d902      	bls.n	800487e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004878:	2303      	movs	r3, #3
 800487a:	f000 bee9 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 800487e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004882:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004886:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800488a:	fa93 f3a3 	rbit	r3, r3
 800488e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004892:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004896:	fab3 f383 	clz	r3, r3
 800489a:	b2db      	uxtb	r3, r3
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d102      	bne.n	80048b0 <HAL_RCC_OscConfig+0x2cc>
 80048aa:	4b1a      	ldr	r3, [pc, #104]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	e015      	b.n	80048dc <HAL_RCC_OscConfig+0x2f8>
 80048b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048b4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80048bc:	fa93 f3a3 	rbit	r3, r3
 80048c0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80048c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048c8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80048cc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80048d0:	fa93 f3a3 	rbit	r3, r3
 80048d4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80048d8:	4b0e      	ldr	r3, [pc, #56]	; (8004914 <HAL_RCC_OscConfig+0x330>)
 80048da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048e0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80048e4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80048e8:	fa92 f2a2 	rbit	r2, r2
 80048ec:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80048f0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80048f4:	fab2 f282 	clz	r2, r2
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	f042 0220 	orr.w	r2, r2, #32
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	f002 021f 	and.w	r2, r2, #31
 8004904:	2101      	movs	r1, #1
 8004906:	fa01 f202 	lsl.w	r2, r1, r2
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1ab      	bne.n	8004868 <HAL_RCC_OscConfig+0x284>
 8004910:	e003      	b.n	800491a <HAL_RCC_OscConfig+0x336>
 8004912:	bf00      	nop
 8004914:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800491a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800491e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 817d 	beq.w	8004c2a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004930:	4ba6      	ldr	r3, [pc, #664]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800493c:	4ba3      	ldr	r3, [pc, #652]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f003 030c 	and.w	r3, r3, #12
 8004944:	2b08      	cmp	r3, #8
 8004946:	d172      	bne.n	8004a2e <HAL_RCC_OscConfig+0x44a>
 8004948:	4ba0      	ldr	r3, [pc, #640]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d16c      	bne.n	8004a2e <HAL_RCC_OscConfig+0x44a>
 8004954:	2302      	movs	r3, #2
 8004956:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800495e:	fa93 f3a3 	rbit	r3, r3
 8004962:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004966:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800496a:	fab3 f383 	clz	r3, r3
 800496e:	b2db      	uxtb	r3, r3
 8004970:	095b      	lsrs	r3, r3, #5
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b01      	cmp	r3, #1
 800497c:	d102      	bne.n	8004984 <HAL_RCC_OscConfig+0x3a0>
 800497e:	4b93      	ldr	r3, [pc, #588]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	e013      	b.n	80049ac <HAL_RCC_OscConfig+0x3c8>
 8004984:	2302      	movs	r3, #2
 8004986:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004996:	2302      	movs	r3, #2
 8004998:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800499c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80049a0:	fa93 f3a3 	rbit	r3, r3
 80049a4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80049a8:	4b88      	ldr	r3, [pc, #544]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 80049aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ac:	2202      	movs	r2, #2
 80049ae:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80049b2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80049b6:	fa92 f2a2 	rbit	r2, r2
 80049ba:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80049be:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80049c2:	fab2 f282 	clz	r2, r2
 80049c6:	b2d2      	uxtb	r2, r2
 80049c8:	f042 0220 	orr.w	r2, r2, #32
 80049cc:	b2d2      	uxtb	r2, r2
 80049ce:	f002 021f 	and.w	r2, r2, #31
 80049d2:	2101      	movs	r1, #1
 80049d4:	fa01 f202 	lsl.w	r2, r1, r2
 80049d8:	4013      	ands	r3, r2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00a      	beq.n	80049f4 <HAL_RCC_OscConfig+0x410>
 80049de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d002      	beq.n	80049f4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f000 be2e 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f4:	4b75      	ldr	r3, [pc, #468]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	21f8      	movs	r1, #248	; 0xf8
 8004a0a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004a12:	fa91 f1a1 	rbit	r1, r1
 8004a16:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004a1a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004a1e:	fab1 f181 	clz	r1, r1
 8004a22:	b2c9      	uxtb	r1, r1
 8004a24:	408b      	lsls	r3, r1
 8004a26:	4969      	ldr	r1, [pc, #420]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2c:	e0fd      	b.n	8004c2a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a32:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8088 	beq.w	8004b50 <HAL_RCC_OscConfig+0x56c>
 8004a40:	2301      	movs	r3, #1
 8004a42:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a46:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004a52:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a56:	fab3 f383 	clz	r3, r3
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a60:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	461a      	mov	r2, r3
 8004a68:	2301      	movs	r3, #1
 8004a6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a6c:	f7fc f8e0 	bl	8000c30 <HAL_GetTick>
 8004a70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a74:	e00a      	b.n	8004a8c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a76:	f7fc f8db 	bl	8000c30 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d902      	bls.n	8004a8c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	f000 bde2 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a92:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004a96:	fa93 f3a3 	rbit	r3, r3
 8004a9a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004a9e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aa2:	fab3 f383 	clz	r3, r3
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	095b      	lsrs	r3, r3, #5
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d102      	bne.n	8004abc <HAL_RCC_OscConfig+0x4d8>
 8004ab6:	4b45      	ldr	r3, [pc, #276]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	e013      	b.n	8004ae4 <HAL_RCC_OscConfig+0x500>
 8004abc:	2302      	movs	r3, #2
 8004abe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004ac6:	fa93 f3a3 	rbit	r3, r3
 8004aca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004ace:	2302      	movs	r3, #2
 8004ad0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004ad4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004ad8:	fa93 f3a3 	rbit	r3, r3
 8004adc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004ae0:	4b3a      	ldr	r3, [pc, #232]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae4:	2202      	movs	r2, #2
 8004ae6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004aea:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004aee:	fa92 f2a2 	rbit	r2, r2
 8004af2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004af6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004afa:	fab2 f282 	clz	r2, r2
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	f042 0220 	orr.w	r2, r2, #32
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	f002 021f 	and.w	r2, r2, #31
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b10:	4013      	ands	r3, r2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0af      	beq.n	8004a76 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b16:	4b2d      	ldr	r3, [pc, #180]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	695b      	ldr	r3, [r3, #20]
 8004b2a:	21f8      	movs	r1, #248	; 0xf8
 8004b2c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b30:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004b34:	fa91 f1a1 	rbit	r1, r1
 8004b38:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004b3c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004b40:	fab1 f181 	clz	r1, r1
 8004b44:	b2c9      	uxtb	r1, r1
 8004b46:	408b      	lsls	r3, r1
 8004b48:	4920      	ldr	r1, [pc, #128]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	600b      	str	r3, [r1, #0]
 8004b4e:	e06c      	b.n	8004c2a <HAL_RCC_OscConfig+0x646>
 8004b50:	2301      	movs	r3, #1
 8004b52:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004b5a:	fa93 f3a3 	rbit	r3, r3
 8004b5e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004b62:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b66:	fab3 f383 	clz	r3, r3
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b70:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	461a      	mov	r2, r3
 8004b78:	2300      	movs	r3, #0
 8004b7a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7c:	f7fc f858 	bl	8000c30 <HAL_GetTick>
 8004b80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b84:	e00a      	b.n	8004b9c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b86:	f7fc f853 	bl	8000c30 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d902      	bls.n	8004b9c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	f000 bd5a 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 8004b9c:	2302      	movs	r3, #2
 8004b9e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004ba6:	fa93 f3a3 	rbit	r3, r3
 8004baa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bb2:	fab3 f383 	clz	r3, r3
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d104      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x5ec>
 8004bc6:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <HAL_RCC_OscConfig+0x5e8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	e015      	b.n	8004bf8 <HAL_RCC_OscConfig+0x614>
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004bda:	fa93 f3a3 	rbit	r3, r3
 8004bde:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004be2:	2302      	movs	r3, #2
 8004be4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004be8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004bec:	fa93 f3a3 	rbit	r3, r3
 8004bf0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004bf4:	4bc8      	ldr	r3, [pc, #800]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004bfe:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004c02:	fa92 f2a2 	rbit	r2, r2
 8004c06:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004c0a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004c0e:	fab2 f282 	clz	r2, r2
 8004c12:	b2d2      	uxtb	r2, r2
 8004c14:	f042 0220 	orr.w	r2, r2, #32
 8004c18:	b2d2      	uxtb	r2, r2
 8004c1a:	f002 021f 	and.w	r2, r2, #31
 8004c1e:	2101      	movs	r1, #1
 8004c20:	fa01 f202 	lsl.w	r2, r1, r2
 8004c24:	4013      	ands	r3, r2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1ad      	bne.n	8004b86 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0308 	and.w	r3, r3, #8
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 8110 	beq.w	8004e60 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d079      	beq.n	8004d44 <HAL_RCC_OscConfig+0x760>
 8004c50:	2301      	movs	r3, #1
 8004c52:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c5a:	fa93 f3a3 	rbit	r3, r3
 8004c5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004c62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c66:	fab3 f383 	clz	r3, r3
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4bab      	ldr	r3, [pc, #684]	; (8004f1c <HAL_RCC_OscConfig+0x938>)
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	461a      	mov	r2, r3
 8004c76:	2301      	movs	r3, #1
 8004c78:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c7a:	f7fb ffd9 	bl	8000c30 <HAL_GetTick>
 8004c7e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c84:	f7fb ffd4 	bl	8000c30 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d902      	bls.n	8004c9a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	f000 bcdb 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 8004c9a:	2302      	movs	r3, #2
 8004c9c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004ca4:	fa93 f3a3 	rbit	r3, r3
 8004ca8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004cac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cb0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cbc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	fa93 f2a3 	rbit	r2, r3
 8004cc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004cd8:	2202      	movs	r2, #2
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ce0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	fa93 f2a3 	rbit	r2, r3
 8004cea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004cf2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf4:	4b88      	ldr	r3, [pc, #544]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cfc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004d00:	2102      	movs	r1, #2
 8004d02:	6019      	str	r1, [r3, #0]
 8004d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d08:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	fa93 f1a3 	rbit	r1, r3
 8004d12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d16:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004d1a:	6019      	str	r1, [r3, #0]
  return result;
 8004d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d20:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	fab3 f383 	clz	r3, r3
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	f003 031f 	and.w	r3, r3, #31
 8004d36:	2101      	movs	r1, #1
 8004d38:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0a0      	beq.n	8004c84 <HAL_RCC_OscConfig+0x6a0>
 8004d42:	e08d      	b.n	8004e60 <HAL_RCC_OscConfig+0x87c>
 8004d44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d48:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d54:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	fa93 f2a3 	rbit	r2, r3
 8004d5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d62:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004d66:	601a      	str	r2, [r3, #0]
  return result;
 8004d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004d70:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d72:	fab3 f383 	clz	r3, r3
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b68      	ldr	r3, [pc, #416]	; (8004f1c <HAL_RCC_OscConfig+0x938>)
 8004d7c:	4413      	add	r3, r2
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	461a      	mov	r2, r3
 8004d82:	2300      	movs	r3, #0
 8004d84:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d86:	f7fb ff53 	bl	8000c30 <HAL_GetTick>
 8004d8a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d8e:	e00a      	b.n	8004da6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d90:	f7fb ff4e 	bl	8000c30 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d902      	bls.n	8004da6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	f000 bc55 	b.w	8005650 <HAL_RCC_OscConfig+0x106c>
 8004da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004daa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004dae:	2202      	movs	r2, #2
 8004db0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004db6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	fa93 f2a3 	rbit	r2, r3
 8004dc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dce:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dda:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	fa93 f2a3 	rbit	r2, r3
 8004de4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004de8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004df2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004df6:	2202      	movs	r2, #2
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	fa93 f2a3 	rbit	r2, r3
 8004e08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e0c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004e10:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e12:	4b41      	ldr	r3, [pc, #260]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004e14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004e1e:	2102      	movs	r1, #2
 8004e20:	6019      	str	r1, [r3, #0]
 8004e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e26:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	fa93 f1a3 	rbit	r1, r3
 8004e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e34:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004e38:	6019      	str	r1, [r3, #0]
  return result;
 8004e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e3e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	fab3 f383 	clz	r3, r3
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	f003 031f 	and.w	r3, r3, #31
 8004e54:	2101      	movs	r1, #1
 8004e56:	fa01 f303 	lsl.w	r3, r1, r3
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d197      	bne.n	8004d90 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 81a1 	beq.w	80051b8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e76:	2300      	movs	r3, #0
 8004e78:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e7c:	4b26      	ldr	r3, [pc, #152]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d116      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e88:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	4a22      	ldr	r2, [pc, #136]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004e8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e92:	61d3      	str	r3, [r2, #28]
 8004e94:	4b20      	ldr	r3, [pc, #128]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004e96:	69db      	ldr	r3, [r3, #28]
 8004e98:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eaa:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004eae:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <HAL_RCC_OscConfig+0x93c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d11a      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ec2:	4b17      	ldr	r3, [pc, #92]	; (8004f20 <HAL_RCC_OscConfig+0x93c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a16      	ldr	r2, [pc, #88]	; (8004f20 <HAL_RCC_OscConfig+0x93c>)
 8004ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ecc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ece:	f7fb feaf 	bl	8000c30 <HAL_GetTick>
 8004ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ed6:	e009      	b.n	8004eec <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ed8:	f7fb feaa 	bl	8000c30 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b64      	cmp	r3, #100	; 0x64
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e3b1      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eec:	4b0c      	ldr	r3, [pc, #48]	; (8004f20 <HAL_RCC_OscConfig+0x93c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0ef      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d10d      	bne.n	8004f24 <HAL_RCC_OscConfig+0x940>
 8004f08:	4b03      	ldr	r3, [pc, #12]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	4a02      	ldr	r2, [pc, #8]	; (8004f18 <HAL_RCC_OscConfig+0x934>)
 8004f0e:	f043 0301 	orr.w	r3, r3, #1
 8004f12:	6213      	str	r3, [r2, #32]
 8004f14:	e03c      	b.n	8004f90 <HAL_RCC_OscConfig+0x9ac>
 8004f16:	bf00      	nop
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	10908120 	.word	0x10908120
 8004f20:	40007000 	.word	0x40007000
 8004f24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f28:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10c      	bne.n	8004f4e <HAL_RCC_OscConfig+0x96a>
 8004f34:	4bc1      	ldr	r3, [pc, #772]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	4ac0      	ldr	r2, [pc, #768]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f3a:	f023 0301 	bic.w	r3, r3, #1
 8004f3e:	6213      	str	r3, [r2, #32]
 8004f40:	4bbe      	ldr	r3, [pc, #760]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	4abd      	ldr	r2, [pc, #756]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f46:	f023 0304 	bic.w	r3, r3, #4
 8004f4a:	6213      	str	r3, [r2, #32]
 8004f4c:	e020      	b.n	8004f90 <HAL_RCC_OscConfig+0x9ac>
 8004f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b05      	cmp	r3, #5
 8004f5c:	d10c      	bne.n	8004f78 <HAL_RCC_OscConfig+0x994>
 8004f5e:	4bb7      	ldr	r3, [pc, #732]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	4ab6      	ldr	r2, [pc, #728]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f64:	f043 0304 	orr.w	r3, r3, #4
 8004f68:	6213      	str	r3, [r2, #32]
 8004f6a:	4bb4      	ldr	r3, [pc, #720]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	4ab3      	ldr	r2, [pc, #716]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f70:	f043 0301 	orr.w	r3, r3, #1
 8004f74:	6213      	str	r3, [r2, #32]
 8004f76:	e00b      	b.n	8004f90 <HAL_RCC_OscConfig+0x9ac>
 8004f78:	4bb0      	ldr	r3, [pc, #704]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	4aaf      	ldr	r2, [pc, #700]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f7e:	f023 0301 	bic.w	r3, r3, #1
 8004f82:	6213      	str	r3, [r2, #32]
 8004f84:	4bad      	ldr	r3, [pc, #692]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	4aac      	ldr	r2, [pc, #688]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8004f8a:	f023 0304 	bic.w	r3, r3, #4
 8004f8e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 8081 	beq.w	80050a4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fa2:	f7fb fe45 	bl	8000c30 <HAL_GetTick>
 8004fa6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004faa:	e00b      	b.n	8004fc4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fac:	f7fb fe40 	bl	8000c30 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e345      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
 8004fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004fcc:	2202      	movs	r2, #2
 8004fce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	fa93 f2a3 	rbit	r2, r3
 8004fde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fec:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ff8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	fa93 f2a3 	rbit	r2, r3
 8005002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005006:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800500a:	601a      	str	r2, [r3, #0]
  return result;
 800500c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005010:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005014:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	b2db      	uxtb	r3, r3
 800501c:	095b      	lsrs	r3, r3, #5
 800501e:	b2db      	uxtb	r3, r3
 8005020:	f043 0302 	orr.w	r3, r3, #2
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d102      	bne.n	8005030 <HAL_RCC_OscConfig+0xa4c>
 800502a:	4b84      	ldr	r3, [pc, #528]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	e013      	b.n	8005058 <HAL_RCC_OscConfig+0xa74>
 8005030:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005034:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005038:	2202      	movs	r2, #2
 800503a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005040:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	fa93 f2a3 	rbit	r2, r3
 800504a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800504e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	4b79      	ldr	r3, [pc, #484]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800505c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005060:	2102      	movs	r1, #2
 8005062:	6011      	str	r1, [r2, #0]
 8005064:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005068:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800506c:	6812      	ldr	r2, [r2, #0]
 800506e:	fa92 f1a2 	rbit	r1, r2
 8005072:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005076:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800507a:	6011      	str	r1, [r2, #0]
  return result;
 800507c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005080:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	fab2 f282 	clz	r2, r2
 800508a:	b2d2      	uxtb	r2, r2
 800508c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	f002 021f 	and.w	r2, r2, #31
 8005096:	2101      	movs	r1, #1
 8005098:	fa01 f202 	lsl.w	r2, r1, r2
 800509c:	4013      	ands	r3, r2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d084      	beq.n	8004fac <HAL_RCC_OscConfig+0x9c8>
 80050a2:	e07f      	b.n	80051a4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a4:	f7fb fdc4 	bl	8000c30 <HAL_GetTick>
 80050a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ac:	e00b      	b.n	80050c6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050ae:	f7fb fdbf 	bl	8000c30 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80050be:	4293      	cmp	r3, r2
 80050c0:	d901      	bls.n	80050c6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e2c4      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
 80050c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ca:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80050ce:	2202      	movs	r2, #2
 80050d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	fa93 f2a3 	rbit	r2, r3
 80050e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ee:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80050f2:	2202      	movs	r2, #2
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050fa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	fa93 f2a3 	rbit	r2, r3
 8005104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005108:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800510c:	601a      	str	r2, [r3, #0]
  return result;
 800510e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005112:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005116:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005118:	fab3 f383 	clz	r3, r3
 800511c:	b2db      	uxtb	r3, r3
 800511e:	095b      	lsrs	r3, r3, #5
 8005120:	b2db      	uxtb	r3, r3
 8005122:	f043 0302 	orr.w	r3, r3, #2
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d102      	bne.n	8005132 <HAL_RCC_OscConfig+0xb4e>
 800512c:	4b43      	ldr	r3, [pc, #268]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	e013      	b.n	800515a <HAL_RCC_OscConfig+0xb76>
 8005132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005136:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800513a:	2202      	movs	r2, #2
 800513c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800513e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005142:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	fa93 f2a3 	rbit	r2, r3
 800514c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005150:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005154:	601a      	str	r2, [r3, #0]
 8005156:	4b39      	ldr	r3, [pc, #228]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 8005158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800515e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005162:	2102      	movs	r1, #2
 8005164:	6011      	str	r1, [r2, #0]
 8005166:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800516a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800516e:	6812      	ldr	r2, [r2, #0]
 8005170:	fa92 f1a2 	rbit	r1, r2
 8005174:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005178:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800517c:	6011      	str	r1, [r2, #0]
  return result;
 800517e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005182:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005186:	6812      	ldr	r2, [r2, #0]
 8005188:	fab2 f282 	clz	r2, r2
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	f002 021f 	and.w	r2, r2, #31
 8005198:	2101      	movs	r1, #1
 800519a:	fa01 f202 	lsl.w	r2, r1, r2
 800519e:	4013      	ands	r3, r2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d184      	bne.n	80050ae <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80051a4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d105      	bne.n	80051b8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ac:	4b23      	ldr	r3, [pc, #140]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	4a22      	ldr	r2, [pc, #136]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 80051b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051b6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 8242 	beq.w	800564e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051ca:	4b1c      	ldr	r3, [pc, #112]	; (800523c <HAL_RCC_OscConfig+0xc58>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f003 030c 	and.w	r3, r3, #12
 80051d2:	2b08      	cmp	r3, #8
 80051d4:	f000 8213 	beq.w	80055fe <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	f040 8162 	bne.w	80054ae <HAL_RCC_OscConfig+0xeca>
 80051ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ee:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80051f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051fc:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	fa93 f2a3 	rbit	r2, r3
 8005206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800520a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800520e:	601a      	str	r2, [r3, #0]
  return result;
 8005210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005214:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005218:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800521a:	fab3 f383 	clz	r3, r3
 800521e:	b2db      	uxtb	r3, r3
 8005220:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005224:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	461a      	mov	r2, r3
 800522c:	2300      	movs	r3, #0
 800522e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005230:	f7fb fcfe 	bl	8000c30 <HAL_GetTick>
 8005234:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005238:	e00c      	b.n	8005254 <HAL_RCC_OscConfig+0xc70>
 800523a:	bf00      	nop
 800523c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005240:	f7fb fcf6 	bl	8000c30 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e1fd      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
 8005254:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005258:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800525c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005266:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	fa93 f2a3 	rbit	r2, r3
 8005270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005274:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005278:	601a      	str	r2, [r3, #0]
  return result;
 800527a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005282:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005284:	fab3 f383 	clz	r3, r3
 8005288:	b2db      	uxtb	r3, r3
 800528a:	095b      	lsrs	r3, r3, #5
 800528c:	b2db      	uxtb	r3, r3
 800528e:	f043 0301 	orr.w	r3, r3, #1
 8005292:	b2db      	uxtb	r3, r3
 8005294:	2b01      	cmp	r3, #1
 8005296:	d102      	bne.n	800529e <HAL_RCC_OscConfig+0xcba>
 8005298:	4bb0      	ldr	r3, [pc, #704]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	e027      	b.n	80052ee <HAL_RCC_OscConfig+0xd0a>
 800529e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80052a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	fa93 f2a3 	rbit	r2, r3
 80052ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052be:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80052cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052d0:	601a      	str	r2, [r3, #0]
 80052d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	fa93 f2a3 	rbit	r2, r3
 80052e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	4b9c      	ldr	r3, [pc, #624]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052f2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80052f6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80052fa:	6011      	str	r1, [r2, #0]
 80052fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005300:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005304:	6812      	ldr	r2, [r2, #0]
 8005306:	fa92 f1a2 	rbit	r1, r2
 800530a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800530e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005312:	6011      	str	r1, [r2, #0]
  return result;
 8005314:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005318:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	fab2 f282 	clz	r2, r2
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	f042 0220 	orr.w	r2, r2, #32
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	f002 021f 	and.w	r2, r2, #31
 800532e:	2101      	movs	r1, #1
 8005330:	fa01 f202 	lsl.w	r2, r1, r2
 8005334:	4013      	ands	r3, r2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d182      	bne.n	8005240 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800533a:	4b88      	ldr	r3, [pc, #544]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005346:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800534e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005352:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	430b      	orrs	r3, r1
 800535c:	497f      	ldr	r1, [pc, #508]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 800535e:	4313      	orrs	r3, r2
 8005360:	604b      	str	r3, [r1, #4]
 8005362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005366:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800536a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800536e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005374:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	fa93 f2a3 	rbit	r2, r3
 800537e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005382:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005386:	601a      	str	r2, [r3, #0]
  return result;
 8005388:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800538c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005390:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005392:	fab3 f383 	clz	r3, r3
 8005396:	b2db      	uxtb	r3, r3
 8005398:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800539c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	461a      	mov	r2, r3
 80053a4:	2301      	movs	r3, #1
 80053a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a8:	f7fb fc42 	bl	8000c30 <HAL_GetTick>
 80053ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053b0:	e009      	b.n	80053c6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b2:	f7fb fc3d 	bl	8000c30 <HAL_GetTick>
 80053b6:	4602      	mov	r2, r0
 80053b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e144      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
 80053c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ca:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80053ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	fa93 f2a3 	rbit	r2, r3
 80053e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80053ea:	601a      	str	r2, [r3, #0]
  return result;
 80053ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80053f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053f6:	fab3 f383 	clz	r3, r3
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	095b      	lsrs	r3, r3, #5
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	f043 0301 	orr.w	r3, r3, #1
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b01      	cmp	r3, #1
 8005408:	d102      	bne.n	8005410 <HAL_RCC_OscConfig+0xe2c>
 800540a:	4b54      	ldr	r3, [pc, #336]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	e027      	b.n	8005460 <HAL_RCC_OscConfig+0xe7c>
 8005410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005414:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005418:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800541c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005422:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	fa93 f2a3 	rbit	r2, r3
 800542c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005430:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800543e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005442:	601a      	str	r2, [r3, #0]
 8005444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005448:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	fa93 f2a3 	rbit	r2, r3
 8005452:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005456:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	4b3f      	ldr	r3, [pc, #252]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005464:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005468:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800546c:	6011      	str	r1, [r2, #0]
 800546e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005472:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005476:	6812      	ldr	r2, [r2, #0]
 8005478:	fa92 f1a2 	rbit	r1, r2
 800547c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005480:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005484:	6011      	str	r1, [r2, #0]
  return result;
 8005486:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800548a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	fab2 f282 	clz	r2, r2
 8005494:	b2d2      	uxtb	r2, r2
 8005496:	f042 0220 	orr.w	r2, r2, #32
 800549a:	b2d2      	uxtb	r2, r2
 800549c:	f002 021f 	and.w	r2, r2, #31
 80054a0:	2101      	movs	r1, #1
 80054a2:	fa01 f202 	lsl.w	r2, r1, r2
 80054a6:	4013      	ands	r3, r2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d082      	beq.n	80053b2 <HAL_RCC_OscConfig+0xdce>
 80054ac:	e0cf      	b.n	800564e <HAL_RCC_OscConfig+0x106a>
 80054ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80054b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	fa93 f2a3 	rbit	r2, r3
 80054ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ce:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80054d2:	601a      	str	r2, [r3, #0]
  return result;
 80054d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80054dc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054de:	fab3 f383 	clz	r3, r3
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054e8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	461a      	mov	r2, r3
 80054f0:	2300      	movs	r3, #0
 80054f2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f4:	f7fb fb9c 	bl	8000c30 <HAL_GetTick>
 80054f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054fc:	e009      	b.n	8005512 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054fe:	f7fb fb97 	bl	8000c30 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e09e      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
 8005512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005516:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800551a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800551e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005524:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	fa93 f2a3 	rbit	r2, r3
 800552e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005532:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005536:	601a      	str	r2, [r3, #0]
  return result;
 8005538:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800553c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005540:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005542:	fab3 f383 	clz	r3, r3
 8005546:	b2db      	uxtb	r3, r3
 8005548:	095b      	lsrs	r3, r3, #5
 800554a:	b2db      	uxtb	r3, r3
 800554c:	f043 0301 	orr.w	r3, r3, #1
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b01      	cmp	r3, #1
 8005554:	d104      	bne.n	8005560 <HAL_RCC_OscConfig+0xf7c>
 8005556:	4b01      	ldr	r3, [pc, #4]	; (800555c <HAL_RCC_OscConfig+0xf78>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	e029      	b.n	80055b0 <HAL_RCC_OscConfig+0xfcc>
 800555c:	40021000 	.word	0x40021000
 8005560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005564:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005568:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800556c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800556e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005572:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	fa93 f2a3 	rbit	r2, r3
 800557c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005580:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005584:	601a      	str	r2, [r3, #0]
 8005586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800558a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800558e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005598:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	fa93 f2a3 	rbit	r2, r3
 80055a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	4b2b      	ldr	r3, [pc, #172]	; (800565c <HAL_RCC_OscConfig+0x1078>)
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055b4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80055b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80055bc:	6011      	str	r1, [r2, #0]
 80055be:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055c2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	fa92 f1a2 	rbit	r1, r2
 80055cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055d0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80055d4:	6011      	str	r1, [r2, #0]
  return result;
 80055d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055da:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80055de:	6812      	ldr	r2, [r2, #0]
 80055e0:	fab2 f282 	clz	r2, r2
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	f042 0220 	orr.w	r2, r2, #32
 80055ea:	b2d2      	uxtb	r2, r2
 80055ec:	f002 021f 	and.w	r2, r2, #31
 80055f0:	2101      	movs	r1, #1
 80055f2:	fa01 f202 	lsl.w	r2, r1, r2
 80055f6:	4013      	ands	r3, r2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d180      	bne.n	80054fe <HAL_RCC_OscConfig+0xf1a>
 80055fc:	e027      	b.n	800564e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005602:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d101      	bne.n	8005612 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e01e      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005612:	4b12      	ldr	r3, [pc, #72]	; (800565c <HAL_RCC_OscConfig+0x1078>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800561a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800561e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005626:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	429a      	cmp	r2, r3
 8005630:	d10b      	bne.n	800564a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005632:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005636:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800563a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800563e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005646:	429a      	cmp	r2, r3
 8005648:	d001      	beq.n	800564e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	40021000 	.word	0x40021000

08005660 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b09e      	sub	sp, #120	; 0x78
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e162      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005678:	4b90      	ldr	r3, [pc, #576]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0307 	and.w	r3, r3, #7
 8005680:	683a      	ldr	r2, [r7, #0]
 8005682:	429a      	cmp	r2, r3
 8005684:	d910      	bls.n	80056a8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005686:	4b8d      	ldr	r3, [pc, #564]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f023 0207 	bic.w	r2, r3, #7
 800568e:	498b      	ldr	r1, [pc, #556]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	4313      	orrs	r3, r2
 8005694:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005696:	4b89      	ldr	r3, [pc, #548]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0307 	and.w	r3, r3, #7
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d001      	beq.n	80056a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e14a      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0302 	and.w	r3, r3, #2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d008      	beq.n	80056c6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056b4:	4b82      	ldr	r3, [pc, #520]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	497f      	ldr	r1, [pc, #508]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 80dc 	beq.w	800588c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d13c      	bne.n	8005756 <HAL_RCC_ClockConfig+0xf6>
 80056dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056e0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056e4:	fa93 f3a3 	rbit	r3, r3
 80056e8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80056ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ec:	fab3 f383 	clz	r3, r3
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	095b      	lsrs	r3, r3, #5
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	f043 0301 	orr.w	r3, r3, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d102      	bne.n	8005706 <HAL_RCC_ClockConfig+0xa6>
 8005700:	4b6f      	ldr	r3, [pc, #444]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	e00f      	b.n	8005726 <HAL_RCC_ClockConfig+0xc6>
 8005706:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800570a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800570c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800570e:	fa93 f3a3 	rbit	r3, r3
 8005712:	667b      	str	r3, [r7, #100]	; 0x64
 8005714:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005718:	663b      	str	r3, [r7, #96]	; 0x60
 800571a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800571c:	fa93 f3a3 	rbit	r3, r3
 8005720:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005722:	4b67      	ldr	r3, [pc, #412]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800572a:	65ba      	str	r2, [r7, #88]	; 0x58
 800572c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800572e:	fa92 f2a2 	rbit	r2, r2
 8005732:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005734:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005736:	fab2 f282 	clz	r2, r2
 800573a:	b2d2      	uxtb	r2, r2
 800573c:	f042 0220 	orr.w	r2, r2, #32
 8005740:	b2d2      	uxtb	r2, r2
 8005742:	f002 021f 	and.w	r2, r2, #31
 8005746:	2101      	movs	r1, #1
 8005748:	fa01 f202 	lsl.w	r2, r1, r2
 800574c:	4013      	ands	r3, r2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d17b      	bne.n	800584a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e0f3      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d13c      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x178>
 800575e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005762:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005766:	fa93 f3a3 	rbit	r3, r3
 800576a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800576c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800576e:	fab3 f383 	clz	r3, r3
 8005772:	b2db      	uxtb	r3, r3
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	b2db      	uxtb	r3, r3
 8005778:	f043 0301 	orr.w	r3, r3, #1
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b01      	cmp	r3, #1
 8005780:	d102      	bne.n	8005788 <HAL_RCC_ClockConfig+0x128>
 8005782:	4b4f      	ldr	r3, [pc, #316]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	e00f      	b.n	80057a8 <HAL_RCC_ClockConfig+0x148>
 8005788:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800578c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800578e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005790:	fa93 f3a3 	rbit	r3, r3
 8005794:	647b      	str	r3, [r7, #68]	; 0x44
 8005796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800579a:	643b      	str	r3, [r7, #64]	; 0x40
 800579c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800579e:	fa93 f3a3 	rbit	r3, r3
 80057a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057a4:	4b46      	ldr	r3, [pc, #280]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057ac:	63ba      	str	r2, [r7, #56]	; 0x38
 80057ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057b0:	fa92 f2a2 	rbit	r2, r2
 80057b4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80057b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057b8:	fab2 f282 	clz	r2, r2
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	f042 0220 	orr.w	r2, r2, #32
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	f002 021f 	and.w	r2, r2, #31
 80057c8:	2101      	movs	r1, #1
 80057ca:	fa01 f202 	lsl.w	r2, r1, r2
 80057ce:	4013      	ands	r3, r2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d13a      	bne.n	800584a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e0b2      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
 80057d8:	2302      	movs	r3, #2
 80057da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057de:	fa93 f3a3 	rbit	r3, r3
 80057e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80057e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057e6:	fab3 f383 	clz	r3, r3
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	095b      	lsrs	r3, r3, #5
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	f043 0301 	orr.w	r3, r3, #1
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d102      	bne.n	8005800 <HAL_RCC_ClockConfig+0x1a0>
 80057fa:	4b31      	ldr	r3, [pc, #196]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	e00d      	b.n	800581c <HAL_RCC_ClockConfig+0x1bc>
 8005800:	2302      	movs	r3, #2
 8005802:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005806:	fa93 f3a3 	rbit	r3, r3
 800580a:	627b      	str	r3, [r7, #36]	; 0x24
 800580c:	2302      	movs	r3, #2
 800580e:	623b      	str	r3, [r7, #32]
 8005810:	6a3b      	ldr	r3, [r7, #32]
 8005812:	fa93 f3a3 	rbit	r3, r3
 8005816:	61fb      	str	r3, [r7, #28]
 8005818:	4b29      	ldr	r3, [pc, #164]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 800581a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581c:	2202      	movs	r2, #2
 800581e:	61ba      	str	r2, [r7, #24]
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	fa92 f2a2 	rbit	r2, r2
 8005826:	617a      	str	r2, [r7, #20]
  return result;
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	fab2 f282 	clz	r2, r2
 800582e:	b2d2      	uxtb	r2, r2
 8005830:	f042 0220 	orr.w	r2, r2, #32
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	f002 021f 	and.w	r2, r2, #31
 800583a:	2101      	movs	r1, #1
 800583c:	fa01 f202 	lsl.w	r2, r1, r2
 8005840:	4013      	ands	r3, r2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e079      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800584a:	4b1d      	ldr	r3, [pc, #116]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f023 0203 	bic.w	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	491a      	ldr	r1, [pc, #104]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 8005858:	4313      	orrs	r3, r2
 800585a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800585c:	f7fb f9e8 	bl	8000c30 <HAL_GetTick>
 8005860:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005862:	e00a      	b.n	800587a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005864:	f7fb f9e4 	bl	8000c30 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e061      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587a:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <HAL_RCC_ClockConfig+0x260>)
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f003 020c 	and.w	r2, r3, #12
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	429a      	cmp	r2, r3
 800588a:	d1eb      	bne.n	8005864 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800588c:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d214      	bcs.n	80058c4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800589a:	4b08      	ldr	r3, [pc, #32]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f023 0207 	bic.w	r2, r3, #7
 80058a2:	4906      	ldr	r1, [pc, #24]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058aa:	4b04      	ldr	r3, [pc, #16]	; (80058bc <HAL_RCC_ClockConfig+0x25c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0307 	and.w	r3, r3, #7
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d005      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e040      	b.n	800593e <HAL_RCC_ClockConfig+0x2de>
 80058bc:	40022000 	.word	0x40022000
 80058c0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0304 	and.w	r3, r3, #4
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d008      	beq.n	80058e2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058d0:	4b1d      	ldr	r3, [pc, #116]	; (8005948 <HAL_RCC_ClockConfig+0x2e8>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	491a      	ldr	r1, [pc, #104]	; (8005948 <HAL_RCC_ClockConfig+0x2e8>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058ee:	4b16      	ldr	r3, [pc, #88]	; (8005948 <HAL_RCC_ClockConfig+0x2e8>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	00db      	lsls	r3, r3, #3
 80058fc:	4912      	ldr	r1, [pc, #72]	; (8005948 <HAL_RCC_ClockConfig+0x2e8>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005902:	f000 f829 	bl	8005958 <HAL_RCC_GetSysClockFreq>
 8005906:	4601      	mov	r1, r0
 8005908:	4b0f      	ldr	r3, [pc, #60]	; (8005948 <HAL_RCC_ClockConfig+0x2e8>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005910:	22f0      	movs	r2, #240	; 0xf0
 8005912:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	fa92 f2a2 	rbit	r2, r2
 800591a:	60fa      	str	r2, [r7, #12]
  return result;
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	fab2 f282 	clz	r2, r2
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	40d3      	lsrs	r3, r2
 8005926:	4a09      	ldr	r2, [pc, #36]	; (800594c <HAL_RCC_ClockConfig+0x2ec>)
 8005928:	5cd3      	ldrb	r3, [r2, r3]
 800592a:	fa21 f303 	lsr.w	r3, r1, r3
 800592e:	4a08      	ldr	r2, [pc, #32]	; (8005950 <HAL_RCC_ClockConfig+0x2f0>)
 8005930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005932:	4b08      	ldr	r3, [pc, #32]	; (8005954 <HAL_RCC_ClockConfig+0x2f4>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f7fb f936 	bl	8000ba8 <HAL_InitTick>
  
  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3778      	adds	r7, #120	; 0x78
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	40021000 	.word	0x40021000
 800594c:	0800b9b4 	.word	0x0800b9b4
 8005950:	20000000 	.word	0x20000000
 8005954:	20000004 	.word	0x20000004

08005958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005958:	b480      	push	{r7}
 800595a:	b08b      	sub	sp, #44	; 0x2c
 800595c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	61fb      	str	r3, [r7, #28]
 8005962:	2300      	movs	r3, #0
 8005964:	61bb      	str	r3, [r7, #24]
 8005966:	2300      	movs	r3, #0
 8005968:	627b      	str	r3, [r7, #36]	; 0x24
 800596a:	2300      	movs	r3, #0
 800596c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005972:	4b29      	ldr	r3, [pc, #164]	; (8005a18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	f003 030c 	and.w	r3, r3, #12
 800597e:	2b04      	cmp	r3, #4
 8005980:	d002      	beq.n	8005988 <HAL_RCC_GetSysClockFreq+0x30>
 8005982:	2b08      	cmp	r3, #8
 8005984:	d003      	beq.n	800598e <HAL_RCC_GetSysClockFreq+0x36>
 8005986:	e03c      	b.n	8005a02 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005988:	4b24      	ldr	r3, [pc, #144]	; (8005a1c <HAL_RCC_GetSysClockFreq+0xc4>)
 800598a:	623b      	str	r3, [r7, #32]
      break;
 800598c:	e03c      	b.n	8005a08 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005994:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005998:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	fa92 f2a2 	rbit	r2, r2
 80059a0:	607a      	str	r2, [r7, #4]
  return result;
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	fab2 f282 	clz	r2, r2
 80059a8:	b2d2      	uxtb	r2, r2
 80059aa:	40d3      	lsrs	r3, r2
 80059ac:	4a1c      	ldr	r2, [pc, #112]	; (8005a20 <HAL_RCC_GetSysClockFreq+0xc8>)
 80059ae:	5cd3      	ldrb	r3, [r2, r3]
 80059b0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80059b2:	4b19      	ldr	r3, [pc, #100]	; (8005a18 <HAL_RCC_GetSysClockFreq+0xc0>)
 80059b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	220f      	movs	r2, #15
 80059bc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	fa92 f2a2 	rbit	r2, r2
 80059c4:	60fa      	str	r2, [r7, #12]
  return result;
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	fab2 f282 	clz	r2, r2
 80059cc:	b2d2      	uxtb	r2, r2
 80059ce:	40d3      	lsrs	r3, r2
 80059d0:	4a14      	ldr	r2, [pc, #80]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xcc>)
 80059d2:	5cd3      	ldrb	r3, [r2, r3]
 80059d4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d008      	beq.n	80059f2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059e0:	4a0e      	ldr	r2, [pc, #56]	; (8005a1c <HAL_RCC_GetSysClockFreq+0xc4>)
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	fb02 f303 	mul.w	r3, r2, r3
 80059ee:	627b      	str	r3, [r7, #36]	; 0x24
 80059f0:	e004      	b.n	80059fc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	4a0c      	ldr	r2, [pc, #48]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xd0>)
 80059f6:	fb02 f303 	mul.w	r3, r2, r3
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	623b      	str	r3, [r7, #32]
      break;
 8005a00:	e002      	b.n	8005a08 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005a02:	4b06      	ldr	r3, [pc, #24]	; (8005a1c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005a04:	623b      	str	r3, [r7, #32]
      break;
 8005a06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a08:	6a3b      	ldr	r3, [r7, #32]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	372c      	adds	r7, #44	; 0x2c
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40021000 	.word	0x40021000
 8005a1c:	007a1200 	.word	0x007a1200
 8005a20:	0800b9c4 	.word	0x0800b9c4
 8005a24:	0800b9d4 	.word	0x0800b9d4
 8005a28:	003d0900 	.word	0x003d0900

08005a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b092      	sub	sp, #72	; 0x48
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a34:	2300      	movs	r3, #0
 8005a36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 80d4 	beq.w	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a50:	4b4e      	ldr	r3, [pc, #312]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a52:	69db      	ldr	r3, [r3, #28]
 8005a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10e      	bne.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a5c:	4b4b      	ldr	r3, [pc, #300]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	4a4a      	ldr	r2, [pc, #296]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a66:	61d3      	str	r3, [r2, #28]
 8005a68:	4b48      	ldr	r3, [pc, #288]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a6a:	69db      	ldr	r3, [r3, #28]
 8005a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a70:	60bb      	str	r3, [r7, #8]
 8005a72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7a:	4b45      	ldr	r3, [pc, #276]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d118      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a86:	4b42      	ldr	r3, [pc, #264]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a41      	ldr	r2, [pc, #260]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a92:	f7fb f8cd 	bl	8000c30 <HAL_GetTick>
 8005a96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a98:	e008      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a9a:	f7fb f8c9 	bl	8000c30 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b64      	cmp	r3, #100	; 0x64
 8005aa6:	d901      	bls.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e169      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aac:	4b38      	ldr	r3, [pc, #224]	; (8005b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d0f0      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ab8:	4b34      	ldr	r3, [pc, #208]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 8084 	beq.w	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d07c      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ad8:	4b2c      	ldr	r3, [pc, #176]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ae2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ae6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aea:	fa93 f3a3 	rbit	r3, r3
 8005aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005af2:	fab3 f383 	clz	r3, r3
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	4b26      	ldr	r3, [pc, #152]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005afc:	4413      	add	r3, r2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	461a      	mov	r2, r3
 8005b02:	2301      	movs	r3, #1
 8005b04:	6013      	str	r3, [r2, #0]
 8005b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b0a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b0e:	fa93 f3a3 	rbit	r3, r3
 8005b12:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b16:	fab3 f383 	clz	r3, r3
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	4b1d      	ldr	r3, [pc, #116]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005b20:	4413      	add	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	461a      	mov	r2, r3
 8005b26:	2300      	movs	r3, #0
 8005b28:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005b2a:	4a18      	ldr	r2, [pc, #96]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b2e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005b30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d04b      	beq.n	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3a:	f7fb f879 	bl	8000c30 <HAL_GetTick>
 8005b3e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b40:	e00a      	b.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b42:	f7fb f875 	bl	8000c30 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e113      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5e:	fa93 f3a3 	rbit	r3, r3
 8005b62:	627b      	str	r3, [r7, #36]	; 0x24
 8005b64:	2302      	movs	r3, #2
 8005b66:	623b      	str	r3, [r7, #32]
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	fa93 f3a3 	rbit	r3, r3
 8005b6e:	61fb      	str	r3, [r7, #28]
  return result;
 8005b70:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b72:	fab3 f383 	clz	r3, r3
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	095b      	lsrs	r3, r3, #5
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	f043 0302 	orr.w	r3, r3, #2
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d108      	bne.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005b86:	4b01      	ldr	r3, [pc, #4]	; (8005b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	e00d      	b.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005b8c:	40021000 	.word	0x40021000
 8005b90:	40007000 	.word	0x40007000
 8005b94:	10908100 	.word	0x10908100
 8005b98:	2302      	movs	r3, #2
 8005b9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	fa93 f3a3 	rbit	r3, r3
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	4b78      	ldr	r3, [pc, #480]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	2202      	movs	r2, #2
 8005baa:	613a      	str	r2, [r7, #16]
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	fa92 f2a2 	rbit	r2, r2
 8005bb2:	60fa      	str	r2, [r7, #12]
  return result;
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	fab2 f282 	clz	r2, r2
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	f002 021f 	and.w	r2, r2, #31
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8005bcc:	4013      	ands	r3, r2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d0b7      	beq.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005bd2:	4b6d      	ldr	r3, [pc, #436]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	496a      	ldr	r1, [pc, #424]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005be4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d105      	bne.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bec:	4b66      	ldr	r3, [pc, #408]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	4a65      	ldr	r2, [pc, #404]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bf6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c04:	4b60      	ldr	r3, [pc, #384]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c08:	f023 0203 	bic.w	r2, r3, #3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	495d      	ldr	r1, [pc, #372]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c22:	4b59      	ldr	r3, [pc, #356]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	4956      	ldr	r1, [pc, #344]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c40:	4b51      	ldr	r3, [pc, #324]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c44:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	494e      	ldr	r1, [pc, #312]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c5e:	4b4a      	ldr	r3, [pc, #296]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f023 0210 	bic.w	r2, r3, #16
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	4947      	ldr	r1, [pc, #284]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005c7c:	4b42      	ldr	r3, [pc, #264]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c88:	493f      	ldr	r1, [pc, #252]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d008      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c9a:	4b3b      	ldr	r3, [pc, #236]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9e:	f023 0220 	bic.w	r2, r3, #32
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	4938      	ldr	r1, [pc, #224]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0308 	and.w	r3, r3, #8
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d008      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cb8:	4b33      	ldr	r3, [pc, #204]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	4930      	ldr	r1, [pc, #192]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0310 	and.w	r3, r3, #16
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d008      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005cd6:	4b2c      	ldr	r3, [pc, #176]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	4929      	ldr	r1, [pc, #164]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cf4:	4b24      	ldr	r3, [pc, #144]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d00:	4921      	ldr	r1, [pc, #132]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d008      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005d12:	4b1d      	ldr	r3, [pc, #116]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d16:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1e:	491a      	ldr	r1, [pc, #104]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005d30:	4b15      	ldr	r3, [pc, #84]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d34:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3c:	4912      	ldr	r1, [pc, #72]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005d4e:	4b0e      	ldr	r3, [pc, #56]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5a:	490b      	ldr	r1, [pc, #44]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d008      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005d6c:	4b06      	ldr	r3, [pc, #24]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d70:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d78:	4903      	ldr	r1, [pc, #12]	; (8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3748      	adds	r7, #72	; 0x48
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40021000 	.word	0x40021000

08005d8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e049      	b.n	8005e32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fa fdb8 	bl	8000928 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4610      	mov	r0, r2
 8005dcc:	f000 fd6a 	bl	80068a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
	...

08005e3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b085      	sub	sp, #20
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d001      	beq.n	8005e54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e04a      	b.n	8005eea <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68da      	ldr	r2, [r3, #12]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0201 	orr.w	r2, r2, #1
 8005e6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a21      	ldr	r2, [pc, #132]	; (8005ef8 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d018      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e7e:	d013      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a1d      	ldr	r2, [pc, #116]	; (8005efc <HAL_TIM_Base_Start_IT+0xc0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d00e      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a1c      	ldr	r2, [pc, #112]	; (8005f00 <HAL_TIM_Base_Start_IT+0xc4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d009      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a1a      	ldr	r2, [pc, #104]	; (8005f04 <HAL_TIM_Base_Start_IT+0xc8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d004      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0x6c>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a19      	ldr	r2, [pc, #100]	; (8005f08 <HAL_TIM_Base_Start_IT+0xcc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d115      	bne.n	8005ed4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	4b17      	ldr	r3, [pc, #92]	; (8005f0c <HAL_TIM_Base_Start_IT+0xd0>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b06      	cmp	r3, #6
 8005eb8:	d015      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0xaa>
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ec0:	d011      	beq.n	8005ee6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0201 	orr.w	r2, r2, #1
 8005ed0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ed2:	e008      	b.n	8005ee6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0201 	orr.w	r2, r2, #1
 8005ee2:	601a      	str	r2, [r3, #0]
 8005ee4:	e000      	b.n	8005ee8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3714      	adds	r7, #20
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40012c00 	.word	0x40012c00
 8005efc:	40000400 	.word	0x40000400
 8005f00:	40000800 	.word	0x40000800
 8005f04:	40013400 	.word	0x40013400
 8005f08:	40014000 	.word	0x40014000
 8005f0c:	00010007 	.word	0x00010007

08005f10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e049      	b.n	8005fb6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d106      	bne.n	8005f3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f841 	bl	8005fbe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	f000 fca8 	bl	80068a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3708      	adds	r7, #8
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b083      	sub	sp, #12
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
	...

08005fd4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d109      	bne.n	8005ffc <HAL_TIM_PWM_Start_IT+0x28>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	bf14      	ite	ne
 8005ff4:	2301      	movne	r3, #1
 8005ff6:	2300      	moveq	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	e03c      	b.n	8006076 <HAL_TIM_PWM_Start_IT+0xa2>
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	2b04      	cmp	r3, #4
 8006000:	d109      	bne.n	8006016 <HAL_TIM_PWM_Start_IT+0x42>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b01      	cmp	r3, #1
 800600c:	bf14      	ite	ne
 800600e:	2301      	movne	r3, #1
 8006010:	2300      	moveq	r3, #0
 8006012:	b2db      	uxtb	r3, r3
 8006014:	e02f      	b.n	8006076 <HAL_TIM_PWM_Start_IT+0xa2>
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	2b08      	cmp	r3, #8
 800601a:	d109      	bne.n	8006030 <HAL_TIM_PWM_Start_IT+0x5c>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b01      	cmp	r3, #1
 8006026:	bf14      	ite	ne
 8006028:	2301      	movne	r3, #1
 800602a:	2300      	moveq	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e022      	b.n	8006076 <HAL_TIM_PWM_Start_IT+0xa2>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	2b0c      	cmp	r3, #12
 8006034:	d109      	bne.n	800604a <HAL_TIM_PWM_Start_IT+0x76>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b01      	cmp	r3, #1
 8006040:	bf14      	ite	ne
 8006042:	2301      	movne	r3, #1
 8006044:	2300      	moveq	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	e015      	b.n	8006076 <HAL_TIM_PWM_Start_IT+0xa2>
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	2b10      	cmp	r3, #16
 800604e:	d109      	bne.n	8006064 <HAL_TIM_PWM_Start_IT+0x90>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b01      	cmp	r3, #1
 800605a:	bf14      	ite	ne
 800605c:	2301      	movne	r3, #1
 800605e:	2300      	moveq	r3, #0
 8006060:	b2db      	uxtb	r3, r3
 8006062:	e008      	b.n	8006076 <HAL_TIM_PWM_Start_IT+0xa2>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b01      	cmp	r3, #1
 800606e:	bf14      	ite	ne
 8006070:	2301      	movne	r3, #1
 8006072:	2300      	moveq	r3, #0
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e0e2      	b.n	8006244 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d104      	bne.n	800608e <HAL_TIM_PWM_Start_IT+0xba>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800608c:	e023      	b.n	80060d6 <HAL_TIM_PWM_Start_IT+0x102>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	2b04      	cmp	r3, #4
 8006092:	d104      	bne.n	800609e <HAL_TIM_PWM_Start_IT+0xca>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2202      	movs	r2, #2
 8006098:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800609c:	e01b      	b.n	80060d6 <HAL_TIM_PWM_Start_IT+0x102>
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d104      	bne.n	80060ae <HAL_TIM_PWM_Start_IT+0xda>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2202      	movs	r2, #2
 80060a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060ac:	e013      	b.n	80060d6 <HAL_TIM_PWM_Start_IT+0x102>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b0c      	cmp	r3, #12
 80060b2:	d104      	bne.n	80060be <HAL_TIM_PWM_Start_IT+0xea>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2202      	movs	r2, #2
 80060b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060bc:	e00b      	b.n	80060d6 <HAL_TIM_PWM_Start_IT+0x102>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d104      	bne.n	80060ce <HAL_TIM_PWM_Start_IT+0xfa>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80060cc:	e003      	b.n	80060d6 <HAL_TIM_PWM_Start_IT+0x102>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	2b0c      	cmp	r3, #12
 80060da:	d841      	bhi.n	8006160 <HAL_TIM_PWM_Start_IT+0x18c>
 80060dc:	a201      	add	r2, pc, #4	; (adr r2, 80060e4 <HAL_TIM_PWM_Start_IT+0x110>)
 80060de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e2:	bf00      	nop
 80060e4:	08006119 	.word	0x08006119
 80060e8:	08006161 	.word	0x08006161
 80060ec:	08006161 	.word	0x08006161
 80060f0:	08006161 	.word	0x08006161
 80060f4:	0800612b 	.word	0x0800612b
 80060f8:	08006161 	.word	0x08006161
 80060fc:	08006161 	.word	0x08006161
 8006100:	08006161 	.word	0x08006161
 8006104:	0800613d 	.word	0x0800613d
 8006108:	08006161 	.word	0x08006161
 800610c:	08006161 	.word	0x08006161
 8006110:	08006161 	.word	0x08006161
 8006114:	0800614f 	.word	0x0800614f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68da      	ldr	r2, [r3, #12]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0202 	orr.w	r2, r2, #2
 8006126:	60da      	str	r2, [r3, #12]
      break;
 8006128:	e01d      	b.n	8006166 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f042 0204 	orr.w	r2, r2, #4
 8006138:	60da      	str	r2, [r3, #12]
      break;
 800613a:	e014      	b.n	8006166 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0208 	orr.w	r2, r2, #8
 800614a:	60da      	str	r2, [r3, #12]
      break;
 800614c:	e00b      	b.n	8006166 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0210 	orr.w	r2, r2, #16
 800615c:	60da      	str	r2, [r3, #12]
      break;
 800615e:	e002      	b.n	8006166 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	73fb      	strb	r3, [r7, #15]
      break;
 8006164:	bf00      	nop
  }

  if (status == HAL_OK)
 8006166:	7bfb      	ldrb	r3, [r7, #15]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d16a      	bne.n	8006242 <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2201      	movs	r2, #1
 8006172:	6839      	ldr	r1, [r7, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f000 ff95 	bl	80070a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a33      	ldr	r2, [pc, #204]	; (800624c <HAL_TIM_PWM_Start_IT+0x278>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d013      	beq.n	80061ac <HAL_TIM_PWM_Start_IT+0x1d8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a31      	ldr	r2, [pc, #196]	; (8006250 <HAL_TIM_PWM_Start_IT+0x27c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d00e      	beq.n	80061ac <HAL_TIM_PWM_Start_IT+0x1d8>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a30      	ldr	r2, [pc, #192]	; (8006254 <HAL_TIM_PWM_Start_IT+0x280>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d009      	beq.n	80061ac <HAL_TIM_PWM_Start_IT+0x1d8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a2e      	ldr	r2, [pc, #184]	; (8006258 <HAL_TIM_PWM_Start_IT+0x284>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_TIM_PWM_Start_IT+0x1d8>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a2d      	ldr	r2, [pc, #180]	; (800625c <HAL_TIM_PWM_Start_IT+0x288>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d101      	bne.n	80061b0 <HAL_TIM_PWM_Start_IT+0x1dc>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <HAL_TIM_PWM_Start_IT+0x1de>
 80061b0:	2300      	movs	r3, #0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d007      	beq.n	80061c6 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061c4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a20      	ldr	r2, [pc, #128]	; (800624c <HAL_TIM_PWM_Start_IT+0x278>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d018      	beq.n	8006202 <HAL_TIM_PWM_Start_IT+0x22e>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061d8:	d013      	beq.n	8006202 <HAL_TIM_PWM_Start_IT+0x22e>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a20      	ldr	r2, [pc, #128]	; (8006260 <HAL_TIM_PWM_Start_IT+0x28c>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00e      	beq.n	8006202 <HAL_TIM_PWM_Start_IT+0x22e>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1e      	ldr	r2, [pc, #120]	; (8006264 <HAL_TIM_PWM_Start_IT+0x290>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d009      	beq.n	8006202 <HAL_TIM_PWM_Start_IT+0x22e>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a17      	ldr	r2, [pc, #92]	; (8006250 <HAL_TIM_PWM_Start_IT+0x27c>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d004      	beq.n	8006202 <HAL_TIM_PWM_Start_IT+0x22e>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a15      	ldr	r2, [pc, #84]	; (8006254 <HAL_TIM_PWM_Start_IT+0x280>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d115      	bne.n	800622e <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	689a      	ldr	r2, [r3, #8]
 8006208:	4b17      	ldr	r3, [pc, #92]	; (8006268 <HAL_TIM_PWM_Start_IT+0x294>)
 800620a:	4013      	ands	r3, r2
 800620c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b06      	cmp	r3, #6
 8006212:	d015      	beq.n	8006240 <HAL_TIM_PWM_Start_IT+0x26c>
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800621a:	d011      	beq.n	8006240 <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0201 	orr.w	r2, r2, #1
 800622a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800622c:	e008      	b.n	8006240 <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	e000      	b.n	8006242 <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006240:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006242:	7bfb      	ldrb	r3, [r7, #15]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40012c00 	.word	0x40012c00
 8006250:	40013400 	.word	0x40013400
 8006254:	40014000 	.word	0x40014000
 8006258:	40014400 	.word	0x40014400
 800625c:	40014800 	.word	0x40014800
 8006260:	40000400 	.word	0x40000400
 8006264:	40000800 	.word	0x40000800
 8006268:	00010007 	.word	0x00010007

0800626c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b082      	sub	sp, #8
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b02      	cmp	r3, #2
 8006280:	d122      	bne.n	80062c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b02      	cmp	r3, #2
 800628e:	d11b      	bne.n	80062c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f06f 0202 	mvn.w	r2, #2
 8006298:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d003      	beq.n	80062b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 fae3 	bl	800687a <HAL_TIM_IC_CaptureCallback>
 80062b4:	e005      	b.n	80062c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 fad5 	bl	8006866 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f7f9 ffa3 	bl	8000208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d122      	bne.n	800631c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f003 0304 	and.w	r3, r3, #4
 80062e0:	2b04      	cmp	r3, #4
 80062e2:	d11b      	bne.n	800631c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f06f 0204 	mvn.w	r2, #4
 80062ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 fab9 	bl	800687a <HAL_TIM_IC_CaptureCallback>
 8006308:	e005      	b.n	8006316 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 faab 	bl	8006866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f7f9 ff79 	bl	8000208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	f003 0308 	and.w	r3, r3, #8
 8006326:	2b08      	cmp	r3, #8
 8006328:	d122      	bne.n	8006370 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b08      	cmp	r3, #8
 8006336:	d11b      	bne.n	8006370 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f06f 0208 	mvn.w	r2, #8
 8006340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2204      	movs	r2, #4
 8006346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	69db      	ldr	r3, [r3, #28]
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d003      	beq.n	800635e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 fa8f 	bl	800687a <HAL_TIM_IC_CaptureCallback>
 800635c:	e005      	b.n	800636a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 fa81 	bl	8006866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f7f9 ff4f 	bl	8000208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	f003 0310 	and.w	r3, r3, #16
 800637a:	2b10      	cmp	r3, #16
 800637c:	d122      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	f003 0310 	and.w	r3, r3, #16
 8006388:	2b10      	cmp	r3, #16
 800638a:	d11b      	bne.n	80063c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f06f 0210 	mvn.w	r2, #16
 8006394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2208      	movs	r2, #8
 800639a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fa65 	bl	800687a <HAL_TIM_IC_CaptureCallback>
 80063b0:	e005      	b.n	80063be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fa57 	bl	8006866 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7f9 ff25 	bl	8000208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d10e      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f003 0301 	and.w	r3, r3, #1
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d107      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f06f 0201 	mvn.w	r2, #1
 80063e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f7f9 feec 	bl	80001c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063fa:	2b80      	cmp	r3, #128	; 0x80
 80063fc:	d10e      	bne.n	800641c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006408:	2b80      	cmp	r3, #128	; 0x80
 800640a:	d107      	bne.n	800641c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fef4 	bl	8007204 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006426:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800642a:	d10e      	bne.n	800644a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006436:	2b80      	cmp	r3, #128	; 0x80
 8006438:	d107      	bne.n	800644a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 fee7 	bl	8007218 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006454:	2b40      	cmp	r3, #64	; 0x40
 8006456:	d10e      	bne.n	8006476 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006462:	2b40      	cmp	r3, #64	; 0x40
 8006464:	d107      	bne.n	8006476 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800646e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fa0c 	bl	800688e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	f003 0320 	and.w	r3, r3, #32
 8006480:	2b20      	cmp	r3, #32
 8006482:	d10e      	bne.n	80064a2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b20      	cmp	r3, #32
 8006490:	d107      	bne.n	80064a2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f06f 0220 	mvn.w	r2, #32
 800649a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fea7 	bl	80071f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064a2:	bf00      	nop
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d101      	bne.n	80064ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064c6:	2302      	movs	r3, #2
 80064c8:	e0ff      	b.n	80066ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b14      	cmp	r3, #20
 80064d6:	f200 80f0 	bhi.w	80066ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064da:	a201      	add	r2, pc, #4	; (adr r2, 80064e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e0:	08006535 	.word	0x08006535
 80064e4:	080066bb 	.word	0x080066bb
 80064e8:	080066bb 	.word	0x080066bb
 80064ec:	080066bb 	.word	0x080066bb
 80064f0:	08006575 	.word	0x08006575
 80064f4:	080066bb 	.word	0x080066bb
 80064f8:	080066bb 	.word	0x080066bb
 80064fc:	080066bb 	.word	0x080066bb
 8006500:	080065b7 	.word	0x080065b7
 8006504:	080066bb 	.word	0x080066bb
 8006508:	080066bb 	.word	0x080066bb
 800650c:	080066bb 	.word	0x080066bb
 8006510:	080065f7 	.word	0x080065f7
 8006514:	080066bb 	.word	0x080066bb
 8006518:	080066bb 	.word	0x080066bb
 800651c:	080066bb 	.word	0x080066bb
 8006520:	08006639 	.word	0x08006639
 8006524:	080066bb 	.word	0x080066bb
 8006528:	080066bb 	.word	0x080066bb
 800652c:	080066bb 	.word	0x080066bb
 8006530:	08006679 	.word	0x08006679
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68b9      	ldr	r1, [r7, #8]
 800653a:	4618      	mov	r0, r3
 800653c:	f000 fa42 	bl	80069c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0208 	orr.w	r2, r2, #8
 800654e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0204 	bic.w	r2, r2, #4
 800655e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6999      	ldr	r1, [r3, #24]
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	691a      	ldr	r2, [r3, #16]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	619a      	str	r2, [r3, #24]
      break;
 8006572:	e0a5      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68b9      	ldr	r1, [r7, #8]
 800657a:	4618      	mov	r0, r3
 800657c:	f000 fab2 	bl	8006ae4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699a      	ldr	r2, [r3, #24]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800658e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800659e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6999      	ldr	r1, [r3, #24]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	691b      	ldr	r3, [r3, #16]
 80065aa:	021a      	lsls	r2, r3, #8
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	619a      	str	r2, [r3, #24]
      break;
 80065b4:	e084      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68b9      	ldr	r1, [r7, #8]
 80065bc:	4618      	mov	r0, r3
 80065be:	f000 fb1b 	bl	8006bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69da      	ldr	r2, [r3, #28]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f042 0208 	orr.w	r2, r2, #8
 80065d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	69da      	ldr	r2, [r3, #28]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0204 	bic.w	r2, r2, #4
 80065e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69d9      	ldr	r1, [r3, #28]
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	691a      	ldr	r2, [r3, #16]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	61da      	str	r2, [r3, #28]
      break;
 80065f4:	e064      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68b9      	ldr	r1, [r7, #8]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 fb83 	bl	8006d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69da      	ldr	r2, [r3, #28]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006610:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006620:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69d9      	ldr	r1, [r3, #28]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	021a      	lsls	r2, r3, #8
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	430a      	orrs	r2, r1
 8006634:	61da      	str	r2, [r3, #28]
      break;
 8006636:	e043      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68b9      	ldr	r1, [r7, #8]
 800663e:	4618      	mov	r0, r3
 8006640:	f000 fbcc 	bl	8006ddc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f042 0208 	orr.w	r2, r2, #8
 8006652:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f022 0204 	bic.w	r2, r2, #4
 8006662:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	691a      	ldr	r2, [r3, #16]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006676:	e023      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68b9      	ldr	r1, [r7, #8]
 800667e:	4618      	mov	r0, r3
 8006680:	f000 fc10 	bl	8006ea4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006692:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	021a      	lsls	r2, r3, #8
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80066b8:	e002      	b.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	75fb      	strb	r3, [r7, #23]
      break;
 80066be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3718      	adds	r7, #24
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
 80066d2:	bf00      	nop

080066d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <HAL_TIM_ConfigClockSource+0x1c>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e0b6      	b.n	800685e <HAL_TIM_ConfigClockSource+0x18a>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800670e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800671a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800672c:	d03e      	beq.n	80067ac <HAL_TIM_ConfigClockSource+0xd8>
 800672e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006732:	f200 8087 	bhi.w	8006844 <HAL_TIM_ConfigClockSource+0x170>
 8006736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800673a:	f000 8086 	beq.w	800684a <HAL_TIM_ConfigClockSource+0x176>
 800673e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006742:	d87f      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 8006744:	2b70      	cmp	r3, #112	; 0x70
 8006746:	d01a      	beq.n	800677e <HAL_TIM_ConfigClockSource+0xaa>
 8006748:	2b70      	cmp	r3, #112	; 0x70
 800674a:	d87b      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 800674c:	2b60      	cmp	r3, #96	; 0x60
 800674e:	d050      	beq.n	80067f2 <HAL_TIM_ConfigClockSource+0x11e>
 8006750:	2b60      	cmp	r3, #96	; 0x60
 8006752:	d877      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 8006754:	2b50      	cmp	r3, #80	; 0x50
 8006756:	d03c      	beq.n	80067d2 <HAL_TIM_ConfigClockSource+0xfe>
 8006758:	2b50      	cmp	r3, #80	; 0x50
 800675a:	d873      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 800675c:	2b40      	cmp	r3, #64	; 0x40
 800675e:	d058      	beq.n	8006812 <HAL_TIM_ConfigClockSource+0x13e>
 8006760:	2b40      	cmp	r3, #64	; 0x40
 8006762:	d86f      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 8006764:	2b30      	cmp	r3, #48	; 0x30
 8006766:	d064      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x15e>
 8006768:	2b30      	cmp	r3, #48	; 0x30
 800676a:	d86b      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 800676c:	2b20      	cmp	r3, #32
 800676e:	d060      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x15e>
 8006770:	2b20      	cmp	r3, #32
 8006772:	d867      	bhi.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
 8006774:	2b00      	cmp	r3, #0
 8006776:	d05c      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x15e>
 8006778:	2b10      	cmp	r3, #16
 800677a:	d05a      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x15e>
 800677c:	e062      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800678e:	f000 fc69 	bl	8007064 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	609a      	str	r2, [r3, #8]
      break;
 80067aa:	e04f      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067bc:	f000 fc52 	bl	8007064 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	689a      	ldr	r2, [r3, #8]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067ce:	609a      	str	r2, [r3, #8]
      break;
 80067d0:	e03c      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067de:	461a      	mov	r2, r3
 80067e0:	f000 fbc6 	bl	8006f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2150      	movs	r1, #80	; 0x50
 80067ea:	4618      	mov	r0, r3
 80067ec:	f000 fc1f 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 80067f0:	e02c      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067fe:	461a      	mov	r2, r3
 8006800:	f000 fbe5 	bl	8006fce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2160      	movs	r1, #96	; 0x60
 800680a:	4618      	mov	r0, r3
 800680c:	f000 fc0f 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 8006810:	e01c      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800681e:	461a      	mov	r2, r3
 8006820:	f000 fba6 	bl	8006f70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2140      	movs	r1, #64	; 0x40
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fbff 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 8006830:	e00c      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4619      	mov	r1, r3
 800683c:	4610      	mov	r0, r2
 800683e:	f000 fbf6 	bl	800702e <TIM_ITRx_SetConfig>
      break;
 8006842:	e003      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	73fb      	strb	r3, [r7, #15]
      break;
 8006848:	e000      	b.n	800684c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800684a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800685c:	7bfb      	ldrb	r3, [r7, #15]
}
 800685e:	4618      	mov	r0, r3
 8006860:	3710      	adds	r7, #16
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006866:	b480      	push	{r7}
 8006868:	b083      	sub	sp, #12
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800686e:	bf00      	nop
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006896:	bf00      	nop
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
	...

080068a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a3c      	ldr	r2, [pc, #240]	; (80069a8 <TIM_Base_SetConfig+0x104>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d00f      	beq.n	80068dc <TIM_Base_SetConfig+0x38>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068c2:	d00b      	beq.n	80068dc <TIM_Base_SetConfig+0x38>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a39      	ldr	r2, [pc, #228]	; (80069ac <TIM_Base_SetConfig+0x108>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_Base_SetConfig+0x38>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a38      	ldr	r2, [pc, #224]	; (80069b0 <TIM_Base_SetConfig+0x10c>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_Base_SetConfig+0x38>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a37      	ldr	r2, [pc, #220]	; (80069b4 <TIM_Base_SetConfig+0x110>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d108      	bne.n	80068ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2d      	ldr	r2, [pc, #180]	; (80069a8 <TIM_Base_SetConfig+0x104>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d01b      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fc:	d017      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a2a      	ldr	r2, [pc, #168]	; (80069ac <TIM_Base_SetConfig+0x108>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d013      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a29      	ldr	r2, [pc, #164]	; (80069b0 <TIM_Base_SetConfig+0x10c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00f      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a28      	ldr	r2, [pc, #160]	; (80069b4 <TIM_Base_SetConfig+0x110>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00b      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a27      	ldr	r2, [pc, #156]	; (80069b8 <TIM_Base_SetConfig+0x114>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d007      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a26      	ldr	r2, [pc, #152]	; (80069bc <TIM_Base_SetConfig+0x118>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d003      	beq.n	800692e <TIM_Base_SetConfig+0x8a>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a25      	ldr	r2, [pc, #148]	; (80069c0 <TIM_Base_SetConfig+0x11c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d108      	bne.n	8006940 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4313      	orrs	r3, r2
 800693e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	4313      	orrs	r3, r2
 800694c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	689a      	ldr	r2, [r3, #8]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a10      	ldr	r2, [pc, #64]	; (80069a8 <TIM_Base_SetConfig+0x104>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d00f      	beq.n	800698c <TIM_Base_SetConfig+0xe8>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a11      	ldr	r2, [pc, #68]	; (80069b4 <TIM_Base_SetConfig+0x110>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d00b      	beq.n	800698c <TIM_Base_SetConfig+0xe8>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a10      	ldr	r2, [pc, #64]	; (80069b8 <TIM_Base_SetConfig+0x114>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d007      	beq.n	800698c <TIM_Base_SetConfig+0xe8>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a0f      	ldr	r2, [pc, #60]	; (80069bc <TIM_Base_SetConfig+0x118>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d003      	beq.n	800698c <TIM_Base_SetConfig+0xe8>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a0e      	ldr	r2, [pc, #56]	; (80069c0 <TIM_Base_SetConfig+0x11c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d103      	bne.n	8006994 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	691a      	ldr	r2, [r3, #16]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	615a      	str	r2, [r3, #20]
}
 800699a:	bf00      	nop
 800699c:	3714      	adds	r7, #20
 800699e:	46bd      	mov	sp, r7
 80069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a4:	4770      	bx	lr
 80069a6:	bf00      	nop
 80069a8:	40012c00 	.word	0x40012c00
 80069ac:	40000400 	.word	0x40000400
 80069b0:	40000800 	.word	0x40000800
 80069b4:	40013400 	.word	0x40013400
 80069b8:	40014000 	.word	0x40014000
 80069bc:	40014400 	.word	0x40014400
 80069c0:	40014800 	.word	0x40014800

080069c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	f023 0201 	bic.w	r2, r3, #1
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 0303 	bic.w	r3, r3, #3
 80069fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f023 0302 	bic.w	r3, r3, #2
 8006a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a2c      	ldr	r2, [pc, #176]	; (8006ad0 <TIM_OC1_SetConfig+0x10c>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00f      	beq.n	8006a44 <TIM_OC1_SetConfig+0x80>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a2b      	ldr	r2, [pc, #172]	; (8006ad4 <TIM_OC1_SetConfig+0x110>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d00b      	beq.n	8006a44 <TIM_OC1_SetConfig+0x80>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a2a      	ldr	r2, [pc, #168]	; (8006ad8 <TIM_OC1_SetConfig+0x114>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d007      	beq.n	8006a44 <TIM_OC1_SetConfig+0x80>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a29      	ldr	r2, [pc, #164]	; (8006adc <TIM_OC1_SetConfig+0x118>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d003      	beq.n	8006a44 <TIM_OC1_SetConfig+0x80>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a28      	ldr	r2, [pc, #160]	; (8006ae0 <TIM_OC1_SetConfig+0x11c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d10c      	bne.n	8006a5e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f023 0308 	bic.w	r3, r3, #8
 8006a4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	f023 0304 	bic.w	r3, r3, #4
 8006a5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a1b      	ldr	r2, [pc, #108]	; (8006ad0 <TIM_OC1_SetConfig+0x10c>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00f      	beq.n	8006a86 <TIM_OC1_SetConfig+0xc2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a1a      	ldr	r2, [pc, #104]	; (8006ad4 <TIM_OC1_SetConfig+0x110>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00b      	beq.n	8006a86 <TIM_OC1_SetConfig+0xc2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a19      	ldr	r2, [pc, #100]	; (8006ad8 <TIM_OC1_SetConfig+0x114>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d007      	beq.n	8006a86 <TIM_OC1_SetConfig+0xc2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a18      	ldr	r2, [pc, #96]	; (8006adc <TIM_OC1_SetConfig+0x118>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d003      	beq.n	8006a86 <TIM_OC1_SetConfig+0xc2>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a17      	ldr	r2, [pc, #92]	; (8006ae0 <TIM_OC1_SetConfig+0x11c>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d111      	bne.n	8006aaa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	695b      	ldr	r3, [r3, #20]
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	621a      	str	r2, [r3, #32]
}
 8006ac4:	bf00      	nop
 8006ac6:	371c      	adds	r7, #28
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40013400 	.word	0x40013400
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40014400 	.word	0x40014400
 8006ae0:	40014800 	.word	0x40014800

08006ae4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	f023 0210 	bic.w	r2, r3, #16
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	021b      	lsls	r3, r3, #8
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	f023 0320 	bic.w	r3, r3, #32
 8006b32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	011b      	lsls	r3, r3, #4
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a28      	ldr	r2, [pc, #160]	; (8006be4 <TIM_OC2_SetConfig+0x100>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d003      	beq.n	8006b50 <TIM_OC2_SetConfig+0x6c>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a27      	ldr	r2, [pc, #156]	; (8006be8 <TIM_OC2_SetConfig+0x104>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d10d      	bne.n	8006b6c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	011b      	lsls	r3, r3, #4
 8006b5e:	697a      	ldr	r2, [r7, #20]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b6a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a1d      	ldr	r2, [pc, #116]	; (8006be4 <TIM_OC2_SetConfig+0x100>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d00f      	beq.n	8006b94 <TIM_OC2_SetConfig+0xb0>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a1c      	ldr	r2, [pc, #112]	; (8006be8 <TIM_OC2_SetConfig+0x104>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d00b      	beq.n	8006b94 <TIM_OC2_SetConfig+0xb0>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a1b      	ldr	r2, [pc, #108]	; (8006bec <TIM_OC2_SetConfig+0x108>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d007      	beq.n	8006b94 <TIM_OC2_SetConfig+0xb0>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a1a      	ldr	r2, [pc, #104]	; (8006bf0 <TIM_OC2_SetConfig+0x10c>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d003      	beq.n	8006b94 <TIM_OC2_SetConfig+0xb0>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a19      	ldr	r2, [pc, #100]	; (8006bf4 <TIM_OC2_SetConfig+0x110>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d113      	bne.n	8006bbc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b9a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ba2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40012c00 	.word	0x40012c00
 8006be8:	40013400 	.word	0x40013400
 8006bec:	40014000 	.word	0x40014000
 8006bf0:	40014400 	.word	0x40014400
 8006bf4:	40014800 	.word	0x40014800

08006bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f023 0303 	bic.w	r3, r3, #3
 8006c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	021b      	lsls	r3, r3, #8
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a27      	ldr	r2, [pc, #156]	; (8006cf4 <TIM_OC3_SetConfig+0xfc>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d003      	beq.n	8006c62 <TIM_OC3_SetConfig+0x6a>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a26      	ldr	r2, [pc, #152]	; (8006cf8 <TIM_OC3_SetConfig+0x100>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d10d      	bne.n	8006c7e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	68db      	ldr	r3, [r3, #12]
 8006c6e:	021b      	lsls	r3, r3, #8
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c7c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1c      	ldr	r2, [pc, #112]	; (8006cf4 <TIM_OC3_SetConfig+0xfc>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00f      	beq.n	8006ca6 <TIM_OC3_SetConfig+0xae>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1b      	ldr	r2, [pc, #108]	; (8006cf8 <TIM_OC3_SetConfig+0x100>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d00b      	beq.n	8006ca6 <TIM_OC3_SetConfig+0xae>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a1a      	ldr	r2, [pc, #104]	; (8006cfc <TIM_OC3_SetConfig+0x104>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d007      	beq.n	8006ca6 <TIM_OC3_SetConfig+0xae>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a19      	ldr	r2, [pc, #100]	; (8006d00 <TIM_OC3_SetConfig+0x108>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d003      	beq.n	8006ca6 <TIM_OC3_SetConfig+0xae>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a18      	ldr	r2, [pc, #96]	; (8006d04 <TIM_OC3_SetConfig+0x10c>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d113      	bne.n	8006cce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	011b      	lsls	r3, r3, #4
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	011b      	lsls	r3, r3, #4
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	685a      	ldr	r2, [r3, #4]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	621a      	str	r2, [r3, #32]
}
 8006ce8:	bf00      	nop
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr
 8006cf4:	40012c00 	.word	0x40012c00
 8006cf8:	40013400 	.word	0x40013400
 8006cfc:	40014000 	.word	0x40014000
 8006d00:	40014400 	.word	0x40014400
 8006d04:	40014800 	.word	0x40014800

08006d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	69db      	ldr	r3, [r3, #28]
 8006d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	021b      	lsls	r3, r3, #8
 8006d4a:	68fa      	ldr	r2, [r7, #12]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	031b      	lsls	r3, r3, #12
 8006d5e:	693a      	ldr	r2, [r7, #16]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a18      	ldr	r2, [pc, #96]	; (8006dc8 <TIM_OC4_SetConfig+0xc0>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00f      	beq.n	8006d8c <TIM_OC4_SetConfig+0x84>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a17      	ldr	r2, [pc, #92]	; (8006dcc <TIM_OC4_SetConfig+0xc4>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d00b      	beq.n	8006d8c <TIM_OC4_SetConfig+0x84>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a16      	ldr	r2, [pc, #88]	; (8006dd0 <TIM_OC4_SetConfig+0xc8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d007      	beq.n	8006d8c <TIM_OC4_SetConfig+0x84>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a15      	ldr	r2, [pc, #84]	; (8006dd4 <TIM_OC4_SetConfig+0xcc>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_OC4_SetConfig+0x84>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a14      	ldr	r2, [pc, #80]	; (8006dd8 <TIM_OC4_SetConfig+0xd0>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d109      	bne.n	8006da0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	019b      	lsls	r3, r3, #6
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	685a      	ldr	r2, [r3, #4]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	621a      	str	r2, [r3, #32]
}
 8006dba:	bf00      	nop
 8006dbc:	371c      	adds	r7, #28
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	40012c00 	.word	0x40012c00
 8006dcc:	40013400 	.word	0x40013400
 8006dd0:	40014000 	.word	0x40014000
 8006dd4:	40014400 	.word	0x40014400
 8006dd8:	40014800 	.word	0x40014800

08006ddc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b087      	sub	sp, #28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	041b      	lsls	r3, r3, #16
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a17      	ldr	r2, [pc, #92]	; (8006e90 <TIM_OC5_SetConfig+0xb4>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d00f      	beq.n	8006e56 <TIM_OC5_SetConfig+0x7a>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a16      	ldr	r2, [pc, #88]	; (8006e94 <TIM_OC5_SetConfig+0xb8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d00b      	beq.n	8006e56 <TIM_OC5_SetConfig+0x7a>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a15      	ldr	r2, [pc, #84]	; (8006e98 <TIM_OC5_SetConfig+0xbc>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d007      	beq.n	8006e56 <TIM_OC5_SetConfig+0x7a>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a14      	ldr	r2, [pc, #80]	; (8006e9c <TIM_OC5_SetConfig+0xc0>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d003      	beq.n	8006e56 <TIM_OC5_SetConfig+0x7a>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a13      	ldr	r2, [pc, #76]	; (8006ea0 <TIM_OC5_SetConfig+0xc4>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d109      	bne.n	8006e6a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e5c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	021b      	lsls	r3, r3, #8
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	685a      	ldr	r2, [r3, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	621a      	str	r2, [r3, #32]
}
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	40012c00 	.word	0x40012c00
 8006e94:	40013400 	.word	0x40013400
 8006e98:	40014000 	.word	0x40014000
 8006e9c:	40014400 	.word	0x40014400
 8006ea0:	40014800 	.word	0x40014800

08006ea4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a1b      	ldr	r3, [r3, #32]
 8006eb2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a1b      	ldr	r3, [r3, #32]
 8006ebe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	021b      	lsls	r3, r3, #8
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	051b      	lsls	r3, r3, #20
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a18      	ldr	r2, [pc, #96]	; (8006f5c <TIM_OC6_SetConfig+0xb8>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00f      	beq.n	8006f20 <TIM_OC6_SetConfig+0x7c>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a17      	ldr	r2, [pc, #92]	; (8006f60 <TIM_OC6_SetConfig+0xbc>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d00b      	beq.n	8006f20 <TIM_OC6_SetConfig+0x7c>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a16      	ldr	r2, [pc, #88]	; (8006f64 <TIM_OC6_SetConfig+0xc0>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d007      	beq.n	8006f20 <TIM_OC6_SetConfig+0x7c>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a15      	ldr	r2, [pc, #84]	; (8006f68 <TIM_OC6_SetConfig+0xc4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d003      	beq.n	8006f20 <TIM_OC6_SetConfig+0x7c>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	4a14      	ldr	r2, [pc, #80]	; (8006f6c <TIM_OC6_SetConfig+0xc8>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d109      	bne.n	8006f34 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	695b      	ldr	r3, [r3, #20]
 8006f2c:	029b      	lsls	r3, r3, #10
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	697a      	ldr	r2, [r7, #20]
 8006f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	685a      	ldr	r2, [r3, #4]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	621a      	str	r2, [r3, #32]
}
 8006f4e:	bf00      	nop
 8006f50:	371c      	adds	r7, #28
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	40012c00 	.word	0x40012c00
 8006f60:	40013400 	.word	0x40013400
 8006f64:	40014000 	.word	0x40014000
 8006f68:	40014400 	.word	0x40014400
 8006f6c:	40014800 	.word	0x40014800

08006f70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6a1b      	ldr	r3, [r3, #32]
 8006f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6a1b      	ldr	r3, [r3, #32]
 8006f86:	f023 0201 	bic.w	r2, r3, #1
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	011b      	lsls	r3, r3, #4
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f023 030a 	bic.w	r3, r3, #10
 8006fac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	621a      	str	r2, [r3, #32]
}
 8006fc2:	bf00      	nop
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr

08006fce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fce:	b480      	push	{r7}
 8006fd0:	b087      	sub	sp, #28
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	60f8      	str	r0, [r7, #12]
 8006fd6:	60b9      	str	r1, [r7, #8]
 8006fd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	f023 0210 	bic.w	r2, r3, #16
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ff8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	031b      	lsls	r3, r3, #12
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	4313      	orrs	r3, r2
 8007002:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800700a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	693a      	ldr	r2, [r7, #16]
 8007020:	621a      	str	r2, [r3, #32]
}
 8007022:	bf00      	nop
 8007024:	371c      	adds	r7, #28
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr

0800702e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800702e:	b480      	push	{r7}
 8007030:	b085      	sub	sp, #20
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
 8007036:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007044:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4313      	orrs	r3, r2
 800704c:	f043 0307 	orr.w	r3, r3, #7
 8007050:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	609a      	str	r2, [r3, #8]
}
 8007058:	bf00      	nop
 800705a:	3714      	adds	r7, #20
 800705c:	46bd      	mov	sp, r7
 800705e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007062:	4770      	bx	lr

08007064 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007064:	b480      	push	{r7}
 8007066:	b087      	sub	sp, #28
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
 8007070:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800707e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	021a      	lsls	r2, r3, #8
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	431a      	orrs	r2, r3
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	4313      	orrs	r3, r2
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	609a      	str	r2, [r3, #8]
}
 8007098:	bf00      	nop
 800709a:	371c      	adds	r7, #28
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f003 031f 	and.w	r3, r3, #31
 80070b6:	2201      	movs	r2, #1
 80070b8:	fa02 f303 	lsl.w	r3, r2, r3
 80070bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6a1a      	ldr	r2, [r3, #32]
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	43db      	mvns	r3, r3
 80070c6:	401a      	ands	r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6a1a      	ldr	r2, [r3, #32]
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	f003 031f 	and.w	r3, r3, #31
 80070d6:	6879      	ldr	r1, [r7, #4]
 80070d8:	fa01 f303 	lsl.w	r3, r1, r3
 80070dc:	431a      	orrs	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
	...

080070f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007104:	2302      	movs	r3, #2
 8007106:	e063      	b.n	80071d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a2b      	ldr	r2, [pc, #172]	; (80071dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d004      	beq.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a2a      	ldr	r2, [pc, #168]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d108      	bne.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007142:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007154:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68fa      	ldr	r2, [r7, #12]
 800715c:	4313      	orrs	r3, r2
 800715e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a1b      	ldr	r2, [pc, #108]	; (80071dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d018      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717a:	d013      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a18      	ldr	r2, [pc, #96]	; (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d00e      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a17      	ldr	r2, [pc, #92]	; (80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d009      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a12      	ldr	r2, [pc, #72]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d004      	beq.n	80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a13      	ldr	r2, [pc, #76]	; (80071ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d10c      	bne.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	68ba      	ldr	r2, [r7, #8]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3714      	adds	r7, #20
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr
 80071dc:	40012c00 	.word	0x40012c00
 80071e0:	40013400 	.word	0x40013400
 80071e4:	40000400 	.word	0x40000400
 80071e8:	40000800 	.word	0x40000800
 80071ec:	40014000 	.word	0x40014000

080071f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800723c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007240:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	b29a      	uxth	r2, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3714      	adds	r7, #20
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr

0800725a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800725a:	b480      	push	{r7}
 800725c:	b085      	sub	sp, #20
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007262:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007266:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800726e:	b29a      	uxth	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	b29b      	uxth	r3, r3
 8007274:	43db      	mvns	r3, r3
 8007276:	b29b      	uxth	r3, r3
 8007278:	4013      	ands	r3, r2
 800727a:	b29a      	uxth	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3714      	adds	r7, #20
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007290:	b084      	sub	sp, #16
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	f107 0014 	add.w	r0, r7, #20
 800729e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80072c2:	2300      	movs	r3, #0
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	b004      	add	sp, #16
 80072d0:	4770      	bx	lr
	...

080072d4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b09d      	sub	sp, #116	; 0x74
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	881b      	ldrh	r3, [r3, #0]
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80072f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072fa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	78db      	ldrb	r3, [r3, #3]
 8007302:	2b03      	cmp	r3, #3
 8007304:	d81f      	bhi.n	8007346 <USB_ActivateEndpoint+0x72>
 8007306:	a201      	add	r2, pc, #4	; (adr r2, 800730c <USB_ActivateEndpoint+0x38>)
 8007308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800730c:	0800731d 	.word	0x0800731d
 8007310:	08007339 	.word	0x08007339
 8007314:	0800734f 	.word	0x0800734f
 8007318:	0800732b 	.word	0x0800732b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800731c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007324:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007328:	e012      	b.n	8007350 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800732a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800732e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007332:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007336:	e00b      	b.n	8007350 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007338:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800733c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007340:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8007344:	e004      	b.n	8007350 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800734c:	e000      	b.n	8007350 <USB_ActivateEndpoint+0x7c>
      break;
 800734e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800735e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007362:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007366:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800736a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800736e:	b29b      	uxth	r3, r3
 8007370:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	881b      	ldrh	r3, [r3, #0]
 800737e:	b29b      	uxth	r3, r3
 8007380:	b21b      	sxth	r3, r3
 8007382:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800738a:	b21a      	sxth	r2, r3
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	b21b      	sxth	r3, r3
 8007392:	4313      	orrs	r3, r2
 8007394:	b21b      	sxth	r3, r3
 8007396:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	781b      	ldrb	r3, [r3, #0]
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	441a      	add	r2, r3
 80073a4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80073a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	7b1b      	ldrb	r3, [r3, #12]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f040 8178 	bne.w	80076b6 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	785b      	ldrb	r3, [r3, #1]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 8084 	beq.w	80074d8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073da:	b29b      	uxth	r3, r3
 80073dc:	461a      	mov	r2, r3
 80073de:	69bb      	ldr	r3, [r7, #24]
 80073e0:	4413      	add	r3, r2
 80073e2:	61bb      	str	r3, [r7, #24]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	011a      	lsls	r2, r3, #4
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073f2:	617b      	str	r3, [r7, #20]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	88db      	ldrh	r3, [r3, #6]
 80073f8:	085b      	lsrs	r3, r3, #1
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	b29a      	uxth	r2, r3
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4413      	add	r3, r2
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	827b      	strh	r3, [r7, #18]
 8007412:	8a7b      	ldrh	r3, [r7, #18]
 8007414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01b      	beq.n	8007454 <USB_ActivateEndpoint+0x180>
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	b29b      	uxth	r3, r3
 800742a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800742e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007432:	823b      	strh	r3, [r7, #16]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	441a      	add	r2, r3
 800743e:	8a3b      	ldrh	r3, [r7, #16]
 8007440:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007444:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800744c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007450:	b29b      	uxth	r3, r3
 8007452:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	78db      	ldrb	r3, [r3, #3]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d020      	beq.n	800749e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	b29b      	uxth	r3, r3
 800746a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800746e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007472:	81bb      	strh	r3, [r7, #12]
 8007474:	89bb      	ldrh	r3, [r7, #12]
 8007476:	f083 0320 	eor.w	r3, r3, #32
 800747a:	81bb      	strh	r3, [r7, #12]
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	441a      	add	r2, r3
 8007486:	89bb      	ldrh	r3, [r7, #12]
 8007488:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800748c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007490:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007498:	b29b      	uxth	r3, r3
 800749a:	8013      	strh	r3, [r2, #0]
 800749c:	e2d5      	b.n	8007a4a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	4413      	add	r3, r2
 80074a8:	881b      	ldrh	r3, [r3, #0]
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b4:	81fb      	strh	r3, [r7, #14]
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	441a      	add	r2, r3
 80074c0:	89fb      	ldrh	r3, [r7, #14]
 80074c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	8013      	strh	r3, [r2, #0]
 80074d6:	e2b8      	b.n	8007a4a <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	633b      	str	r3, [r7, #48]	; 0x30
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	461a      	mov	r2, r3
 80074e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e8:	4413      	add	r3, r2
 80074ea:	633b      	str	r3, [r7, #48]	; 0x30
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	011a      	lsls	r2, r3, #4
 80074f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f4:	4413      	add	r3, r2
 80074f6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80074fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	88db      	ldrh	r3, [r3, #6]
 8007500:	085b      	lsrs	r3, r3, #1
 8007502:	b29b      	uxth	r3, r3
 8007504:	005b      	lsls	r3, r3, #1
 8007506:	b29a      	uxth	r2, r3
 8007508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800750a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007516:	b29b      	uxth	r3, r3
 8007518:	461a      	mov	r2, r3
 800751a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751c:	4413      	add	r3, r2
 800751e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	011a      	lsls	r2, r3, #4
 8007526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007528:	4413      	add	r3, r2
 800752a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800752e:	627b      	str	r3, [r7, #36]	; 0x24
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	881b      	ldrh	r3, [r3, #0]
 8007534:	b29b      	uxth	r3, r3
 8007536:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800753a:	b29a      	uxth	r2, r3
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	801a      	strh	r2, [r3, #0]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	2b3e      	cmp	r3, #62	; 0x3e
 8007546:	d91d      	bls.n	8007584 <USB_ActivateEndpoint+0x2b0>
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	095b      	lsrs	r3, r3, #5
 800754e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	f003 031f 	and.w	r3, r3, #31
 8007558:	2b00      	cmp	r3, #0
 800755a:	d102      	bne.n	8007562 <USB_ActivateEndpoint+0x28e>
 800755c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800755e:	3b01      	subs	r3, #1
 8007560:	66bb      	str	r3, [r7, #104]	; 0x68
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	b29a      	uxth	r2, r3
 8007568:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800756a:	b29b      	uxth	r3, r3
 800756c:	029b      	lsls	r3, r3, #10
 800756e:	b29b      	uxth	r3, r3
 8007570:	4313      	orrs	r3, r2
 8007572:	b29b      	uxth	r3, r3
 8007574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800757c:	b29a      	uxth	r2, r3
 800757e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007580:	801a      	strh	r2, [r3, #0]
 8007582:	e026      	b.n	80075d2 <USB_ActivateEndpoint+0x2fe>
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10a      	bne.n	80075a2 <USB_ActivateEndpoint+0x2ce>
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	881b      	ldrh	r3, [r3, #0]
 8007590:	b29b      	uxth	r3, r3
 8007592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800759a:	b29a      	uxth	r2, r3
 800759c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759e:	801a      	strh	r2, [r3, #0]
 80075a0:	e017      	b.n	80075d2 <USB_ActivateEndpoint+0x2fe>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	085b      	lsrs	r3, r3, #1
 80075a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d002      	beq.n	80075bc <USB_ActivateEndpoint+0x2e8>
 80075b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075b8:	3301      	adds	r3, #1
 80075ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	881b      	ldrh	r3, [r3, #0]
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	029b      	lsls	r3, r3, #10
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	4313      	orrs	r3, r2
 80075cc:	b29a      	uxth	r2, r3
 80075ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	881b      	ldrh	r3, [r3, #0]
 80075de:	847b      	strh	r3, [r7, #34]	; 0x22
 80075e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80075e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d01b      	beq.n	8007622 <USB_ActivateEndpoint+0x34e>
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007600:	843b      	strh	r3, [r7, #32]
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	009b      	lsls	r3, r3, #2
 800760a:	441a      	add	r2, r3
 800760c:	8c3b      	ldrh	r3, [r7, #32]
 800760e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007612:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007616:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800761a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800761e:	b29b      	uxth	r3, r3
 8007620:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d124      	bne.n	8007674 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	b29b      	uxth	r3, r3
 8007638:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800763c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007640:	83bb      	strh	r3, [r7, #28]
 8007642:	8bbb      	ldrh	r3, [r7, #28]
 8007644:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007648:	83bb      	strh	r3, [r7, #28]
 800764a:	8bbb      	ldrh	r3, [r7, #28]
 800764c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007650:	83bb      	strh	r3, [r7, #28]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	441a      	add	r2, r3
 800765c:	8bbb      	ldrh	r3, [r7, #28]
 800765e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007662:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800766a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800766e:	b29b      	uxth	r3, r3
 8007670:	8013      	strh	r3, [r2, #0]
 8007672:	e1ea      	b.n	8007a4a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	b29b      	uxth	r3, r3
 8007682:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007686:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800768a:	83fb      	strh	r3, [r7, #30]
 800768c:	8bfb      	ldrh	r3, [r7, #30]
 800768e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007692:	83fb      	strh	r3, [r7, #30]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	441a      	add	r2, r3
 800769e:	8bfb      	ldrh	r3, [r7, #30]
 80076a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	8013      	strh	r3, [r2, #0]
 80076b4:	e1c9      	b.n	8007a4a <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	78db      	ldrb	r3, [r3, #3]
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d11e      	bne.n	80076fc <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	4413      	add	r3, r2
 80076c8:	881b      	ldrh	r3, [r3, #0]
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076d4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	441a      	add	r2, r3
 80076e2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80076e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ee:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80076f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	8013      	strh	r3, [r2, #0]
 80076fa:	e01d      	b.n	8007738 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	b29b      	uxth	r3, r3
 800770a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800770e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007712:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	441a      	add	r2, r3
 8007720:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007724:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007728:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800772c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007734:	b29b      	uxth	r3, r3
 8007736:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007742:	b29b      	uxth	r3, r3
 8007744:	461a      	mov	r2, r3
 8007746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007748:	4413      	add	r3, r2
 800774a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	011a      	lsls	r2, r3, #4
 8007752:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007754:	4413      	add	r3, r2
 8007756:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800775a:	65bb      	str	r3, [r7, #88]	; 0x58
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	891b      	ldrh	r3, [r3, #8]
 8007760:	085b      	lsrs	r3, r3, #1
 8007762:	b29b      	uxth	r3, r3
 8007764:	005b      	lsls	r3, r3, #1
 8007766:	b29a      	uxth	r2, r3
 8007768:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800776a:	801a      	strh	r2, [r3, #0]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	657b      	str	r3, [r7, #84]	; 0x54
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007776:	b29b      	uxth	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800777c:	4413      	add	r3, r2
 800777e:	657b      	str	r3, [r7, #84]	; 0x54
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	011a      	lsls	r2, r3, #4
 8007786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007788:	4413      	add	r3, r2
 800778a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800778e:	653b      	str	r3, [r7, #80]	; 0x50
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	895b      	ldrh	r3, [r3, #10]
 8007794:	085b      	lsrs	r3, r3, #1
 8007796:	b29b      	uxth	r3, r3
 8007798:	005b      	lsls	r3, r3, #1
 800779a:	b29a      	uxth	r2, r3
 800779c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800779e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	f040 8093 	bne.w	80078d0 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	781b      	ldrb	r3, [r3, #0]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	4413      	add	r3, r2
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80077ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80077be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d01b      	beq.n	80077fe <USB_ActivateEndpoint+0x52a>
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	781b      	ldrb	r3, [r3, #0]
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077dc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	781b      	ldrb	r3, [r3, #0]
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	441a      	add	r2, r3
 80077e8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80077ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	881b      	ldrh	r3, [r3, #0]
 800780a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800780c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800780e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007812:	2b00      	cmp	r3, #0
 8007814:	d01b      	beq.n	800784e <USB_ActivateEndpoint+0x57a>
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4413      	add	r3, r2
 8007820:	881b      	ldrh	r3, [r3, #0]
 8007822:	b29b      	uxth	r3, r3
 8007824:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007828:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	441a      	add	r2, r3
 8007838:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800783a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800783e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007846:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800784a:	b29b      	uxth	r3, r3
 800784c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	4413      	add	r3, r2
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	b29b      	uxth	r3, r3
 800785c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007864:	873b      	strh	r3, [r7, #56]	; 0x38
 8007866:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007868:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800786c:	873b      	strh	r3, [r7, #56]	; 0x38
 800786e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007870:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007874:	873b      	strh	r3, [r7, #56]	; 0x38
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	441a      	add	r2, r3
 8007880:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007882:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007886:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800788a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800788e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007892:	b29b      	uxth	r3, r3
 8007894:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	881b      	ldrh	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ac:	86fb      	strh	r3, [r7, #54]	; 0x36
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	441a      	add	r2, r3
 80078b8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80078ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	8013      	strh	r3, [r2, #0]
 80078ce:	e0bc      	b.n	8007a4a <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	881b      	ldrh	r3, [r3, #0]
 80078dc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80078e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80078e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d01d      	beq.n	8007928 <USB_ActivateEndpoint+0x654>
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	4413      	add	r3, r2
 80078f6:	881b      	ldrh	r3, [r3, #0]
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007902:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	441a      	add	r2, r3
 8007910:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007914:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007918:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800791c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007924:	b29b      	uxth	r3, r3
 8007926:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	881b      	ldrh	r3, [r3, #0]
 8007934:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007938:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800793c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007940:	2b00      	cmp	r3, #0
 8007942:	d01d      	beq.n	8007980 <USB_ActivateEndpoint+0x6ac>
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	881b      	ldrh	r3, [r3, #0]
 8007950:	b29b      	uxth	r3, r3
 8007952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800795a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	441a      	add	r2, r3
 8007968:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800796c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007970:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007974:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007978:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800797c:	b29b      	uxth	r3, r3
 800797e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	78db      	ldrb	r3, [r3, #3]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d024      	beq.n	80079d2 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4413      	add	r3, r2
 8007992:	881b      	ldrh	r3, [r3, #0]
 8007994:	b29b      	uxth	r3, r3
 8007996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800799a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800799e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80079a2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80079a6:	f083 0320 	eor.w	r3, r3, #32
 80079aa:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	441a      	add	r2, r3
 80079b8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80079bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079cc:	b29b      	uxth	r3, r3
 80079ce:	8013      	strh	r3, [r2, #0]
 80079d0:	e01d      	b.n	8007a0e <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	4413      	add	r3, r2
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079e8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	441a      	add	r2, r3
 80079f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80079fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4413      	add	r3, r2
 8007a18:	881b      	ldrh	r3, [r3, #0]
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a24:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	441a      	add	r2, r3
 8007a32:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007a36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007a4a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3774      	adds	r7, #116	; 0x74
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop

08007a5c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b08d      	sub	sp, #52	; 0x34
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	7b1b      	ldrb	r3, [r3, #12]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	f040 808e 	bne.w	8007b8c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	785b      	ldrb	r3, [r3, #1]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d044      	beq.n	8007b02 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4413      	add	r3, r2
 8007a82:	881b      	ldrh	r3, [r3, #0]
 8007a84:	81bb      	strh	r3, [r7, #12]
 8007a86:	89bb      	ldrh	r3, [r7, #12]
 8007a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d01b      	beq.n	8007ac8 <USB_DeactivateEndpoint+0x6c>
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	781b      	ldrb	r3, [r3, #0]
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	881b      	ldrh	r3, [r3, #0]
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa6:	817b      	strh	r3, [r7, #10]
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	441a      	add	r2, r3
 8007ab2:	897b      	ldrh	r3, [r7, #10]
 8007ab4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ab8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007abc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ac0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	4413      	add	r3, r2
 8007ad2:	881b      	ldrh	r3, [r3, #0]
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ade:	813b      	strh	r3, [r7, #8]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	441a      	add	r2, r3
 8007aea:	893b      	ldrh	r3, [r7, #8]
 8007aec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007af0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007af4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	8013      	strh	r3, [r2, #0]
 8007b00:	e192      	b.n	8007e28 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	881b      	ldrh	r3, [r3, #0]
 8007b0e:	827b      	strh	r3, [r7, #18]
 8007b10:	8a7b      	ldrh	r3, [r7, #18]
 8007b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d01b      	beq.n	8007b52 <USB_DeactivateEndpoint+0xf6>
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	881b      	ldrh	r3, [r3, #0]
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b30:	823b      	strh	r3, [r7, #16]
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	441a      	add	r2, r3
 8007b3c:	8a3b      	ldrh	r3, [r7, #16]
 8007b3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	4413      	add	r3, r2
 8007b5c:	881b      	ldrh	r3, [r3, #0]
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b68:	81fb      	strh	r3, [r7, #14]
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	441a      	add	r2, r3
 8007b74:	89fb      	ldrh	r3, [r7, #14]
 8007b76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	8013      	strh	r3, [r2, #0]
 8007b8a:	e14d      	b.n	8007e28 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	785b      	ldrb	r3, [r3, #1]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 80a5 	bne.w	8007ce0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	843b      	strh	r3, [r7, #32]
 8007ba4:	8c3b      	ldrh	r3, [r7, #32]
 8007ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d01b      	beq.n	8007be6 <USB_DeactivateEndpoint+0x18a>
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	4413      	add	r3, r2
 8007bb8:	881b      	ldrh	r3, [r3, #0]
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bc4:	83fb      	strh	r3, [r7, #30]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	441a      	add	r2, r3
 8007bd0:	8bfb      	ldrh	r3, [r7, #30]
 8007bd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007bde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	881b      	ldrh	r3, [r3, #0]
 8007bf2:	83bb      	strh	r3, [r7, #28]
 8007bf4:	8bbb      	ldrh	r3, [r7, #28]
 8007bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d01b      	beq.n	8007c36 <USB_DeactivateEndpoint+0x1da>
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	781b      	ldrb	r3, [r3, #0]
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	881b      	ldrh	r3, [r3, #0]
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c14:	837b      	strh	r3, [r7, #26]
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	441a      	add	r2, r3
 8007c20:	8b7b      	ldrh	r3, [r7, #26]
 8007c22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c2e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4413      	add	r3, r2
 8007c40:	881b      	ldrh	r3, [r3, #0]
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4c:	833b      	strh	r3, [r7, #24]
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	441a      	add	r2, r3
 8007c58:	8b3b      	ldrh	r3, [r7, #24]
 8007c5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c66:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	881b      	ldrh	r3, [r3, #0]
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c84:	82fb      	strh	r3, [r7, #22]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	441a      	add	r2, r3
 8007c90:	8afb      	ldrh	r3, [r7, #22]
 8007c92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	781b      	ldrb	r3, [r3, #0]
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	881b      	ldrh	r3, [r3, #0]
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cbc:	82bb      	strh	r3, [r7, #20]
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	441a      	add	r2, r3
 8007cc8:	8abb      	ldrh	r3, [r7, #20]
 8007cca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	8013      	strh	r3, [r2, #0]
 8007cde:	e0a3      	b.n	8007e28 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007cee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d01b      	beq.n	8007d30 <USB_DeactivateEndpoint+0x2d4>
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	881b      	ldrh	r3, [r3, #0]
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d0e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007d10:	687a      	ldr	r2, [r7, #4]
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	441a      	add	r2, r3
 8007d1a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007d1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	781b      	ldrb	r3, [r3, #0]
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4413      	add	r3, r2
 8007d3a:	881b      	ldrh	r3, [r3, #0]
 8007d3c:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007d3e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d01b      	beq.n	8007d80 <USB_DeactivateEndpoint+0x324>
 8007d48:	687a      	ldr	r2, [r7, #4]
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	781b      	ldrb	r3, [r3, #0]
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	4413      	add	r3, r2
 8007d52:	881b      	ldrh	r3, [r3, #0]
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d5e:	853b      	strh	r3, [r7, #40]	; 0x28
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	441a      	add	r2, r3
 8007d6a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007d6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d78:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007d80:	687a      	ldr	r2, [r7, #4]
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4413      	add	r3, r2
 8007d8a:	881b      	ldrh	r3, [r3, #0]
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d96:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	441a      	add	r2, r3
 8007da2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007da4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007da8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	4413      	add	r3, r2
 8007dc2:	881b      	ldrh	r3, [r3, #0]
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dce:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	441a      	add	r2, r3
 8007dda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007ddc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007de0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007de4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	781b      	ldrb	r3, [r3, #0]
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4413      	add	r3, r2
 8007dfa:	881b      	ldrh	r3, [r3, #0]
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e06:	847b      	strh	r3, [r7, #34]	; 0x22
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	441a      	add	r2, r3
 8007e12:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007e14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3734      	adds	r7, #52	; 0x34
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr

08007e36 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b0c2      	sub	sp, #264	; 0x108
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007e44:	6018      	str	r0, [r3, #0]
 8007e46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e4e:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	785b      	ldrb	r3, [r3, #1]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	f040 86b7 	bne.w	8008bd0 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007e62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699a      	ldr	r2, [r3, #24]
 8007e6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d908      	bls.n	8007e90 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007e7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007e8e:	e007      	b.n	8007ea0 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007e90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007e94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007ea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ea4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	7b1b      	ldrb	r3, [r3, #12]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d13a      	bne.n	8007f26 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007eb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	6959      	ldr	r1, [r3, #20]
 8007ebc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ec0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	88da      	ldrh	r2, [r3, #6]
 8007ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8007ed2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8007ed6:	6800      	ldr	r0, [r0, #0]
 8007ed8:	f001 fc8c 	bl	80097f4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007edc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ee0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	613b      	str	r3, [r7, #16]
 8007ee8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007eec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	461a      	mov	r2, r3
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	4413      	add	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]
 8007f00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	011a      	lsls	r2, r3, #4
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	4413      	add	r3, r2
 8007f12:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007f1c:	b29a      	uxth	r2, r3
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	801a      	strh	r2, [r3, #0]
 8007f22:	f000 be1f 	b.w	8008b64 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007f26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	78db      	ldrb	r3, [r3, #3]
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	f040 8462 	bne.w	80087fc <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007f38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	6a1a      	ldr	r2, [r3, #32]
 8007f44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	429a      	cmp	r2, r3
 8007f52:	f240 83df 	bls.w	8008714 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007f56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	881b      	ldrh	r3, [r3, #0]
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f7c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8007f80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f84:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007f8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	441a      	add	r2, r3
 8007f9a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007f9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fa6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007fb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6a1a      	ldr	r2, [r3, #32]
 8007fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8007fc2:	1ad2      	subs	r2, r2, r3
 8007fc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007fd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fd4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007fde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	881b      	ldrh	r3, [r3, #0]
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	f000 81c7 	beq.w	8008386 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007ff8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8007ffc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	633b      	str	r3, [r7, #48]	; 0x30
 8008004:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008008:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	785b      	ldrb	r3, [r3, #1]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d177      	bne.n	8008104 <USB_EPStartXfer+0x2ce>
 8008014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008018:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008020:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008024:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800802e:	b29b      	uxth	r3, r3
 8008030:	461a      	mov	r2, r3
 8008032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008034:	4413      	add	r3, r2
 8008036:	62bb      	str	r3, [r7, #40]	; 0x28
 8008038:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800803c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	011a      	lsls	r2, r3, #4
 8008046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008048:	4413      	add	r3, r2
 800804a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800804e:	627b      	str	r3, [r7, #36]	; 0x24
 8008050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008052:	881b      	ldrh	r3, [r3, #0]
 8008054:	b29b      	uxth	r3, r3
 8008056:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800805a:	b29a      	uxth	r2, r3
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805e:	801a      	strh	r2, [r3, #0]
 8008060:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008064:	2b3e      	cmp	r3, #62	; 0x3e
 8008066:	d921      	bls.n	80080ac <USB_EPStartXfer+0x276>
 8008068:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800806c:	095b      	lsrs	r3, r3, #5
 800806e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008072:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008076:	f003 031f 	and.w	r3, r3, #31
 800807a:	2b00      	cmp	r3, #0
 800807c:	d104      	bne.n	8008088 <USB_EPStartXfer+0x252>
 800807e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008082:	3b01      	subs	r3, #1
 8008084:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808a:	881b      	ldrh	r3, [r3, #0]
 800808c:	b29a      	uxth	r2, r3
 800808e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008092:	b29b      	uxth	r3, r3
 8008094:	029b      	lsls	r3, r3, #10
 8008096:	b29b      	uxth	r3, r3
 8008098:	4313      	orrs	r3, r2
 800809a:	b29b      	uxth	r3, r3
 800809c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080a4:	b29a      	uxth	r2, r3
 80080a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a8:	801a      	strh	r2, [r3, #0]
 80080aa:	e050      	b.n	800814e <USB_EPStartXfer+0x318>
 80080ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10a      	bne.n	80080ca <USB_EPStartXfer+0x294>
 80080b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c6:	801a      	strh	r2, [r3, #0]
 80080c8:	e041      	b.n	800814e <USB_EPStartXfer+0x318>
 80080ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80080ce:	085b      	lsrs	r3, r3, #1
 80080d0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80080d8:	f003 0301 	and.w	r3, r3, #1
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d004      	beq.n	80080ea <USB_EPStartXfer+0x2b4>
 80080e0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080e4:	3301      	adds	r3, #1
 80080e6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80080ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ec:	881b      	ldrh	r3, [r3, #0]
 80080ee:	b29a      	uxth	r2, r3
 80080f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	029b      	lsls	r3, r3, #10
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	4313      	orrs	r3, r2
 80080fc:	b29a      	uxth	r2, r3
 80080fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008100:	801a      	strh	r2, [r3, #0]
 8008102:	e024      	b.n	800814e <USB_EPStartXfer+0x318>
 8008104:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008108:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	785b      	ldrb	r3, [r3, #1]
 8008110:	2b01      	cmp	r3, #1
 8008112:	d11c      	bne.n	800814e <USB_EPStartXfer+0x318>
 8008114:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008118:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008122:	b29b      	uxth	r3, r3
 8008124:	461a      	mov	r2, r3
 8008126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008128:	4413      	add	r3, r2
 800812a:	633b      	str	r3, [r7, #48]	; 0x30
 800812c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008130:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	011a      	lsls	r2, r3, #4
 800813a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813c:	4413      	add	r3, r2
 800813e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008144:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008148:	b29a      	uxth	r2, r3
 800814a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800814c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800814e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008152:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	895b      	ldrh	r3, [r3, #10]
 800815a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800815e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008162:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	6959      	ldr	r1, [r3, #20]
 800816a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800816e:	b29b      	uxth	r3, r3
 8008170:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008174:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008178:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800817c:	6800      	ldr	r0, [r0, #0]
 800817e:	f001 fb39 	bl	80097f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8008182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008186:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	695a      	ldr	r2, [r3, #20]
 800818e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008192:	441a      	add	r2, r3
 8008194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80081a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6a1a      	ldr	r2, [r3, #32]
 80081ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	691b      	ldr	r3, [r3, #16]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d90f      	bls.n	80081dc <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80081bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	6a1a      	ldr	r2, [r3, #32]
 80081c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80081cc:	1ad2      	subs	r2, r2, r3
 80081ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	621a      	str	r2, [r3, #32]
 80081da:	e00e      	b.n	80081fa <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80081dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 80081ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2200      	movs	r2, #0
 80081f8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80081fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	785b      	ldrb	r3, [r3, #1]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d177      	bne.n	80082fa <USB_EPStartXfer+0x4c4>
 800820a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800820e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	61bb      	str	r3, [r7, #24]
 8008216:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800821a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008224:	b29b      	uxth	r3, r3
 8008226:	461a      	mov	r2, r3
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	4413      	add	r3, r2
 800822c:	61bb      	str	r3, [r7, #24]
 800822e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008232:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	011a      	lsls	r2, r3, #4
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	4413      	add	r3, r2
 8008240:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	b29b      	uxth	r3, r3
 800824c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008250:	b29a      	uxth	r2, r3
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	801a      	strh	r2, [r3, #0]
 8008256:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800825a:	2b3e      	cmp	r3, #62	; 0x3e
 800825c:	d921      	bls.n	80082a2 <USB_EPStartXfer+0x46c>
 800825e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008262:	095b      	lsrs	r3, r3, #5
 8008264:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008268:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800826c:	f003 031f 	and.w	r3, r3, #31
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <USB_EPStartXfer+0x448>
 8008274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008278:	3b01      	subs	r3, #1
 800827a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	881b      	ldrh	r3, [r3, #0]
 8008282:	b29a      	uxth	r2, r3
 8008284:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008288:	b29b      	uxth	r3, r3
 800828a:	029b      	lsls	r3, r3, #10
 800828c:	b29b      	uxth	r3, r3
 800828e:	4313      	orrs	r3, r2
 8008290:	b29b      	uxth	r3, r3
 8008292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800829a:	b29a      	uxth	r2, r3
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	801a      	strh	r2, [r3, #0]
 80082a0:	e056      	b.n	8008350 <USB_EPStartXfer+0x51a>
 80082a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10a      	bne.n	80082c0 <USB_EPStartXfer+0x48a>
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	881b      	ldrh	r3, [r3, #0]
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082b8:	b29a      	uxth	r2, r3
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	801a      	strh	r2, [r3, #0]
 80082be:	e047      	b.n	8008350 <USB_EPStartXfer+0x51a>
 80082c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082c4:	085b      	lsrs	r3, r3, #1
 80082c6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80082ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d004      	beq.n	80082e0 <USB_EPStartXfer+0x4aa>
 80082d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082da:	3301      	adds	r3, #1
 80082dc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	881b      	ldrh	r3, [r3, #0]
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	029b      	lsls	r3, r3, #10
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	4313      	orrs	r3, r2
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	801a      	strh	r2, [r3, #0]
 80082f8:	e02a      	b.n	8008350 <USB_EPStartXfer+0x51a>
 80082fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	785b      	ldrb	r3, [r3, #1]
 8008306:	2b01      	cmp	r3, #1
 8008308:	d122      	bne.n	8008350 <USB_EPStartXfer+0x51a>
 800830a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800830e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	623b      	str	r3, [r7, #32]
 8008316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800831a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008324:	b29b      	uxth	r3, r3
 8008326:	461a      	mov	r2, r3
 8008328:	6a3b      	ldr	r3, [r7, #32]
 800832a:	4413      	add	r3, r2
 800832c:	623b      	str	r3, [r7, #32]
 800832e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008332:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	011a      	lsls	r2, r3, #4
 800833c:	6a3b      	ldr	r3, [r7, #32]
 800833e:	4413      	add	r3, r2
 8008340:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008344:	61fb      	str	r3, [r7, #28]
 8008346:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800834a:	b29a      	uxth	r2, r3
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008350:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008354:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	891b      	ldrh	r3, [r3, #8]
 800835c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008360:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008364:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	6959      	ldr	r1, [r3, #20]
 800836c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008370:	b29b      	uxth	r3, r3
 8008372:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008376:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800837a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800837e:	6800      	ldr	r0, [r0, #0]
 8008380:	f001 fa38 	bl	80097f4 <USB_WritePMA>
 8008384:	e3ee      	b.n	8008b64 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008386:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800838a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	785b      	ldrb	r3, [r3, #1]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d177      	bne.n	8008486 <USB_EPStartXfer+0x650>
 8008396:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800839a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80083a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	461a      	mov	r2, r3
 80083b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083b6:	4413      	add	r3, r2
 80083b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80083ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	781b      	ldrb	r3, [r3, #0]
 80083c6:	011a      	lsls	r2, r3, #4
 80083c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083ca:	4413      	add	r3, r2
 80083cc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083d0:	647b      	str	r3, [r7, #68]	; 0x44
 80083d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083d4:	881b      	ldrh	r3, [r3, #0]
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083dc:	b29a      	uxth	r2, r3
 80083de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083e0:	801a      	strh	r2, [r3, #0]
 80083e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083e6:	2b3e      	cmp	r3, #62	; 0x3e
 80083e8:	d921      	bls.n	800842e <USB_EPStartXfer+0x5f8>
 80083ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083ee:	095b      	lsrs	r3, r3, #5
 80083f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80083f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80083f8:	f003 031f 	and.w	r3, r3, #31
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d104      	bne.n	800840a <USB_EPStartXfer+0x5d4>
 8008400:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008404:	3b01      	subs	r3, #1
 8008406:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800840a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800840c:	881b      	ldrh	r3, [r3, #0]
 800840e:	b29a      	uxth	r2, r3
 8008410:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008414:	b29b      	uxth	r3, r3
 8008416:	029b      	lsls	r3, r3, #10
 8008418:	b29b      	uxth	r3, r3
 800841a:	4313      	orrs	r3, r2
 800841c:	b29b      	uxth	r3, r3
 800841e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008422:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008426:	b29a      	uxth	r2, r3
 8008428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800842a:	801a      	strh	r2, [r3, #0]
 800842c:	e056      	b.n	80084dc <USB_EPStartXfer+0x6a6>
 800842e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10a      	bne.n	800844c <USB_EPStartXfer+0x616>
 8008436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008438:	881b      	ldrh	r3, [r3, #0]
 800843a:	b29b      	uxth	r3, r3
 800843c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008444:	b29a      	uxth	r2, r3
 8008446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008448:	801a      	strh	r2, [r3, #0]
 800844a:	e047      	b.n	80084dc <USB_EPStartXfer+0x6a6>
 800844c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008456:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	d004      	beq.n	800846c <USB_EPStartXfer+0x636>
 8008462:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008466:	3301      	adds	r3, #1
 8008468:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800846c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800846e:	881b      	ldrh	r3, [r3, #0]
 8008470:	b29a      	uxth	r2, r3
 8008472:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008476:	b29b      	uxth	r3, r3
 8008478:	029b      	lsls	r3, r3, #10
 800847a:	b29b      	uxth	r3, r3
 800847c:	4313      	orrs	r3, r2
 800847e:	b29a      	uxth	r2, r3
 8008480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008482:	801a      	strh	r2, [r3, #0]
 8008484:	e02a      	b.n	80084dc <USB_EPStartXfer+0x6a6>
 8008486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800848a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	785b      	ldrb	r3, [r3, #1]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d122      	bne.n	80084dc <USB_EPStartXfer+0x6a6>
 8008496:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800849a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	653b      	str	r3, [r7, #80]	; 0x50
 80084a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	461a      	mov	r2, r3
 80084b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084b6:	4413      	add	r3, r2
 80084b8:	653b      	str	r3, [r7, #80]	; 0x50
 80084ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	011a      	lsls	r2, r3, #4
 80084c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084ca:	4413      	add	r3, r2
 80084cc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80084d0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80084dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	891b      	ldrh	r3, [r3, #8]
 80084e8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80084ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	6959      	ldr	r1, [r3, #20]
 80084f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008502:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008506:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800850a:	6800      	ldr	r0, [r0, #0]
 800850c:	f001 f972 	bl	80097f4 <USB_WritePMA>
            ep->xfer_buff += len;
 8008510:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008514:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	695a      	ldr	r2, [r3, #20]
 800851c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008520:	441a      	add	r2, r3
 8008522:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008526:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800852e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008532:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6a1a      	ldr	r2, [r3, #32]
 800853a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800853e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	691b      	ldr	r3, [r3, #16]
 8008546:	429a      	cmp	r2, r3
 8008548:	d90f      	bls.n	800856a <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800854a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800854e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	6a1a      	ldr	r2, [r3, #32]
 8008556:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800855a:	1ad2      	subs	r2, r2, r3
 800855c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008560:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	621a      	str	r2, [r3, #32]
 8008568:	e00e      	b.n	8008588 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800856a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800856e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6a1b      	ldr	r3, [r3, #32]
 8008576:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800857a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800857e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2200      	movs	r2, #0
 8008586:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800858c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	643b      	str	r3, [r7, #64]	; 0x40
 8008594:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008598:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	785b      	ldrb	r3, [r3, #1]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d177      	bne.n	8008694 <USB_EPStartXfer+0x85e>
 80085a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80085b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085be:	b29b      	uxth	r3, r3
 80085c0:	461a      	mov	r2, r3
 80085c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c4:	4413      	add	r3, r2
 80085c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80085c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	011a      	lsls	r2, r3, #4
 80085d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d8:	4413      	add	r3, r2
 80085da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085de:	637b      	str	r3, [r7, #52]	; 0x34
 80085e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085e2:	881b      	ldrh	r3, [r3, #0]
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ee:	801a      	strh	r2, [r3, #0]
 80085f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085f4:	2b3e      	cmp	r3, #62	; 0x3e
 80085f6:	d921      	bls.n	800863c <USB_EPStartXfer+0x806>
 80085f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085fc:	095b      	lsrs	r3, r3, #5
 80085fe:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008602:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008606:	f003 031f 	and.w	r3, r3, #31
 800860a:	2b00      	cmp	r3, #0
 800860c:	d104      	bne.n	8008618 <USB_EPStartXfer+0x7e2>
 800860e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008612:	3b01      	subs	r3, #1
 8008614:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800861a:	881b      	ldrh	r3, [r3, #0]
 800861c:	b29a      	uxth	r2, r3
 800861e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008622:	b29b      	uxth	r3, r3
 8008624:	029b      	lsls	r3, r3, #10
 8008626:	b29b      	uxth	r3, r3
 8008628:	4313      	orrs	r3, r2
 800862a:	b29b      	uxth	r3, r3
 800862c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008630:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008634:	b29a      	uxth	r2, r3
 8008636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008638:	801a      	strh	r2, [r3, #0]
 800863a:	e050      	b.n	80086de <USB_EPStartXfer+0x8a8>
 800863c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008640:	2b00      	cmp	r3, #0
 8008642:	d10a      	bne.n	800865a <USB_EPStartXfer+0x824>
 8008644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008646:	881b      	ldrh	r3, [r3, #0]
 8008648:	b29b      	uxth	r3, r3
 800864a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800864e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008652:	b29a      	uxth	r2, r3
 8008654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008656:	801a      	strh	r2, [r3, #0]
 8008658:	e041      	b.n	80086de <USB_EPStartXfer+0x8a8>
 800865a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800865e:	085b      	lsrs	r3, r3, #1
 8008660:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008664:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008668:	f003 0301 	and.w	r3, r3, #1
 800866c:	2b00      	cmp	r3, #0
 800866e:	d004      	beq.n	800867a <USB_EPStartXfer+0x844>
 8008670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008674:	3301      	adds	r3, #1
 8008676:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800867a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	b29a      	uxth	r2, r3
 8008680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008684:	b29b      	uxth	r3, r3
 8008686:	029b      	lsls	r3, r3, #10
 8008688:	b29b      	uxth	r3, r3
 800868a:	4313      	orrs	r3, r2
 800868c:	b29a      	uxth	r2, r3
 800868e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008690:	801a      	strh	r2, [r3, #0]
 8008692:	e024      	b.n	80086de <USB_EPStartXfer+0x8a8>
 8008694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008698:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	785b      	ldrb	r3, [r3, #1]
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d11c      	bne.n	80086de <USB_EPStartXfer+0x8a8>
 80086a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	461a      	mov	r2, r3
 80086b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086b8:	4413      	add	r3, r2
 80086ba:	643b      	str	r3, [r7, #64]	; 0x40
 80086bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	011a      	lsls	r2, r3, #4
 80086ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086cc:	4413      	add	r3, r2
 80086ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80086d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086d8:	b29a      	uxth	r2, r3
 80086da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	895b      	ldrh	r3, [r3, #10]
 80086ea:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6959      	ldr	r1, [r3, #20]
 80086fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086fe:	b29b      	uxth	r3, r3
 8008700:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008704:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008708:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800870c:	6800      	ldr	r0, [r0, #0]
 800870e:	f001 f871 	bl	80097f4 <USB_WritePMA>
 8008712:	e227      	b.n	8008b64 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008714:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008718:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	6a1b      	ldr	r3, [r3, #32]
 8008720:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008724:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008728:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008732:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4413      	add	r3, r2
 800873e:	881b      	ldrh	r3, [r3, #0]
 8008740:	b29b      	uxth	r3, r3
 8008742:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800874a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800874e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008752:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800875c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	781b      	ldrb	r3, [r3, #0]
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	441a      	add	r2, r3
 8008768:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800876c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008770:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008774:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800877c:	b29b      	uxth	r3, r3
 800877e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008780:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008784:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800878c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008790:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800879a:	b29b      	uxth	r3, r3
 800879c:	461a      	mov	r2, r3
 800879e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087a0:	4413      	add	r3, r2
 80087a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	011a      	lsls	r2, r3, #4
 80087b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087b4:	4413      	add	r3, r2
 80087b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80087ba:	65bb      	str	r3, [r7, #88]	; 0x58
 80087bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087c4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80087c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	891b      	ldrh	r3, [r3, #8]
 80087d2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	6959      	ldr	r1, [r3, #20]
 80087e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80087ec:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80087f0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80087f4:	6800      	ldr	r0, [r0, #0]
 80087f6:	f000 fffd 	bl	80097f4 <USB_WritePMA>
 80087fa:	e1b3      	b.n	8008b64 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80087fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008800:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6a1a      	ldr	r2, [r3, #32]
 8008808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800880c:	1ad2      	subs	r2, r2, r3
 800880e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008812:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800881a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800881e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008828:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	b29b      	uxth	r3, r3
 8008838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800883c:	2b00      	cmp	r3, #0
 800883e:	f000 80c6 	beq.w	80089ce <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008842:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008846:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	673b      	str	r3, [r7, #112]	; 0x70
 800884e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008852:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	785b      	ldrb	r3, [r3, #1]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d177      	bne.n	800894e <USB_EPStartXfer+0xb18>
 800885e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008862:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	66bb      	str	r3, [r7, #104]	; 0x68
 800886a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800886e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008878:	b29b      	uxth	r3, r3
 800887a:	461a      	mov	r2, r3
 800887c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800887e:	4413      	add	r3, r2
 8008880:	66bb      	str	r3, [r7, #104]	; 0x68
 8008882:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008886:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	011a      	lsls	r2, r3, #4
 8008890:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008892:	4413      	add	r3, r2
 8008894:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008898:	667b      	str	r3, [r7, #100]	; 0x64
 800889a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800889c:	881b      	ldrh	r3, [r3, #0]
 800889e:	b29b      	uxth	r3, r3
 80088a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80088a8:	801a      	strh	r2, [r3, #0]
 80088aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088ae:	2b3e      	cmp	r3, #62	; 0x3e
 80088b0:	d921      	bls.n	80088f6 <USB_EPStartXfer+0xac0>
 80088b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088b6:	095b      	lsrs	r3, r3, #5
 80088b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80088bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088c0:	f003 031f 	and.w	r3, r3, #31
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d104      	bne.n	80088d2 <USB_EPStartXfer+0xa9c>
 80088c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80088cc:	3b01      	subs	r3, #1
 80088ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80088d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80088d4:	881b      	ldrh	r3, [r3, #0]
 80088d6:	b29a      	uxth	r2, r3
 80088d8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80088dc:	b29b      	uxth	r3, r3
 80088de:	029b      	lsls	r3, r3, #10
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	4313      	orrs	r3, r2
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088ee:	b29a      	uxth	r2, r3
 80088f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80088f2:	801a      	strh	r2, [r3, #0]
 80088f4:	e050      	b.n	8008998 <USB_EPStartXfer+0xb62>
 80088f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d10a      	bne.n	8008914 <USB_EPStartXfer+0xade>
 80088fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008900:	881b      	ldrh	r3, [r3, #0]
 8008902:	b29b      	uxth	r3, r3
 8008904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800890c:	b29a      	uxth	r2, r3
 800890e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008910:	801a      	strh	r2, [r3, #0]
 8008912:	e041      	b.n	8008998 <USB_EPStartXfer+0xb62>
 8008914:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008918:	085b      	lsrs	r3, r3, #1
 800891a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800891e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d004      	beq.n	8008934 <USB_EPStartXfer+0xafe>
 800892a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800892e:	3301      	adds	r3, #1
 8008930:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008934:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	b29a      	uxth	r2, r3
 800893a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800893e:	b29b      	uxth	r3, r3
 8008940:	029b      	lsls	r3, r3, #10
 8008942:	b29b      	uxth	r3, r3
 8008944:	4313      	orrs	r3, r2
 8008946:	b29a      	uxth	r2, r3
 8008948:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800894a:	801a      	strh	r2, [r3, #0]
 800894c:	e024      	b.n	8008998 <USB_EPStartXfer+0xb62>
 800894e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008952:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	785b      	ldrb	r3, [r3, #1]
 800895a:	2b01      	cmp	r3, #1
 800895c:	d11c      	bne.n	8008998 <USB_EPStartXfer+0xb62>
 800895e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008962:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800896c:	b29b      	uxth	r3, r3
 800896e:	461a      	mov	r2, r3
 8008970:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008972:	4413      	add	r3, r2
 8008974:	673b      	str	r3, [r7, #112]	; 0x70
 8008976:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800897a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	011a      	lsls	r2, r3, #4
 8008984:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008986:	4413      	add	r3, r2
 8008988:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800898c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800898e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008992:	b29a      	uxth	r2, r3
 8008994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008996:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008998:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800899c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	895b      	ldrh	r3, [r3, #10]
 80089a4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	6959      	ldr	r1, [r3, #20]
 80089b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80089be:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80089c2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80089c6:	6800      	ldr	r0, [r0, #0]
 80089c8:	f000 ff14 	bl	80097f4 <USB_WritePMA>
 80089cc:	e0ca      	b.n	8008b64 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80089ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	785b      	ldrb	r3, [r3, #1]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d177      	bne.n	8008ace <USB_EPStartXfer+0xc98>
 80089de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80089ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	461a      	mov	r2, r3
 80089fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089fe:	4413      	add	r3, r2
 8008a00:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008a02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	011a      	lsls	r2, r3, #4
 8008a10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008a12:	4413      	add	r3, r2
 8008a14:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a18:	67bb      	str	r3, [r7, #120]	; 0x78
 8008a1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a1c:	881b      	ldrh	r3, [r3, #0]
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a28:	801a      	strh	r2, [r3, #0]
 8008a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a2e:	2b3e      	cmp	r3, #62	; 0x3e
 8008a30:	d921      	bls.n	8008a76 <USB_EPStartXfer+0xc40>
 8008a32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a36:	095b      	lsrs	r3, r3, #5
 8008a38:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a40:	f003 031f 	and.w	r3, r3, #31
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d104      	bne.n	8008a52 <USB_EPStartXfer+0xc1c>
 8008a48:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008a52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a54:	881b      	ldrh	r3, [r3, #0]
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	029b      	lsls	r3, r3, #10
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	4313      	orrs	r3, r2
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a72:	801a      	strh	r2, [r3, #0]
 8008a74:	e05c      	b.n	8008b30 <USB_EPStartXfer+0xcfa>
 8008a76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10a      	bne.n	8008a94 <USB_EPStartXfer+0xc5e>
 8008a7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a80:	881b      	ldrh	r3, [r3, #0]
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a90:	801a      	strh	r2, [r3, #0]
 8008a92:	e04d      	b.n	8008b30 <USB_EPStartXfer+0xcfa>
 8008a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a98:	085b      	lsrs	r3, r3, #1
 8008a9a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008aa2:	f003 0301 	and.w	r3, r3, #1
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d004      	beq.n	8008ab4 <USB_EPStartXfer+0xc7e>
 8008aaa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008aae:	3301      	adds	r3, #1
 8008ab0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008ab4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ab6:	881b      	ldrh	r3, [r3, #0]
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	029b      	lsls	r3, r3, #10
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008aca:	801a      	strh	r2, [r3, #0]
 8008acc:	e030      	b.n	8008b30 <USB_EPStartXfer+0xcfa>
 8008ace:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ad2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	785b      	ldrb	r3, [r3, #1]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d128      	bne.n	8008b30 <USB_EPStartXfer+0xcfa>
 8008ade:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ae2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008aec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008af0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	461a      	mov	r2, r3
 8008afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b02:	4413      	add	r3, r2
 8008b04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008b08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	011a      	lsls	r2, r3, #4
 8008b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b1a:	4413      	add	r3, r2
 8008b1c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b20:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b28:	b29a      	uxth	r2, r3
 8008b2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008b2e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008b30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	891b      	ldrh	r3, [r3, #8]
 8008b3c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6959      	ldr	r1, [r3, #20]
 8008b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008b56:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008b5a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008b5e:	6800      	ldr	r0, [r0, #0]
 8008b60:	f000 fe48 	bl	80097f4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008b64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b68:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	4413      	add	r3, r2
 8008b7e:	881b      	ldrh	r3, [r3, #0]
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b8a:	817b      	strh	r3, [r7, #10]
 8008b8c:	897b      	ldrh	r3, [r7, #10]
 8008b8e:	f083 0310 	eor.w	r3, r3, #16
 8008b92:	817b      	strh	r3, [r7, #10]
 8008b94:	897b      	ldrh	r3, [r7, #10]
 8008b96:	f083 0320 	eor.w	r3, r3, #32
 8008b9a:	817b      	strh	r3, [r7, #10]
 8008b9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ba0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008baa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	441a      	add	r2, r3
 8008bb6:	897b      	ldrh	r3, [r7, #10]
 8008bb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008bbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	8013      	strh	r3, [r2, #0]
 8008bcc:	f000 bcde 	b.w	800958c <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008bd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	7b1b      	ldrb	r3, [r3, #12]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f040 80bb 	bne.w	8008d58 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008be2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008be6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	699a      	ldr	r2, [r3, #24]
 8008bee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d917      	bls.n	8008c2e <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008bfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8008c0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c12:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	699a      	ldr	r2, [r3, #24]
 8008c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c1e:	1ad2      	subs	r2, r2, r3
 8008c20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c24:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	619a      	str	r2, [r3, #24]
 8008c2c:	e00e      	b.n	8008c4c <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008c2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	699b      	ldr	r3, [r3, #24]
 8008c3a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8008c3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008c5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c5e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008c70:	4413      	add	r3, r2
 8008c72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008c76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	011a      	lsls	r2, r3, #4
 8008c84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008c88:	4413      	add	r3, r2
 8008c8a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c8e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008c92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008c96:	881b      	ldrh	r3, [r3, #0]
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c9e:	b29a      	uxth	r2, r3
 8008ca0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ca4:	801a      	strh	r2, [r3, #0]
 8008ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008caa:	2b3e      	cmp	r3, #62	; 0x3e
 8008cac:	d924      	bls.n	8008cf8 <USB_EPStartXfer+0xec2>
 8008cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cb2:	095b      	lsrs	r3, r3, #5
 8008cb4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cbc:	f003 031f 	and.w	r3, r3, #31
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d104      	bne.n	8008cce <USB_EPStartXfer+0xe98>
 8008cc4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cd2:	881b      	ldrh	r3, [r3, #0]
 8008cd4:	b29a      	uxth	r2, r3
 8008cd6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	029b      	lsls	r3, r3, #10
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008cf2:	801a      	strh	r2, [r3, #0]
 8008cf4:	f000 bc10 	b.w	8009518 <USB_EPStartXfer+0x16e2>
 8008cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10c      	bne.n	8008d1a <USB_EPStartXfer+0xee4>
 8008d00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d04:	881b      	ldrh	r3, [r3, #0]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d16:	801a      	strh	r2, [r3, #0]
 8008d18:	e3fe      	b.n	8009518 <USB_EPStartXfer+0x16e2>
 8008d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d1e:	085b      	lsrs	r3, r3, #1
 8008d20:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d28:	f003 0301 	and.w	r3, r3, #1
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d004      	beq.n	8008d3a <USB_EPStartXfer+0xf04>
 8008d30:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008d34:	3301      	adds	r3, #1
 8008d36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008d3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d3e:	881b      	ldrh	r3, [r3, #0]
 8008d40:	b29a      	uxth	r2, r3
 8008d42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	029b      	lsls	r3, r3, #10
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	b29a      	uxth	r2, r3
 8008d50:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d54:	801a      	strh	r2, [r3, #0]
 8008d56:	e3df      	b.n	8009518 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008d58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	78db      	ldrb	r3, [r3, #3]
 8008d64:	2b02      	cmp	r3, #2
 8008d66:	f040 8218 	bne.w	800919a <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008d6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	785b      	ldrb	r3, [r3, #1]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f040 809d 	bne.w	8008eb6 <USB_EPStartXfer+0x1080>
 8008d7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d80:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008d8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008da0:	4413      	add	r3, r2
 8008da2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008da6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008daa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	011a      	lsls	r2, r3, #4
 8008db4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008db8:	4413      	add	r3, r2
 8008dba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008dbe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008dc2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008dc6:	881b      	ldrh	r3, [r3, #0]
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dce:	b29a      	uxth	r2, r3
 8008dd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008dd4:	801a      	strh	r2, [r3, #0]
 8008dd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dda:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b3e      	cmp	r3, #62	; 0x3e
 8008de4:	d92b      	bls.n	8008e3e <USB_EPStartXfer+0x1008>
 8008de6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	095b      	lsrs	r3, r3, #5
 8008df4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008df8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	691b      	ldr	r3, [r3, #16]
 8008e04:	f003 031f 	and.w	r3, r3, #31
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d104      	bne.n	8008e16 <USB_EPStartXfer+0xfe0>
 8008e0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e10:	3b01      	subs	r3, #1
 8008e12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e1a:	881b      	ldrh	r3, [r3, #0]
 8008e1c:	b29a      	uxth	r2, r3
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	029b      	lsls	r3, r3, #10
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e34:	b29a      	uxth	r2, r3
 8008e36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e3a:	801a      	strh	r2, [r3, #0]
 8008e3c:	e070      	b.n	8008f20 <USB_EPStartXfer+0x10ea>
 8008e3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d10c      	bne.n	8008e68 <USB_EPStartXfer+0x1032>
 8008e4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e52:	881b      	ldrh	r3, [r3, #0]
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e5e:	b29a      	uxth	r2, r3
 8008e60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e64:	801a      	strh	r2, [r3, #0]
 8008e66:	e05b      	b.n	8008f20 <USB_EPStartXfer+0x10ea>
 8008e68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	085b      	lsrs	r3, r3, #1
 8008e76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	691b      	ldr	r3, [r3, #16]
 8008e86:	f003 0301 	and.w	r3, r3, #1
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d004      	beq.n	8008e98 <USB_EPStartXfer+0x1062>
 8008e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e92:	3301      	adds	r3, #1
 8008e94:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e9c:	881b      	ldrh	r3, [r3, #0]
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	029b      	lsls	r3, r3, #10
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008eb2:	801a      	strh	r2, [r3, #0]
 8008eb4:	e034      	b.n	8008f20 <USB_EPStartXfer+0x10ea>
 8008eb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	785b      	ldrb	r3, [r3, #1]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d12c      	bne.n	8008f20 <USB_EPStartXfer+0x10ea>
 8008ec6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ed8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008eea:	4413      	add	r3, r2
 8008eec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ef0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ef4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	011a      	lsls	r2, r3, #4
 8008efe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008f02:	4413      	add	r3, r2
 8008f04:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008f08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008f0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	b29a      	uxth	r2, r3
 8008f1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008f1e:	801a      	strh	r2, [r3, #0]
 8008f20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008f2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	785b      	ldrb	r3, [r3, #1]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	f040 809d 	bne.w	800907a <USB_EPStartXfer+0x1244>
 8008f40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f44:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008f4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008f64:	4413      	add	r3, r2
 8008f66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008f6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	011a      	lsls	r2, r3, #4
 8008f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008f7c:	4413      	add	r3, r2
 8008f7e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f82:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008f86:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f98:	801a      	strh	r2, [r3, #0]
 8008f9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	2b3e      	cmp	r3, #62	; 0x3e
 8008fa8:	d92b      	bls.n	8009002 <USB_EPStartXfer+0x11cc>
 8008faa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	095b      	lsrs	r3, r3, #5
 8008fb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008fbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	f003 031f 	and.w	r3, r3, #31
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d104      	bne.n	8008fda <USB_EPStartXfer+0x11a4>
 8008fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008fda:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008fde:	881b      	ldrh	r3, [r3, #0]
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	029b      	lsls	r3, r3, #10
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	4313      	orrs	r3, r2
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ff8:	b29a      	uxth	r2, r3
 8008ffa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008ffe:	801a      	strh	r2, [r3, #0]
 8009000:	e069      	b.n	80090d6 <USB_EPStartXfer+0x12a0>
 8009002:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009006:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10c      	bne.n	800902c <USB_EPStartXfer+0x11f6>
 8009012:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009016:	881b      	ldrh	r3, [r3, #0]
 8009018:	b29b      	uxth	r3, r3
 800901a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800901e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009022:	b29a      	uxth	r2, r3
 8009024:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009028:	801a      	strh	r2, [r3, #0]
 800902a:	e054      	b.n	80090d6 <USB_EPStartXfer+0x12a0>
 800902c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009030:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	691b      	ldr	r3, [r3, #16]
 8009038:	085b      	lsrs	r3, r3, #1
 800903a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800903e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009042:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	691b      	ldr	r3, [r3, #16]
 800904a:	f003 0301 	and.w	r3, r3, #1
 800904e:	2b00      	cmp	r3, #0
 8009050:	d004      	beq.n	800905c <USB_EPStartXfer+0x1226>
 8009052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009056:	3301      	adds	r3, #1
 8009058:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800905c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009060:	881b      	ldrh	r3, [r3, #0]
 8009062:	b29a      	uxth	r2, r3
 8009064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009068:	b29b      	uxth	r3, r3
 800906a:	029b      	lsls	r3, r3, #10
 800906c:	b29b      	uxth	r3, r3
 800906e:	4313      	orrs	r3, r2
 8009070:	b29a      	uxth	r2, r3
 8009072:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009076:	801a      	strh	r2, [r3, #0]
 8009078:	e02d      	b.n	80090d6 <USB_EPStartXfer+0x12a0>
 800907a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800907e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	785b      	ldrb	r3, [r3, #1]
 8009086:	2b01      	cmp	r3, #1
 8009088:	d125      	bne.n	80090d6 <USB_EPStartXfer+0x12a0>
 800908a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800908e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009098:	b29b      	uxth	r3, r3
 800909a:	461a      	mov	r2, r3
 800909c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80090a0:	4413      	add	r3, r2
 80090a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80090a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	011a      	lsls	r2, r3, #4
 80090b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80090b8:	4413      	add	r3, r2
 80090ba:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80090be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80090c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	691b      	ldr	r3, [r3, #16]
 80090ce:	b29a      	uxth	r2, r3
 80090d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80090d4:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80090d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	f000 8218 	beq.w	8009518 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80090e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	009b      	lsls	r3, r3, #2
 8009100:	4413      	add	r3, r2
 8009102:	881b      	ldrh	r3, [r3, #0]
 8009104:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009108:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800910c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009110:	2b00      	cmp	r3, #0
 8009112:	d005      	beq.n	8009120 <USB_EPStartXfer+0x12ea>
 8009114:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800911c:	2b00      	cmp	r3, #0
 800911e:	d10d      	bne.n	800913c <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009120:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009128:	2b00      	cmp	r3, #0
 800912a:	f040 81f5 	bne.w	8009518 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800912e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009136:	2b00      	cmp	r3, #0
 8009138:	f040 81ee 	bne.w	8009518 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800913c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009140:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009144:	681a      	ldr	r2, [r3, #0]
 8009146:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800914a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	4413      	add	r3, r2
 8009156:	881b      	ldrh	r3, [r3, #0]
 8009158:	b29b      	uxth	r3, r3
 800915a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800915e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009162:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8009166:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800916a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009174:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	441a      	add	r2, r3
 8009180:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8009184:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009188:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800918c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009190:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009194:	b29b      	uxth	r3, r3
 8009196:	8013      	strh	r3, [r2, #0]
 8009198:	e1be      	b.n	8009518 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800919a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800919e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	78db      	ldrb	r3, [r3, #3]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	f040 81b4 	bne.w	8009514 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80091ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	699a      	ldr	r2, [r3, #24]
 80091b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	691b      	ldr	r3, [r3, #16]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d917      	bls.n	80091f8 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80091c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	691b      	ldr	r3, [r3, #16]
 80091d4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 80091d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	699a      	ldr	r2, [r3, #24]
 80091e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80091e8:	1ad2      	subs	r2, r2, r3
 80091ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	619a      	str	r2, [r3, #24]
 80091f6:	e00e      	b.n	8009216 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80091f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	699b      	ldr	r3, [r3, #24]
 8009204:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8009208:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800920c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	2200      	movs	r2, #0
 8009214:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009216:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800921a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	785b      	ldrb	r3, [r3, #1]
 8009222:	2b00      	cmp	r3, #0
 8009224:	f040 8085 	bne.w	8009332 <USB_EPStartXfer+0x14fc>
 8009228:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800922c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009236:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800923a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009244:	b29b      	uxth	r3, r3
 8009246:	461a      	mov	r2, r3
 8009248:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800924c:	4413      	add	r3, r2
 800924e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009252:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009256:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	011a      	lsls	r2, r3, #4
 8009260:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009264:	4413      	add	r3, r2
 8009266:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800926a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800926e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	b29b      	uxth	r3, r3
 8009276:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800927a:	b29a      	uxth	r2, r3
 800927c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009280:	801a      	strh	r2, [r3, #0]
 8009282:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009286:	2b3e      	cmp	r3, #62	; 0x3e
 8009288:	d923      	bls.n	80092d2 <USB_EPStartXfer+0x149c>
 800928a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800928e:	095b      	lsrs	r3, r3, #5
 8009290:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009294:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009298:	f003 031f 	and.w	r3, r3, #31
 800929c:	2b00      	cmp	r3, #0
 800929e:	d104      	bne.n	80092aa <USB_EPStartXfer+0x1474>
 80092a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092a4:	3b01      	subs	r3, #1
 80092a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80092aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80092ae:	881b      	ldrh	r3, [r3, #0]
 80092b0:	b29a      	uxth	r2, r3
 80092b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	029b      	lsls	r3, r3, #10
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	4313      	orrs	r3, r2
 80092be:	b29b      	uxth	r3, r3
 80092c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092c8:	b29a      	uxth	r2, r3
 80092ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80092ce:	801a      	strh	r2, [r3, #0]
 80092d0:	e060      	b.n	8009394 <USB_EPStartXfer+0x155e>
 80092d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d10c      	bne.n	80092f4 <USB_EPStartXfer+0x14be>
 80092da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80092de:	881b      	ldrh	r3, [r3, #0]
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80092f0:	801a      	strh	r2, [r3, #0]
 80092f2:	e04f      	b.n	8009394 <USB_EPStartXfer+0x155e>
 80092f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80092f8:	085b      	lsrs	r3, r3, #1
 80092fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80092fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009302:	f003 0301 	and.w	r3, r3, #1
 8009306:	2b00      	cmp	r3, #0
 8009308:	d004      	beq.n	8009314 <USB_EPStartXfer+0x14de>
 800930a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800930e:	3301      	adds	r3, #1
 8009310:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009314:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009318:	881b      	ldrh	r3, [r3, #0]
 800931a:	b29a      	uxth	r2, r3
 800931c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009320:	b29b      	uxth	r3, r3
 8009322:	029b      	lsls	r3, r3, #10
 8009324:	b29b      	uxth	r3, r3
 8009326:	4313      	orrs	r3, r2
 8009328:	b29a      	uxth	r2, r3
 800932a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800932e:	801a      	strh	r2, [r3, #0]
 8009330:	e030      	b.n	8009394 <USB_EPStartXfer+0x155e>
 8009332:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009336:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	785b      	ldrb	r3, [r3, #1]
 800933e:	2b01      	cmp	r3, #1
 8009340:	d128      	bne.n	8009394 <USB_EPStartXfer+0x155e>
 8009342:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009346:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009350:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009354:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800935e:	b29b      	uxth	r3, r3
 8009360:	461a      	mov	r2, r3
 8009362:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009366:	4413      	add	r3, r2
 8009368:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800936c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009370:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	011a      	lsls	r2, r3, #4
 800937a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800937e:	4413      	add	r3, r2
 8009380:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009384:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009388:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800938c:	b29a      	uxth	r2, r3
 800938e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009392:	801a      	strh	r2, [r3, #0]
 8009394:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009398:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80093a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	785b      	ldrb	r3, [r3, #1]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f040 8085 	bne.w	80094be <USB_EPStartXfer+0x1688>
 80093b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80093c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	461a      	mov	r2, r3
 80093d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80093d8:	4413      	add	r3, r2
 80093da:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80093de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	781b      	ldrb	r3, [r3, #0]
 80093ea:	011a      	lsls	r2, r3, #4
 80093ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80093f0:	4413      	add	r3, r2
 80093f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80093f6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80093fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80093fe:	881b      	ldrh	r3, [r3, #0]
 8009400:	b29b      	uxth	r3, r3
 8009402:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009406:	b29a      	uxth	r2, r3
 8009408:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800940c:	801a      	strh	r2, [r3, #0]
 800940e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009412:	2b3e      	cmp	r3, #62	; 0x3e
 8009414:	d923      	bls.n	800945e <USB_EPStartXfer+0x1628>
 8009416:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800941a:	095b      	lsrs	r3, r3, #5
 800941c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009424:	f003 031f 	and.w	r3, r3, #31
 8009428:	2b00      	cmp	r3, #0
 800942a:	d104      	bne.n	8009436 <USB_EPStartXfer+0x1600>
 800942c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009430:	3b01      	subs	r3, #1
 8009432:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800943a:	881b      	ldrh	r3, [r3, #0]
 800943c:	b29a      	uxth	r2, r3
 800943e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009442:	b29b      	uxth	r3, r3
 8009444:	029b      	lsls	r3, r3, #10
 8009446:	b29b      	uxth	r3, r3
 8009448:	4313      	orrs	r3, r2
 800944a:	b29b      	uxth	r3, r3
 800944c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009450:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009454:	b29a      	uxth	r2, r3
 8009456:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800945a:	801a      	strh	r2, [r3, #0]
 800945c:	e05c      	b.n	8009518 <USB_EPStartXfer+0x16e2>
 800945e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009462:	2b00      	cmp	r3, #0
 8009464:	d10c      	bne.n	8009480 <USB_EPStartXfer+0x164a>
 8009466:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800946a:	881b      	ldrh	r3, [r3, #0]
 800946c:	b29b      	uxth	r3, r3
 800946e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009472:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009476:	b29a      	uxth	r2, r3
 8009478:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800947c:	801a      	strh	r2, [r3, #0]
 800947e:	e04b      	b.n	8009518 <USB_EPStartXfer+0x16e2>
 8009480:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009484:	085b      	lsrs	r3, r3, #1
 8009486:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800948a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800948e:	f003 0301 	and.w	r3, r3, #1
 8009492:	2b00      	cmp	r3, #0
 8009494:	d004      	beq.n	80094a0 <USB_EPStartXfer+0x166a>
 8009496:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800949a:	3301      	adds	r3, #1
 800949c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80094a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80094a4:	881b      	ldrh	r3, [r3, #0]
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	029b      	lsls	r3, r3, #10
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	4313      	orrs	r3, r2
 80094b4:	b29a      	uxth	r2, r3
 80094b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80094ba:	801a      	strh	r2, [r3, #0]
 80094bc:	e02c      	b.n	8009518 <USB_EPStartXfer+0x16e2>
 80094be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	785b      	ldrb	r3, [r3, #1]
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d124      	bne.n	8009518 <USB_EPStartXfer+0x16e2>
 80094ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094dc:	b29b      	uxth	r3, r3
 80094de:	461a      	mov	r2, r3
 80094e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80094e4:	4413      	add	r3, r2
 80094e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80094ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	011a      	lsls	r2, r3, #4
 80094f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80094fc:	4413      	add	r3, r2
 80094fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009502:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009506:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800950a:	b29a      	uxth	r2, r3
 800950c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009510:	801a      	strh	r2, [r3, #0]
 8009512:	e001      	b.n	8009518 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e03a      	b.n	800958e <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009518:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800951c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009526:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	4413      	add	r3, r2
 8009532:	881b      	ldrh	r3, [r3, #0]
 8009534:	b29b      	uxth	r3, r3
 8009536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800953a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800953e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009542:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009546:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800954a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800954e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009552:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009556:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800955a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800955e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	441a      	add	r2, r3
 8009574:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009578:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800957c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009580:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009588:	b29b      	uxth	r3, r3
 800958a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800958c:	2300      	movs	r3, #0
}
 800958e:	4618      	mov	r0, r3
 8009590:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009598:	b480      	push	{r7}
 800959a:	b085      	sub	sp, #20
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	785b      	ldrb	r3, [r3, #1]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d020      	beq.n	80095ec <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	881b      	ldrh	r3, [r3, #0]
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c0:	81bb      	strh	r3, [r7, #12]
 80095c2:	89bb      	ldrh	r3, [r7, #12]
 80095c4:	f083 0310 	eor.w	r3, r3, #16
 80095c8:	81bb      	strh	r3, [r7, #12]
 80095ca:	687a      	ldr	r2, [r7, #4]
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	441a      	add	r2, r3
 80095d4:	89bb      	ldrh	r3, [r7, #12]
 80095d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	8013      	strh	r3, [r2, #0]
 80095ea:	e01f      	b.n	800962c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	009b      	lsls	r3, r3, #2
 80095f4:	4413      	add	r3, r2
 80095f6:	881b      	ldrh	r3, [r3, #0]
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009602:	81fb      	strh	r3, [r7, #14]
 8009604:	89fb      	ldrh	r3, [r7, #14]
 8009606:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800960a:	81fb      	strh	r3, [r7, #14]
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	441a      	add	r2, r3
 8009616:	89fb      	ldrh	r3, [r7, #14]
 8009618:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800961c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009620:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009628:	b29b      	uxth	r3, r3
 800962a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	3714      	adds	r7, #20
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr

0800963a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800963a:	b480      	push	{r7}
 800963c:	b087      	sub	sp, #28
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	7b1b      	ldrb	r3, [r3, #12]
 8009648:	2b00      	cmp	r3, #0
 800964a:	f040 809d 	bne.w	8009788 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	785b      	ldrb	r3, [r3, #1]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d04c      	beq.n	80096f0 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009656:	687a      	ldr	r2, [r7, #4]
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4413      	add	r3, r2
 8009660:	881b      	ldrh	r3, [r3, #0]
 8009662:	823b      	strh	r3, [r7, #16]
 8009664:	8a3b      	ldrh	r3, [r7, #16]
 8009666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800966a:	2b00      	cmp	r3, #0
 800966c:	d01b      	beq.n	80096a6 <USB_EPClearStall+0x6c>
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4413      	add	r3, r2
 8009678:	881b      	ldrh	r3, [r3, #0]
 800967a:	b29b      	uxth	r3, r3
 800967c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009684:	81fb      	strh	r3, [r7, #14]
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	441a      	add	r2, r3
 8009690:	89fb      	ldrh	r3, [r7, #14]
 8009692:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009696:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800969a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800969e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	78db      	ldrb	r3, [r3, #3]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d06c      	beq.n	8009788 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	781b      	ldrb	r3, [r3, #0]
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	4413      	add	r3, r2
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	b29b      	uxth	r3, r3
 80096bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096c4:	81bb      	strh	r3, [r7, #12]
 80096c6:	89bb      	ldrh	r3, [r7, #12]
 80096c8:	f083 0320 	eor.w	r3, r3, #32
 80096cc:	81bb      	strh	r3, [r7, #12]
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	441a      	add	r2, r3
 80096d8:	89bb      	ldrh	r3, [r7, #12]
 80096da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	8013      	strh	r3, [r2, #0]
 80096ee:	e04b      	b.n	8009788 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80096f0:	687a      	ldr	r2, [r7, #4]
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4413      	add	r3, r2
 80096fa:	881b      	ldrh	r3, [r3, #0]
 80096fc:	82fb      	strh	r3, [r7, #22]
 80096fe:	8afb      	ldrh	r3, [r7, #22]
 8009700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009704:	2b00      	cmp	r3, #0
 8009706:	d01b      	beq.n	8009740 <USB_EPClearStall+0x106>
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	4413      	add	r3, r2
 8009712:	881b      	ldrh	r3, [r3, #0]
 8009714:	b29b      	uxth	r3, r3
 8009716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800971a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800971e:	82bb      	strh	r3, [r7, #20]
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	441a      	add	r2, r3
 800972a:	8abb      	ldrh	r3, [r7, #20]
 800972c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009730:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009734:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800973c:	b29b      	uxth	r3, r3
 800973e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009740:	687a      	ldr	r2, [r7, #4]
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	781b      	ldrb	r3, [r3, #0]
 8009746:	009b      	lsls	r3, r3, #2
 8009748:	4413      	add	r3, r2
 800974a:	881b      	ldrh	r3, [r3, #0]
 800974c:	b29b      	uxth	r3, r3
 800974e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009756:	827b      	strh	r3, [r7, #18]
 8009758:	8a7b      	ldrh	r3, [r7, #18]
 800975a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800975e:	827b      	strh	r3, [r7, #18]
 8009760:	8a7b      	ldrh	r3, [r7, #18]
 8009762:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009766:	827b      	strh	r3, [r7, #18]
 8009768:	687a      	ldr	r2, [r7, #4]
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	781b      	ldrb	r3, [r3, #0]
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	441a      	add	r2, r3
 8009772:	8a7b      	ldrh	r3, [r7, #18]
 8009774:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009778:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800977c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009784:	b29b      	uxth	r3, r3
 8009786:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	371c      	adds	r7, #28
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr

08009796 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009796:	b480      	push	{r7}
 8009798:	b083      	sub	sp, #12
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
 800979e:	460b      	mov	r3, r1
 80097a0:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80097a2:	78fb      	ldrb	r3, [r7, #3]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d103      	bne.n	80097b0 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2280      	movs	r2, #128	; 0x80
 80097ac:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80097b0:	2300      	movs	r3, #0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	370c      	adds	r7, #12
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80097be:	b480      	push	{r7}
 80097c0:	b083      	sub	sp, #12
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80097c6:	2300      	movs	r3, #0
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	370c      	adds	r7, #12
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b085      	sub	sp, #20
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80097e6:	68fb      	ldr	r3, [r7, #12]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3714      	adds	r7, #20
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b08b      	sub	sp, #44	; 0x2c
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	4611      	mov	r1, r2
 8009800:	461a      	mov	r2, r3
 8009802:	460b      	mov	r3, r1
 8009804:	80fb      	strh	r3, [r7, #6]
 8009806:	4613      	mov	r3, r2
 8009808:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800980a:	88bb      	ldrh	r3, [r7, #4]
 800980c:	3301      	adds	r3, #1
 800980e:	085b      	lsrs	r3, r3, #1
 8009810:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800981a:	88fb      	ldrh	r3, [r7, #6]
 800981c:	005a      	lsls	r2, r3, #1
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	4413      	add	r3, r2
 8009822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009826:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	627b      	str	r3, [r7, #36]	; 0x24
 800982c:	e01e      	b.n	800986c <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800982e:	69fb      	ldr	r3, [r7, #28]
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	3301      	adds	r3, #1
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	021b      	lsls	r3, r3, #8
 800983c:	b21a      	sxth	r2, r3
 800983e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009842:	4313      	orrs	r3, r2
 8009844:	b21b      	sxth	r3, r3
 8009846:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009848:	6a3b      	ldr	r3, [r7, #32]
 800984a:	8a7a      	ldrh	r2, [r7, #18]
 800984c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800984e:	6a3b      	ldr	r3, [r7, #32]
 8009850:	3302      	adds	r3, #2
 8009852:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009854:	6a3b      	ldr	r3, [r7, #32]
 8009856:	3302      	adds	r3, #2
 8009858:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	3301      	adds	r3, #1
 800985e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009860:	69fb      	ldr	r3, [r7, #28]
 8009862:	3301      	adds	r3, #1
 8009864:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009868:	3b01      	subs	r3, #1
 800986a:	627b      	str	r3, [r7, #36]	; 0x24
 800986c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1dd      	bne.n	800982e <USB_WritePMA+0x3a>
  }
}
 8009872:	bf00      	nop
 8009874:	bf00      	nop
 8009876:	372c      	adds	r7, #44	; 0x2c
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009880:	b480      	push	{r7}
 8009882:	b08b      	sub	sp, #44	; 0x2c
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	4611      	mov	r1, r2
 800988c:	461a      	mov	r2, r3
 800988e:	460b      	mov	r3, r1
 8009890:	80fb      	strh	r3, [r7, #6]
 8009892:	4613      	mov	r3, r2
 8009894:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009896:	88bb      	ldrh	r3, [r7, #4]
 8009898:	085b      	lsrs	r3, r3, #1
 800989a:	b29b      	uxth	r3, r3
 800989c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80098a6:	88fb      	ldrh	r3, [r7, #6]
 80098a8:	005a      	lsls	r2, r3, #1
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	4413      	add	r3, r2
 80098ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098b2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80098b4:	69bb      	ldr	r3, [r7, #24]
 80098b6:	627b      	str	r3, [r7, #36]	; 0x24
 80098b8:	e01b      	b.n	80098f2 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80098ba:	6a3b      	ldr	r3, [r7, #32]
 80098bc:	881b      	ldrh	r3, [r3, #0]
 80098be:	b29b      	uxth	r3, r3
 80098c0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80098c2:	6a3b      	ldr	r3, [r7, #32]
 80098c4:	3302      	adds	r3, #2
 80098c6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	b2da      	uxtb	r2, r3
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	3301      	adds	r3, #1
 80098d4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	0a1b      	lsrs	r3, r3, #8
 80098da:	b2da      	uxtb	r2, r3
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	3301      	adds	r3, #1
 80098e4:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80098e6:	6a3b      	ldr	r3, [r7, #32]
 80098e8:	3302      	adds	r3, #2
 80098ea:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80098ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ee:	3b01      	subs	r3, #1
 80098f0:	627b      	str	r3, [r7, #36]	; 0x24
 80098f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d1e0      	bne.n	80098ba <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80098f8:	88bb      	ldrh	r3, [r7, #4]
 80098fa:	f003 0301 	and.w	r3, r3, #1
 80098fe:	b29b      	uxth	r3, r3
 8009900:	2b00      	cmp	r3, #0
 8009902:	d007      	beq.n	8009914 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009904:	6a3b      	ldr	r3, [r7, #32]
 8009906:	881b      	ldrh	r3, [r3, #0]
 8009908:	b29b      	uxth	r3, r3
 800990a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	b2da      	uxtb	r2, r3
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	701a      	strb	r2, [r3, #0]
  }
}
 8009914:	bf00      	nop
 8009916:	372c      	adds	r7, #44	; 0x2c
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr

08009920 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	460b      	mov	r3, r1
 800992a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800992c:	2300      	movs	r3, #0
 800992e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	7c1b      	ldrb	r3, [r3, #16]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d115      	bne.n	8009964 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009938:	f44f 7300 	mov.w	r3, #512	; 0x200
 800993c:	2202      	movs	r2, #2
 800993e:	2181      	movs	r1, #129	; 0x81
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f001 fe62 	bl	800b60a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2201      	movs	r2, #1
 800994a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800994c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009950:	2202      	movs	r2, #2
 8009952:	2101      	movs	r1, #1
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f001 fe58 	bl	800b60a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2201      	movs	r2, #1
 800995e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009962:	e012      	b.n	800998a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009964:	2340      	movs	r3, #64	; 0x40
 8009966:	2202      	movs	r2, #2
 8009968:	2181      	movs	r1, #129	; 0x81
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f001 fe4d 	bl	800b60a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2201      	movs	r2, #1
 8009974:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009976:	2340      	movs	r3, #64	; 0x40
 8009978:	2202      	movs	r2, #2
 800997a:	2101      	movs	r1, #1
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f001 fe44 	bl	800b60a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2201      	movs	r2, #1
 8009986:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800998a:	2308      	movs	r3, #8
 800998c:	2203      	movs	r2, #3
 800998e:	2182      	movs	r1, #130	; 0x82
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f001 fe3a 	bl	800b60a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2201      	movs	r2, #1
 800999a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800999c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80099a0:	f001 ff5c 	bl	800b85c <USBD_static_malloc>
 80099a4:	4602      	mov	r2, r0
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d102      	bne.n	80099bc <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80099b6:	2301      	movs	r3, #1
 80099b8:	73fb      	strb	r3, [r7, #15]
 80099ba:	e026      	b.n	8009a0a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099c2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	2200      	movs	r2, #0
 80099da:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	7c1b      	ldrb	r3, [r3, #16]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d109      	bne.n	80099fa <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099f0:	2101      	movs	r1, #1
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f001 fefb 	bl	800b7ee <USBD_LL_PrepareReceive>
 80099f8:	e007      	b.n	8009a0a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a00:	2340      	movs	r3, #64	; 0x40
 8009a02:	2101      	movs	r1, #1
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f001 fef2 	bl	800b7ee <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009a20:	2300      	movs	r3, #0
 8009a22:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009a24:	2181      	movs	r1, #129	; 0x81
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f001 fe15 	bl	800b656 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009a32:	2101      	movs	r1, #1
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f001 fe0e 	bl	800b656 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009a42:	2182      	movs	r1, #130	; 0x82
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f001 fe06 	bl	800b656 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00e      	beq.n	8009a78 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f001 ff04 	bl	800b878 <USBD_static_free>
    pdev->pClassData = NULL;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b086      	sub	sp, #24
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
 8009a8a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a92:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009a94:	2300      	movs	r3, #0
 8009a96:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	781b      	ldrb	r3, [r3, #0]
 8009aa4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d039      	beq.n	8009b20 <USBD_CDC_Setup+0x9e>
 8009aac:	2b20      	cmp	r3, #32
 8009aae:	d17f      	bne.n	8009bb0 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	88db      	ldrh	r3, [r3, #6]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d029      	beq.n	8009b0c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	b25b      	sxtb	r3, r3
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	da11      	bge.n	8009ae6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	683a      	ldr	r2, [r7, #0]
 8009acc:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009ace:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	88d2      	ldrh	r2, [r2, #6]
 8009ad4:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009ad6:	6939      	ldr	r1, [r7, #16]
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	88db      	ldrh	r3, [r3, #6]
 8009adc:	461a      	mov	r2, r3
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f001 f9e3 	bl	800aeaa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009ae4:	e06b      	b.n	8009bbe <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	785a      	ldrb	r2, [r3, #1]
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	88db      	ldrh	r3, [r3, #6]
 8009af4:	b2da      	uxtb	r2, r3
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009afc:	6939      	ldr	r1, [r7, #16]
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	88db      	ldrh	r3, [r3, #6]
 8009b02:	461a      	mov	r2, r3
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f001 f9fe 	bl	800af06 <USBD_CtlPrepareRx>
      break;
 8009b0a:	e058      	b.n	8009bbe <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	7850      	ldrb	r0, [r2, #1]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	6839      	ldr	r1, [r7, #0]
 8009b1c:	4798      	blx	r3
      break;
 8009b1e:	e04e      	b.n	8009bbe <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	785b      	ldrb	r3, [r3, #1]
 8009b24:	2b0b      	cmp	r3, #11
 8009b26:	d02e      	beq.n	8009b86 <USBD_CDC_Setup+0x104>
 8009b28:	2b0b      	cmp	r3, #11
 8009b2a:	dc38      	bgt.n	8009b9e <USBD_CDC_Setup+0x11c>
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <USBD_CDC_Setup+0xb4>
 8009b30:	2b0a      	cmp	r3, #10
 8009b32:	d014      	beq.n	8009b5e <USBD_CDC_Setup+0xdc>
 8009b34:	e033      	b.n	8009b9e <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b3c:	2b03      	cmp	r3, #3
 8009b3e:	d107      	bne.n	8009b50 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009b40:	f107 030c 	add.w	r3, r7, #12
 8009b44:	2202      	movs	r2, #2
 8009b46:	4619      	mov	r1, r3
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f001 f9ae 	bl	800aeaa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b4e:	e02e      	b.n	8009bae <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009b50:	6839      	ldr	r1, [r7, #0]
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f001 f93e 	bl	800add4 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b58:	2302      	movs	r3, #2
 8009b5a:	75fb      	strb	r3, [r7, #23]
          break;
 8009b5c:	e027      	b.n	8009bae <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b64:	2b03      	cmp	r3, #3
 8009b66:	d107      	bne.n	8009b78 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009b68:	f107 030f 	add.w	r3, r7, #15
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	4619      	mov	r1, r3
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f001 f99a 	bl	800aeaa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b76:	e01a      	b.n	8009bae <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009b78:	6839      	ldr	r1, [r7, #0]
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f001 f92a 	bl	800add4 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b80:	2302      	movs	r3, #2
 8009b82:	75fb      	strb	r3, [r7, #23]
          break;
 8009b84:	e013      	b.n	8009bae <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b8c:	2b03      	cmp	r3, #3
 8009b8e:	d00d      	beq.n	8009bac <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009b90:	6839      	ldr	r1, [r7, #0]
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f001 f91e 	bl	800add4 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b98:	2302      	movs	r3, #2
 8009b9a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009b9c:	e006      	b.n	8009bac <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009b9e:	6839      	ldr	r1, [r7, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f001 f917 	bl	800add4 <USBD_CtlError>
          ret = USBD_FAIL;
 8009ba6:	2302      	movs	r3, #2
 8009ba8:	75fb      	strb	r3, [r7, #23]
          break;
 8009baa:	e000      	b.n	8009bae <USBD_CDC_Setup+0x12c>
          break;
 8009bac:	bf00      	nop
      }
      break;
 8009bae:	e006      	b.n	8009bbe <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009bb0:	6839      	ldr	r1, [r7, #0]
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f001 f90e 	bl	800add4 <USBD_CtlError>
      ret = USBD_FAIL;
 8009bb8:	2302      	movs	r3, #2
 8009bba:	75fb      	strb	r3, [r7, #23]
      break;
 8009bbc:	bf00      	nop
  }

  return ret;
 8009bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3718      	adds	r7, #24
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bda:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009be2:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d03a      	beq.n	8009c64 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009bee:	78fa      	ldrb	r2, [r7, #3]
 8009bf0:	6879      	ldr	r1, [r7, #4]
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	009b      	lsls	r3, r3, #2
 8009bf6:	4413      	add	r3, r2
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	440b      	add	r3, r1
 8009bfc:	331c      	adds	r3, #28
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d029      	beq.n	8009c58 <USBD_CDC_DataIn+0x90>
 8009c04:	78fa      	ldrb	r2, [r7, #3]
 8009c06:	6879      	ldr	r1, [r7, #4]
 8009c08:	4613      	mov	r3, r2
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	4413      	add	r3, r2
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	440b      	add	r3, r1
 8009c12:	331c      	adds	r3, #28
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	78f9      	ldrb	r1, [r7, #3]
 8009c18:	68b8      	ldr	r0, [r7, #8]
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	440b      	add	r3, r1
 8009c20:	00db      	lsls	r3, r3, #3
 8009c22:	4403      	add	r3, r0
 8009c24:	3338      	adds	r3, #56	; 0x38
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	fbb2 f1f3 	udiv	r1, r2, r3
 8009c2c:	fb01 f303 	mul.w	r3, r1, r3
 8009c30:	1ad3      	subs	r3, r2, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d110      	bne.n	8009c58 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009c36:	78fa      	ldrb	r2, [r7, #3]
 8009c38:	6879      	ldr	r1, [r7, #4]
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	4413      	add	r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	440b      	add	r3, r1
 8009c44:	331c      	adds	r3, #28
 8009c46:	2200      	movs	r2, #0
 8009c48:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009c4a:	78f9      	ldrb	r1, [r7, #3]
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	2200      	movs	r2, #0
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f001 fda9 	bl	800b7a8 <USBD_LL_Transmit>
 8009c56:	e003      	b.n	8009c60 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009c60:	2300      	movs	r3, #0
 8009c62:	e000      	b.n	8009c66 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009c64:	2302      	movs	r3, #2
  }
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b084      	sub	sp, #16
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
 8009c76:	460b      	mov	r3, r1
 8009c78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c80:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009c82:	78fb      	ldrb	r3, [r7, #3]
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f001 fdd4 	bl	800b834 <USBD_LL_GetRxDataSize>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d00d      	beq.n	8009cba <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009cb2:	4611      	mov	r1, r2
 8009cb4:	4798      	blx	r3

    return USBD_OK;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	e000      	b.n	8009cbc <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009cba:	2302      	movs	r3, #2
  }
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cd2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d015      	beq.n	8009d0a <USBD_CDC_EP0_RxReady+0x46>
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009ce4:	2bff      	cmp	r3, #255	; 0xff
 8009ce6:	d010      	beq.n	8009d0a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009cf6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009cf8:	68fa      	ldr	r2, [r7, #12]
 8009cfa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009cfe:	b292      	uxth	r2, r2
 8009d00:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	22ff      	movs	r2, #255	; 0xff
 8009d06:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009d0a:	2300      	movs	r3, #0
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2243      	movs	r2, #67	; 0x43
 8009d20:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009d22:	4b03      	ldr	r3, [pc, #12]	; (8009d30 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009d24:	4618      	mov	r0, r3
 8009d26:	370c      	adds	r7, #12
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr
 8009d30:	20000094 	.word	0x20000094

08009d34 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2243      	movs	r2, #67	; 0x43
 8009d40:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009d42:	4b03      	ldr	r3, [pc, #12]	; (8009d50 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr
 8009d50:	20000050 	.word	0x20000050

08009d54 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2243      	movs	r2, #67	; 0x43
 8009d60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009d62:	4b03      	ldr	r3, [pc, #12]	; (8009d70 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr
 8009d70:	200000d8 	.word	0x200000d8

08009d74 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b083      	sub	sp, #12
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	220a      	movs	r2, #10
 8009d80:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009d82:	4b03      	ldr	r3, [pc, #12]	; (8009d90 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr
 8009d90:	2000000c 	.word	0x2000000c

08009d94 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009d9e:	2302      	movs	r3, #2
 8009da0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d005      	beq.n	8009db4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	683a      	ldr	r2, [r7, #0]
 8009dac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009db0:	2300      	movs	r3, #0
 8009db2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3714      	adds	r7, #20
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr

08009dc2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009dc2:	b480      	push	{r7}
 8009dc4:	b087      	sub	sp, #28
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	60f8      	str	r0, [r7, #12]
 8009dca:	60b9      	str	r1, [r7, #8]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dd6:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009dd8:	697b      	ldr	r3, [r7, #20]
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009de0:	88fa      	ldrh	r2, [r7, #6]
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009de8:	2300      	movs	r3, #0
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	371c      	adds	r7, #28
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr

08009df6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
 8009dfe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e06:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009e10:	2300      	movs	r3, #0
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3714      	adds	r7, #20
 8009e16:	46bd      	mov	sp, r7
 8009e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1c:	4770      	bx	lr

08009e1e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009e1e:	b580      	push	{r7, lr}
 8009e20:	b084      	sub	sp, #16
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e2c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d017      	beq.n	8009e68 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	7c1b      	ldrb	r3, [r3, #16]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d109      	bne.n	8009e54 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009e46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f001 fcce 	bl	800b7ee <USBD_LL_PrepareReceive>
 8009e52:	e007      	b.n	8009e64 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009e5a:	2340      	movs	r3, #64	; 0x40
 8009e5c:	2101      	movs	r1, #1
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f001 fcc5 	bl	800b7ee <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	e000      	b.n	8009e6a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009e68:	2302      	movs	r3, #2
  }
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b084      	sub	sp, #16
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	60f8      	str	r0, [r7, #12]
 8009e7a:	60b9      	str	r1, [r7, #8]
 8009e7c:	4613      	mov	r3, r2
 8009e7e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d101      	bne.n	8009e8a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009e86:	2302      	movs	r3, #2
 8009e88:	e01a      	b.n	8009ec0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d003      	beq.n	8009e9c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d003      	beq.n	8009eaa <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	68ba      	ldr	r2, [r7, #8]
 8009ea6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	79fa      	ldrb	r2, [r7, #7]
 8009eb6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f001 fb31 	bl	800b520 <USBD_LL_Init>

  return USBD_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3710      	adds	r7, #16
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
 8009ed0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d006      	beq.n	8009eea <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	683a      	ldr	r2, [r7, #0]
 8009ee0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	73fb      	strb	r3, [r7, #15]
 8009ee8:	e001      	b.n	8009eee <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009eea:	2302      	movs	r3, #2
 8009eec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3714      	adds	r7, #20
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f001 fb65 	bl	800b5d4 <USBD_LL_Start>

  return USBD_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009f1c:	2300      	movs	r3, #0
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	370c      	adds	r7, #12
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr

08009f2a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b084      	sub	sp, #16
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
 8009f32:	460b      	mov	r3, r1
 8009f34:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009f36:	2302      	movs	r3, #2
 8009f38:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00c      	beq.n	8009f5e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	78fa      	ldrb	r2, [r7, #3]
 8009f4e:	4611      	mov	r1, r2
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	4798      	blx	r3
 8009f54:	4603      	mov	r3, r0
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3710      	adds	r7, #16
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}

08009f68 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b082      	sub	sp, #8
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	460b      	mov	r3, r1
 8009f72:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	78fa      	ldrb	r2, [r7, #3]
 8009f7e:	4611      	mov	r1, r2
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	4798      	blx	r3

  return USBD_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3708      	adds	r7, #8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b082      	sub	sp, #8
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
 8009f96:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009f9e:	6839      	ldr	r1, [r7, #0]
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f000 feda 	bl	800ad5a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009fc2:	f003 031f 	and.w	r3, r3, #31
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d016      	beq.n	8009ff8 <USBD_LL_SetupStage+0x6a>
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	d81c      	bhi.n	800a008 <USBD_LL_SetupStage+0x7a>
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d002      	beq.n	8009fd8 <USBD_LL_SetupStage+0x4a>
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d008      	beq.n	8009fe8 <USBD_LL_SetupStage+0x5a>
 8009fd6:	e017      	b.n	800a008 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009fde:	4619      	mov	r1, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f9cd 	bl	800a380 <USBD_StdDevReq>
      break;
 8009fe6:	e01a      	b.n	800a01e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009fee:	4619      	mov	r1, r3
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 fa2f 	bl	800a454 <USBD_StdItfReq>
      break;
 8009ff6:	e012      	b.n	800a01e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 fa6f 	bl	800a4e4 <USBD_StdEPReq>
      break;
 800a006:	e00a      	b.n	800a01e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a00e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a012:	b2db      	uxtb	r3, r3
 800a014:	4619      	mov	r1, r3
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f001 fb3c 	bl	800b694 <USBD_LL_StallEP>
      break;
 800a01c:	bf00      	nop
  }

  return USBD_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b086      	sub	sp, #24
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	460b      	mov	r3, r1
 800a032:	607a      	str	r2, [r7, #4]
 800a034:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a036:	7afb      	ldrb	r3, [r7, #11]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d14b      	bne.n	800a0d4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a042:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a04a:	2b03      	cmp	r3, #3
 800a04c:	d134      	bne.n	800a0b8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	68da      	ldr	r2, [r3, #12]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	691b      	ldr	r3, [r3, #16]
 800a056:	429a      	cmp	r2, r3
 800a058:	d919      	bls.n	800a08e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a05a:	697b      	ldr	r3, [r7, #20]
 800a05c:	68da      	ldr	r2, [r3, #12]
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	691b      	ldr	r3, [r3, #16]
 800a062:	1ad2      	subs	r2, r2, r3
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	68da      	ldr	r2, [r3, #12]
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a070:	429a      	cmp	r2, r3
 800a072:	d203      	bcs.n	800a07c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a078:	b29b      	uxth	r3, r3
 800a07a:	e002      	b.n	800a082 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a080:	b29b      	uxth	r3, r3
 800a082:	461a      	mov	r2, r3
 800a084:	6879      	ldr	r1, [r7, #4]
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f000 ff5b 	bl	800af42 <USBD_CtlContinueRx>
 800a08c:	e038      	b.n	800a100 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a094:	691b      	ldr	r3, [r3, #16]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00a      	beq.n	800a0b0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a0a0:	2b03      	cmp	r3, #3
 800a0a2:	d105      	bne.n	800a0b0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0aa:	691b      	ldr	r3, [r3, #16]
 800a0ac:	68f8      	ldr	r0, [r7, #12]
 800a0ae:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	f000 ff58 	bl	800af66 <USBD_CtlSendStatus>
 800a0b6:	e023      	b.n	800a100 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a0be:	2b05      	cmp	r3, #5
 800a0c0:	d11e      	bne.n	800a100 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a0ca:	2100      	movs	r1, #0
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f001 fae1 	bl	800b694 <USBD_LL_StallEP>
 800a0d2:	e015      	b.n	800a100 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d00d      	beq.n	800a0fc <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a0e6:	2b03      	cmp	r3, #3
 800a0e8:	d108      	bne.n	800a0fc <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0f0:	699b      	ldr	r3, [r3, #24]
 800a0f2:	7afa      	ldrb	r2, [r7, #11]
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	4798      	blx	r3
 800a0fa:	e001      	b.n	800a100 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a0fc:	2302      	movs	r3, #2
 800a0fe:	e000      	b.n	800a102 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a100:	2300      	movs	r3, #0
}
 800a102:	4618      	mov	r0, r3
 800a104:	3718      	adds	r7, #24
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b086      	sub	sp, #24
 800a10e:	af00      	add	r7, sp, #0
 800a110:	60f8      	str	r0, [r7, #12]
 800a112:	460b      	mov	r3, r1
 800a114:	607a      	str	r2, [r7, #4]
 800a116:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a118:	7afb      	ldrb	r3, [r7, #11]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d17f      	bne.n	800a21e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	3314      	adds	r3, #20
 800a122:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a12a:	2b02      	cmp	r3, #2
 800a12c:	d15c      	bne.n	800a1e8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	68da      	ldr	r2, [r3, #12]
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	429a      	cmp	r2, r3
 800a138:	d915      	bls.n	800a166 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	68da      	ldr	r2, [r3, #12]
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	1ad2      	subs	r2, r2, r3
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	b29b      	uxth	r3, r3
 800a14e:	461a      	mov	r2, r3
 800a150:	6879      	ldr	r1, [r7, #4]
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f000 fec5 	bl	800aee2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a158:	2300      	movs	r3, #0
 800a15a:	2200      	movs	r2, #0
 800a15c:	2100      	movs	r1, #0
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f001 fb45 	bl	800b7ee <USBD_LL_PrepareReceive>
 800a164:	e04e      	b.n	800a204 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	697a      	ldr	r2, [r7, #20]
 800a16c:	6912      	ldr	r2, [r2, #16]
 800a16e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a172:	fb01 f202 	mul.w	r2, r1, r2
 800a176:	1a9b      	subs	r3, r3, r2
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d11c      	bne.n	800a1b6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	689a      	ldr	r2, [r3, #8]
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a184:	429a      	cmp	r2, r3
 800a186:	d316      	bcc.n	800a1b6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	689a      	ldr	r2, [r3, #8]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a192:	429a      	cmp	r2, r3
 800a194:	d20f      	bcs.n	800a1b6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a196:	2200      	movs	r2, #0
 800a198:	2100      	movs	r1, #0
 800a19a:	68f8      	ldr	r0, [r7, #12]
 800a19c:	f000 fea1 	bl	800aee2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	2100      	movs	r1, #0
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f001 fb1d 	bl	800b7ee <USBD_LL_PrepareReceive>
 800a1b4:	e026      	b.n	800a204 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1bc:	68db      	ldr	r3, [r3, #12]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00a      	beq.n	800a1d8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a1c8:	2b03      	cmp	r3, #3
 800a1ca:	d105      	bne.n	800a1d8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a1d8:	2180      	movs	r1, #128	; 0x80
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f001 fa5a 	bl	800b694 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a1e0:	68f8      	ldr	r0, [r7, #12]
 800a1e2:	f000 fed3 	bl	800af8c <USBD_CtlReceiveStatus>
 800a1e6:	e00d      	b.n	800a204 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a1ee:	2b04      	cmp	r3, #4
 800a1f0:	d004      	beq.n	800a1fc <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d103      	bne.n	800a204 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a1fc:	2180      	movs	r1, #128	; 0x80
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	f001 fa48 	bl	800b694 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d11d      	bne.n	800a24a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a20e:	68f8      	ldr	r0, [r7, #12]
 800a210:	f7ff fe80 	bl	8009f14 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2200      	movs	r2, #0
 800a218:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a21c:	e015      	b.n	800a24a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a224:	695b      	ldr	r3, [r3, #20]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00d      	beq.n	800a246 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a230:	2b03      	cmp	r3, #3
 800a232:	d108      	bne.n	800a246 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a23a:	695b      	ldr	r3, [r3, #20]
 800a23c:	7afa      	ldrb	r2, [r7, #11]
 800a23e:	4611      	mov	r1, r2
 800a240:	68f8      	ldr	r0, [r7, #12]
 800a242:	4798      	blx	r3
 800a244:	e001      	b.n	800a24a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a246:	2302      	movs	r3, #2
 800a248:	e000      	b.n	800a24c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3718      	adds	r7, #24
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a25c:	2340      	movs	r3, #64	; 0x40
 800a25e:	2200      	movs	r2, #0
 800a260:	2100      	movs	r1, #0
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f001 f9d1 	bl	800b60a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2240      	movs	r2, #64	; 0x40
 800a274:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a278:	2340      	movs	r3, #64	; 0x40
 800a27a:	2200      	movs	r2, #0
 800a27c:	2180      	movs	r1, #128	; 0x80
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f001 f9c3 	bl	800b60a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2240      	movs	r2, #64	; 0x40
 800a28e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d009      	beq.n	800a2cc <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	6852      	ldr	r2, [r2, #4]
 800a2c4:	b2d2      	uxtb	r2, r2
 800a2c6:	4611      	mov	r1, r2
 800a2c8:	6878      	ldr	r0, [r7, #4]
 800a2ca:	4798      	blx	r3
  }

  return USBD_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a2d6:	b480      	push	{r7}
 800a2d8:	b083      	sub	sp, #12
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
 800a2de:	460b      	mov	r3, r1
 800a2e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	78fa      	ldrb	r2, [r7, #3]
 800a2e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a2e8:	2300      	movs	r3, #0
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b083      	sub	sp, #12
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2204      	movs	r2, #4
 800a30e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	370c      	adds	r7, #12
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a32e:	2b04      	cmp	r3, #4
 800a330:	d105      	bne.n	800a33e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a33e:	2300      	movs	r3, #0
}
 800a340:	4618      	mov	r0, r3
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a35a:	2b03      	cmp	r3, #3
 800a35c:	d10b      	bne.n	800a376 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d005      	beq.n	800a376 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a370:	69db      	ldr	r3, [r3, #28]
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3708      	adds	r7, #8
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a396:	2b40      	cmp	r3, #64	; 0x40
 800a398:	d005      	beq.n	800a3a6 <USBD_StdDevReq+0x26>
 800a39a:	2b40      	cmp	r3, #64	; 0x40
 800a39c:	d84f      	bhi.n	800a43e <USBD_StdDevReq+0xbe>
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d009      	beq.n	800a3b6 <USBD_StdDevReq+0x36>
 800a3a2:	2b20      	cmp	r3, #32
 800a3a4:	d14b      	bne.n	800a43e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	6839      	ldr	r1, [r7, #0]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	4798      	blx	r3
      break;
 800a3b4:	e048      	b.n	800a448 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	785b      	ldrb	r3, [r3, #1]
 800a3ba:	2b09      	cmp	r3, #9
 800a3bc:	d839      	bhi.n	800a432 <USBD_StdDevReq+0xb2>
 800a3be:	a201      	add	r2, pc, #4	; (adr r2, 800a3c4 <USBD_StdDevReq+0x44>)
 800a3c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3c4:	0800a415 	.word	0x0800a415
 800a3c8:	0800a429 	.word	0x0800a429
 800a3cc:	0800a433 	.word	0x0800a433
 800a3d0:	0800a41f 	.word	0x0800a41f
 800a3d4:	0800a433 	.word	0x0800a433
 800a3d8:	0800a3f7 	.word	0x0800a3f7
 800a3dc:	0800a3ed 	.word	0x0800a3ed
 800a3e0:	0800a433 	.word	0x0800a433
 800a3e4:	0800a40b 	.word	0x0800a40b
 800a3e8:	0800a401 	.word	0x0800a401
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 f9dc 	bl	800a7ac <USBD_GetDescriptor>
          break;
 800a3f4:	e022      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a3f6:	6839      	ldr	r1, [r7, #0]
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 fb3f 	bl	800aa7c <USBD_SetAddress>
          break;
 800a3fe:	e01d      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fb7e 	bl	800ab04 <USBD_SetConfig>
          break;
 800a408:	e018      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a40a:	6839      	ldr	r1, [r7, #0]
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 fc07 	bl	800ac20 <USBD_GetConfig>
          break;
 800a412:	e013      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a414:	6839      	ldr	r1, [r7, #0]
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 fc37 	bl	800ac8a <USBD_GetStatus>
          break;
 800a41c:	e00e      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a41e:	6839      	ldr	r1, [r7, #0]
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 fc65 	bl	800acf0 <USBD_SetFeature>
          break;
 800a426:	e009      	b.n	800a43c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a428:	6839      	ldr	r1, [r7, #0]
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 fc74 	bl	800ad18 <USBD_ClrFeature>
          break;
 800a430:	e004      	b.n	800a43c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a432:	6839      	ldr	r1, [r7, #0]
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fccd 	bl	800add4 <USBD_CtlError>
          break;
 800a43a:	bf00      	nop
      }
      break;
 800a43c:	e004      	b.n	800a448 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a43e:	6839      	ldr	r1, [r7, #0]
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 fcc7 	bl	800add4 <USBD_CtlError>
      break;
 800a446:	bf00      	nop
  }

  return ret;
 800a448:	7bfb      	ldrb	r3, [r7, #15]
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3710      	adds	r7, #16
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop

0800a454 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b084      	sub	sp, #16
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a45e:	2300      	movs	r3, #0
 800a460:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a46a:	2b40      	cmp	r3, #64	; 0x40
 800a46c:	d005      	beq.n	800a47a <USBD_StdItfReq+0x26>
 800a46e:	2b40      	cmp	r3, #64	; 0x40
 800a470:	d82e      	bhi.n	800a4d0 <USBD_StdItfReq+0x7c>
 800a472:	2b00      	cmp	r3, #0
 800a474:	d001      	beq.n	800a47a <USBD_StdItfReq+0x26>
 800a476:	2b20      	cmp	r3, #32
 800a478:	d12a      	bne.n	800a4d0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a480:	3b01      	subs	r3, #1
 800a482:	2b02      	cmp	r3, #2
 800a484:	d81d      	bhi.n	800a4c2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	889b      	ldrh	r3, [r3, #4]
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	2b01      	cmp	r3, #1
 800a48e:	d813      	bhi.n	800a4b8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a496:	689b      	ldr	r3, [r3, #8]
 800a498:	6839      	ldr	r1, [r7, #0]
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	4798      	blx	r3
 800a49e:	4603      	mov	r3, r0
 800a4a0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	88db      	ldrh	r3, [r3, #6]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d110      	bne.n	800a4cc <USBD_StdItfReq+0x78>
 800a4aa:	7bfb      	ldrb	r3, [r7, #15]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10d      	bne.n	800a4cc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fd58 	bl	800af66 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a4b6:	e009      	b.n	800a4cc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fc8a 	bl	800add4 <USBD_CtlError>
          break;
 800a4c0:	e004      	b.n	800a4cc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a4c2:	6839      	ldr	r1, [r7, #0]
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fc85 	bl	800add4 <USBD_CtlError>
          break;
 800a4ca:	e000      	b.n	800a4ce <USBD_StdItfReq+0x7a>
          break;
 800a4cc:	bf00      	nop
      }
      break;
 800a4ce:	e004      	b.n	800a4da <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a4d0:	6839      	ldr	r1, [r7, #0]
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fc7e 	bl	800add4 <USBD_CtlError>
      break;
 800a4d8:	bf00      	nop
  }

  return USBD_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3710      	adds	r7, #16
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	889b      	ldrh	r3, [r3, #4]
 800a4f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4f8:	683b      	ldr	r3, [r7, #0]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a500:	2b40      	cmp	r3, #64	; 0x40
 800a502:	d007      	beq.n	800a514 <USBD_StdEPReq+0x30>
 800a504:	2b40      	cmp	r3, #64	; 0x40
 800a506:	f200 8146 	bhi.w	800a796 <USBD_StdEPReq+0x2b2>
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d00a      	beq.n	800a524 <USBD_StdEPReq+0x40>
 800a50e:	2b20      	cmp	r3, #32
 800a510:	f040 8141 	bne.w	800a796 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	4798      	blx	r3
      break;
 800a522:	e13d      	b.n	800a7a0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a52c:	2b20      	cmp	r3, #32
 800a52e:	d10a      	bne.n	800a546 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	6839      	ldr	r1, [r7, #0]
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	4798      	blx	r3
 800a53e:	4603      	mov	r3, r0
 800a540:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a542:	7bfb      	ldrb	r3, [r7, #15]
 800a544:	e12d      	b.n	800a7a2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	785b      	ldrb	r3, [r3, #1]
 800a54a:	2b03      	cmp	r3, #3
 800a54c:	d007      	beq.n	800a55e <USBD_StdEPReq+0x7a>
 800a54e:	2b03      	cmp	r3, #3
 800a550:	f300 811b 	bgt.w	800a78a <USBD_StdEPReq+0x2a6>
 800a554:	2b00      	cmp	r3, #0
 800a556:	d072      	beq.n	800a63e <USBD_StdEPReq+0x15a>
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d03a      	beq.n	800a5d2 <USBD_StdEPReq+0xee>
 800a55c:	e115      	b.n	800a78a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a564:	2b02      	cmp	r3, #2
 800a566:	d002      	beq.n	800a56e <USBD_StdEPReq+0x8a>
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d015      	beq.n	800a598 <USBD_StdEPReq+0xb4>
 800a56c:	e02b      	b.n	800a5c6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a56e:	7bbb      	ldrb	r3, [r7, #14]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d00c      	beq.n	800a58e <USBD_StdEPReq+0xaa>
 800a574:	7bbb      	ldrb	r3, [r7, #14]
 800a576:	2b80      	cmp	r3, #128	; 0x80
 800a578:	d009      	beq.n	800a58e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a57a:	7bbb      	ldrb	r3, [r7, #14]
 800a57c:	4619      	mov	r1, r3
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f001 f888 	bl	800b694 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a584:	2180      	movs	r1, #128	; 0x80
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f001 f884 	bl	800b694 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a58c:	e020      	b.n	800a5d0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a58e:	6839      	ldr	r1, [r7, #0]
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fc1f 	bl	800add4 <USBD_CtlError>
              break;
 800a596:	e01b      	b.n	800a5d0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	885b      	ldrh	r3, [r3, #2]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d10e      	bne.n	800a5be <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a5a0:	7bbb      	ldrb	r3, [r7, #14]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00b      	beq.n	800a5be <USBD_StdEPReq+0xda>
 800a5a6:	7bbb      	ldrb	r3, [r7, #14]
 800a5a8:	2b80      	cmp	r3, #128	; 0x80
 800a5aa:	d008      	beq.n	800a5be <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	88db      	ldrh	r3, [r3, #6]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d104      	bne.n	800a5be <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a5b4:	7bbb      	ldrb	r3, [r7, #14]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f001 f86b 	bl	800b694 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 fcd1 	bl	800af66 <USBD_CtlSendStatus>

              break;
 800a5c4:	e004      	b.n	800a5d0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a5c6:	6839      	ldr	r1, [r7, #0]
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f000 fc03 	bl	800add4 <USBD_CtlError>
              break;
 800a5ce:	bf00      	nop
          }
          break;
 800a5d0:	e0e0      	b.n	800a794 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5d8:	2b02      	cmp	r3, #2
 800a5da:	d002      	beq.n	800a5e2 <USBD_StdEPReq+0xfe>
 800a5dc:	2b03      	cmp	r3, #3
 800a5de:	d015      	beq.n	800a60c <USBD_StdEPReq+0x128>
 800a5e0:	e026      	b.n	800a630 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00c      	beq.n	800a602 <USBD_StdEPReq+0x11e>
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	2b80      	cmp	r3, #128	; 0x80
 800a5ec:	d009      	beq.n	800a602 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a5ee:	7bbb      	ldrb	r3, [r7, #14]
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f001 f84e 	bl	800b694 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a5f8:	2180      	movs	r1, #128	; 0x80
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f001 f84a 	bl	800b694 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a600:	e01c      	b.n	800a63c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a602:	6839      	ldr	r1, [r7, #0]
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f000 fbe5 	bl	800add4 <USBD_CtlError>
              break;
 800a60a:	e017      	b.n	800a63c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	885b      	ldrh	r3, [r3, #2]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d112      	bne.n	800a63a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a614:	7bbb      	ldrb	r3, [r7, #14]
 800a616:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d004      	beq.n	800a628 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a61e:	7bbb      	ldrb	r3, [r7, #14]
 800a620:	4619      	mov	r1, r3
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f001 f855 	bl	800b6d2 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 fc9c 	bl	800af66 <USBD_CtlSendStatus>
              }
              break;
 800a62e:	e004      	b.n	800a63a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fbce 	bl	800add4 <USBD_CtlError>
              break;
 800a638:	e000      	b.n	800a63c <USBD_StdEPReq+0x158>
              break;
 800a63a:	bf00      	nop
          }
          break;
 800a63c:	e0aa      	b.n	800a794 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a644:	2b02      	cmp	r3, #2
 800a646:	d002      	beq.n	800a64e <USBD_StdEPReq+0x16a>
 800a648:	2b03      	cmp	r3, #3
 800a64a:	d032      	beq.n	800a6b2 <USBD_StdEPReq+0x1ce>
 800a64c:	e097      	b.n	800a77e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a64e:	7bbb      	ldrb	r3, [r7, #14]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d007      	beq.n	800a664 <USBD_StdEPReq+0x180>
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	2b80      	cmp	r3, #128	; 0x80
 800a658:	d004      	beq.n	800a664 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a65a:	6839      	ldr	r1, [r7, #0]
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f000 fbb9 	bl	800add4 <USBD_CtlError>
                break;
 800a662:	e091      	b.n	800a788 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a664:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	da0b      	bge.n	800a684 <USBD_StdEPReq+0x1a0>
 800a66c:	7bbb      	ldrb	r3, [r7, #14]
 800a66e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a672:	4613      	mov	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4413      	add	r3, r2
 800a678:	009b      	lsls	r3, r3, #2
 800a67a:	3310      	adds	r3, #16
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	4413      	add	r3, r2
 800a680:	3304      	adds	r3, #4
 800a682:	e00b      	b.n	800a69c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a684:	7bbb      	ldrb	r3, [r7, #14]
 800a686:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a68a:	4613      	mov	r3, r2
 800a68c:	009b      	lsls	r3, r3, #2
 800a68e:	4413      	add	r3, r2
 800a690:	009b      	lsls	r3, r3, #2
 800a692:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	4413      	add	r3, r2
 800a69a:	3304      	adds	r3, #4
 800a69c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	2202      	movs	r2, #2
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 fbfd 	bl	800aeaa <USBD_CtlSendData>
              break;
 800a6b0:	e06a      	b.n	800a788 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a6b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	da11      	bge.n	800a6de <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a6ba:	7bbb      	ldrb	r3, [r7, #14]
 800a6bc:	f003 020f 	and.w	r2, r3, #15
 800a6c0:	6879      	ldr	r1, [r7, #4]
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	009b      	lsls	r3, r3, #2
 800a6ca:	440b      	add	r3, r1
 800a6cc:	3318      	adds	r3, #24
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d117      	bne.n	800a704 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a6d4:	6839      	ldr	r1, [r7, #0]
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 fb7c 	bl	800add4 <USBD_CtlError>
                  break;
 800a6dc:	e054      	b.n	800a788 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a6de:	7bbb      	ldrb	r3, [r7, #14]
 800a6e0:	f003 020f 	and.w	r2, r3, #15
 800a6e4:	6879      	ldr	r1, [r7, #4]
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	4413      	add	r3, r2
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	440b      	add	r3, r1
 800a6f0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d104      	bne.n	800a704 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a6fa:	6839      	ldr	r1, [r7, #0]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fb69 	bl	800add4 <USBD_CtlError>
                  break;
 800a702:	e041      	b.n	800a788 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a704:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	da0b      	bge.n	800a724 <USBD_StdEPReq+0x240>
 800a70c:	7bbb      	ldrb	r3, [r7, #14]
 800a70e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a712:	4613      	mov	r3, r2
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	4413      	add	r3, r2
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	3310      	adds	r3, #16
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	4413      	add	r3, r2
 800a720:	3304      	adds	r3, #4
 800a722:	e00b      	b.n	800a73c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a724:	7bbb      	ldrb	r3, [r7, #14]
 800a726:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a72a:	4613      	mov	r3, r2
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	4413      	add	r3, r2
 800a730:	009b      	lsls	r3, r3, #2
 800a732:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	4413      	add	r3, r2
 800a73a:	3304      	adds	r3, #4
 800a73c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a73e:	7bbb      	ldrb	r3, [r7, #14]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d002      	beq.n	800a74a <USBD_StdEPReq+0x266>
 800a744:	7bbb      	ldrb	r3, [r7, #14]
 800a746:	2b80      	cmp	r3, #128	; 0x80
 800a748:	d103      	bne.n	800a752 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	2200      	movs	r2, #0
 800a74e:	601a      	str	r2, [r3, #0]
 800a750:	e00e      	b.n	800a770 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a752:	7bbb      	ldrb	r3, [r7, #14]
 800a754:	4619      	mov	r1, r3
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 ffda 	bl	800b710 <USBD_LL_IsStallEP>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d003      	beq.n	800a76a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	2201      	movs	r2, #1
 800a766:	601a      	str	r2, [r3, #0]
 800a768:	e002      	b.n	800a770 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	2200      	movs	r2, #0
 800a76e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	2202      	movs	r2, #2
 800a774:	4619      	mov	r1, r3
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 fb97 	bl	800aeaa <USBD_CtlSendData>
              break;
 800a77c:	e004      	b.n	800a788 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a77e:	6839      	ldr	r1, [r7, #0]
 800a780:	6878      	ldr	r0, [r7, #4]
 800a782:	f000 fb27 	bl	800add4 <USBD_CtlError>
              break;
 800a786:	bf00      	nop
          }
          break;
 800a788:	e004      	b.n	800a794 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a78a:	6839      	ldr	r1, [r7, #0]
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 fb21 	bl	800add4 <USBD_CtlError>
          break;
 800a792:	bf00      	nop
      }
      break;
 800a794:	e004      	b.n	800a7a0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a796:	6839      	ldr	r1, [r7, #0]
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 fb1b 	bl	800add4 <USBD_CtlError>
      break;
 800a79e:	bf00      	nop
  }

  return ret;
 800a7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}
	...

0800a7ac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	885b      	ldrh	r3, [r3, #2]
 800a7c6:	0a1b      	lsrs	r3, r3, #8
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	3b01      	subs	r3, #1
 800a7cc:	2b06      	cmp	r3, #6
 800a7ce:	f200 8128 	bhi.w	800aa22 <USBD_GetDescriptor+0x276>
 800a7d2:	a201      	add	r2, pc, #4	; (adr r2, 800a7d8 <USBD_GetDescriptor+0x2c>)
 800a7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7d8:	0800a7f5 	.word	0x0800a7f5
 800a7dc:	0800a80d 	.word	0x0800a80d
 800a7e0:	0800a84d 	.word	0x0800a84d
 800a7e4:	0800aa23 	.word	0x0800aa23
 800a7e8:	0800aa23 	.word	0x0800aa23
 800a7ec:	0800a9c3 	.word	0x0800a9c3
 800a7f0:	0800a9ef 	.word	0x0800a9ef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	687a      	ldr	r2, [r7, #4]
 800a7fe:	7c12      	ldrb	r2, [r2, #16]
 800a800:	f107 0108 	add.w	r1, r7, #8
 800a804:	4610      	mov	r0, r2
 800a806:	4798      	blx	r3
 800a808:	60f8      	str	r0, [r7, #12]
      break;
 800a80a:	e112      	b.n	800aa32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	7c1b      	ldrb	r3, [r3, #16]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10d      	bne.n	800a830 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a81a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81c:	f107 0208 	add.w	r2, r7, #8
 800a820:	4610      	mov	r0, r2
 800a822:	4798      	blx	r3
 800a824:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	3301      	adds	r3, #1
 800a82a:	2202      	movs	r2, #2
 800a82c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a82e:	e100      	b.n	800aa32 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a838:	f107 0208 	add.w	r2, r7, #8
 800a83c:	4610      	mov	r0, r2
 800a83e:	4798      	blx	r3
 800a840:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	3301      	adds	r3, #1
 800a846:	2202      	movs	r2, #2
 800a848:	701a      	strb	r2, [r3, #0]
      break;
 800a84a:	e0f2      	b.n	800aa32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	885b      	ldrh	r3, [r3, #2]
 800a850:	b2db      	uxtb	r3, r3
 800a852:	2b05      	cmp	r3, #5
 800a854:	f200 80ac 	bhi.w	800a9b0 <USBD_GetDescriptor+0x204>
 800a858:	a201      	add	r2, pc, #4	; (adr r2, 800a860 <USBD_GetDescriptor+0xb4>)
 800a85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85e:	bf00      	nop
 800a860:	0800a879 	.word	0x0800a879
 800a864:	0800a8ad 	.word	0x0800a8ad
 800a868:	0800a8e1 	.word	0x0800a8e1
 800a86c:	0800a915 	.word	0x0800a915
 800a870:	0800a949 	.word	0x0800a949
 800a874:	0800a97d 	.word	0x0800a97d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a87e:	685b      	ldr	r3, [r3, #4]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00b      	beq.n	800a89c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	687a      	ldr	r2, [r7, #4]
 800a88e:	7c12      	ldrb	r2, [r2, #16]
 800a890:	f107 0108 	add.w	r1, r7, #8
 800a894:	4610      	mov	r0, r2
 800a896:	4798      	blx	r3
 800a898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a89a:	e091      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a89c:	6839      	ldr	r1, [r7, #0]
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 fa98 	bl	800add4 <USBD_CtlError>
            err++;
 800a8a4:	7afb      	ldrb	r3, [r7, #11]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a8aa:	e089      	b.n	800a9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00b      	beq.n	800a8d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	687a      	ldr	r2, [r7, #4]
 800a8c2:	7c12      	ldrb	r2, [r2, #16]
 800a8c4:	f107 0108 	add.w	r1, r7, #8
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	4798      	blx	r3
 800a8cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a8ce:	e077      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fa7e 	bl	800add4 <USBD_CtlError>
            err++;
 800a8d8:	7afb      	ldrb	r3, [r7, #11]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	72fb      	strb	r3, [r7, #11]
          break;
 800a8de:	e06f      	b.n	800a9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00b      	beq.n	800a904 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a8f2:	68db      	ldr	r3, [r3, #12]
 800a8f4:	687a      	ldr	r2, [r7, #4]
 800a8f6:	7c12      	ldrb	r2, [r2, #16]
 800a8f8:	f107 0108 	add.w	r1, r7, #8
 800a8fc:	4610      	mov	r0, r2
 800a8fe:	4798      	blx	r3
 800a900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a902:	e05d      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a904:	6839      	ldr	r1, [r7, #0]
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 fa64 	bl	800add4 <USBD_CtlError>
            err++;
 800a90c:	7afb      	ldrb	r3, [r7, #11]
 800a90e:	3301      	adds	r3, #1
 800a910:	72fb      	strb	r3, [r7, #11]
          break;
 800a912:	e055      	b.n	800a9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a91a:	691b      	ldr	r3, [r3, #16]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d00b      	beq.n	800a938 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	7c12      	ldrb	r2, [r2, #16]
 800a92c:	f107 0108 	add.w	r1, r7, #8
 800a930:	4610      	mov	r0, r2
 800a932:	4798      	blx	r3
 800a934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a936:	e043      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a938:	6839      	ldr	r1, [r7, #0]
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f000 fa4a 	bl	800add4 <USBD_CtlError>
            err++;
 800a940:	7afb      	ldrb	r3, [r7, #11]
 800a942:	3301      	adds	r3, #1
 800a944:	72fb      	strb	r3, [r7, #11]
          break;
 800a946:	e03b      	b.n	800a9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a94e:	695b      	ldr	r3, [r3, #20]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00b      	beq.n	800a96c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a95a:	695b      	ldr	r3, [r3, #20]
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	7c12      	ldrb	r2, [r2, #16]
 800a960:	f107 0108 	add.w	r1, r7, #8
 800a964:	4610      	mov	r0, r2
 800a966:	4798      	blx	r3
 800a968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a96a:	e029      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a96c:	6839      	ldr	r1, [r7, #0]
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 fa30 	bl	800add4 <USBD_CtlError>
            err++;
 800a974:	7afb      	ldrb	r3, [r7, #11]
 800a976:	3301      	adds	r3, #1
 800a978:	72fb      	strb	r3, [r7, #11]
          break;
 800a97a:	e021      	b.n	800a9c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a982:	699b      	ldr	r3, [r3, #24]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d00b      	beq.n	800a9a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a98e:	699b      	ldr	r3, [r3, #24]
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	7c12      	ldrb	r2, [r2, #16]
 800a994:	f107 0108 	add.w	r1, r7, #8
 800a998:	4610      	mov	r0, r2
 800a99a:	4798      	blx	r3
 800a99c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a99e:	e00f      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9a0:	6839      	ldr	r1, [r7, #0]
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fa16 	bl	800add4 <USBD_CtlError>
            err++;
 800a9a8:	7afb      	ldrb	r3, [r7, #11]
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	72fb      	strb	r3, [r7, #11]
          break;
 800a9ae:	e007      	b.n	800a9c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a9b0:	6839      	ldr	r1, [r7, #0]
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 fa0e 	bl	800add4 <USBD_CtlError>
          err++;
 800a9b8:	7afb      	ldrb	r3, [r7, #11]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a9be:	e038      	b.n	800aa32 <USBD_GetDescriptor+0x286>
 800a9c0:	e037      	b.n	800aa32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	7c1b      	ldrb	r3, [r3, #16]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d109      	bne.n	800a9de <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9d2:	f107 0208 	add.w	r2, r7, #8
 800a9d6:	4610      	mov	r0, r2
 800a9d8:	4798      	blx	r3
 800a9da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a9dc:	e029      	b.n	800aa32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a9de:	6839      	ldr	r1, [r7, #0]
 800a9e0:	6878      	ldr	r0, [r7, #4]
 800a9e2:	f000 f9f7 	bl	800add4 <USBD_CtlError>
        err++;
 800a9e6:	7afb      	ldrb	r3, [r7, #11]
 800a9e8:	3301      	adds	r3, #1
 800a9ea:	72fb      	strb	r3, [r7, #11]
      break;
 800a9ec:	e021      	b.n	800aa32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	7c1b      	ldrb	r3, [r3, #16]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d10d      	bne.n	800aa12 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a9fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9fe:	f107 0208 	add.w	r2, r7, #8
 800aa02:	4610      	mov	r0, r2
 800aa04:	4798      	blx	r3
 800aa06:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	3301      	adds	r3, #1
 800aa0c:	2207      	movs	r2, #7
 800aa0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa10:	e00f      	b.n	800aa32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 f9dd 	bl	800add4 <USBD_CtlError>
        err++;
 800aa1a:	7afb      	ldrb	r3, [r7, #11]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	72fb      	strb	r3, [r7, #11]
      break;
 800aa20:	e007      	b.n	800aa32 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aa22:	6839      	ldr	r1, [r7, #0]
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 f9d5 	bl	800add4 <USBD_CtlError>
      err++;
 800aa2a:	7afb      	ldrb	r3, [r7, #11]
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	72fb      	strb	r3, [r7, #11]
      break;
 800aa30:	bf00      	nop
  }

  if (err != 0U)
 800aa32:	7afb      	ldrb	r3, [r7, #11]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d11c      	bne.n	800aa72 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800aa38:	893b      	ldrh	r3, [r7, #8]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d011      	beq.n	800aa62 <USBD_GetDescriptor+0x2b6>
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	88db      	ldrh	r3, [r3, #6]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d00d      	beq.n	800aa62 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	88da      	ldrh	r2, [r3, #6]
 800aa4a:	893b      	ldrh	r3, [r7, #8]
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	bf28      	it	cs
 800aa50:	4613      	movcs	r3, r2
 800aa52:	b29b      	uxth	r3, r3
 800aa54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800aa56:	893b      	ldrh	r3, [r7, #8]
 800aa58:	461a      	mov	r2, r3
 800aa5a:	68f9      	ldr	r1, [r7, #12]
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f000 fa24 	bl	800aeaa <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	88db      	ldrh	r3, [r3, #6]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d104      	bne.n	800aa74 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 fa7b 	bl	800af66 <USBD_CtlSendStatus>
 800aa70:	e000      	b.n	800aa74 <USBD_GetDescriptor+0x2c8>
    return;
 800aa72:	bf00      	nop
    }
  }
}
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop

0800aa7c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	889b      	ldrh	r3, [r3, #4]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d130      	bne.n	800aaf0 <USBD_SetAddress+0x74>
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	88db      	ldrh	r3, [r3, #6]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d12c      	bne.n	800aaf0 <USBD_SetAddress+0x74>
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	885b      	ldrh	r3, [r3, #2]
 800aa9a:	2b7f      	cmp	r3, #127	; 0x7f
 800aa9c:	d828      	bhi.n	800aaf0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	885b      	ldrh	r3, [r3, #2]
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaa8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aab0:	2b03      	cmp	r3, #3
 800aab2:	d104      	bne.n	800aabe <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800aab4:	6839      	ldr	r1, [r7, #0]
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 f98c 	bl	800add4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aabc:	e01d      	b.n	800aafa <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	7bfa      	ldrb	r2, [r7, #15]
 800aac2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aac6:	7bfb      	ldrb	r3, [r7, #15]
 800aac8:	4619      	mov	r1, r3
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 fe4d 	bl	800b76a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f000 fa48 	bl	800af66 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aad6:	7bfb      	ldrb	r3, [r7, #15]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d004      	beq.n	800aae6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2202      	movs	r2, #2
 800aae0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aae4:	e009      	b.n	800aafa <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2201      	movs	r2, #1
 800aaea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aaee:	e004      	b.n	800aafa <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aaf0:	6839      	ldr	r1, [r7, #0]
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f96e 	bl	800add4 <USBD_CtlError>
  }
}
 800aaf8:	bf00      	nop
 800aafa:	bf00      	nop
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
	...

0800ab04 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	885b      	ldrh	r3, [r3, #2]
 800ab12:	b2da      	uxtb	r2, r3
 800ab14:	4b41      	ldr	r3, [pc, #260]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab16:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ab18:	4b40      	ldr	r3, [pc, #256]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d904      	bls.n	800ab2a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f956 	bl	800add4 <USBD_CtlError>
 800ab28:	e075      	b.n	800ac16 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab30:	2b02      	cmp	r3, #2
 800ab32:	d002      	beq.n	800ab3a <USBD_SetConfig+0x36>
 800ab34:	2b03      	cmp	r3, #3
 800ab36:	d023      	beq.n	800ab80 <USBD_SetConfig+0x7c>
 800ab38:	e062      	b.n	800ac00 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ab3a:	4b38      	ldr	r3, [pc, #224]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d01a      	beq.n	800ab78 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800ab42:	4b36      	ldr	r3, [pc, #216]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	461a      	mov	r2, r3
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2203      	movs	r2, #3
 800ab50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ab54:	4b31      	ldr	r3, [pc, #196]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	4619      	mov	r1, r3
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f7ff f9e5 	bl	8009f2a <USBD_SetClassConfig>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b02      	cmp	r3, #2
 800ab64:	d104      	bne.n	800ab70 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800ab66:	6839      	ldr	r1, [r7, #0]
 800ab68:	6878      	ldr	r0, [r7, #4]
 800ab6a:	f000 f933 	bl	800add4 <USBD_CtlError>
            return;
 800ab6e:	e052      	b.n	800ac16 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 f9f8 	bl	800af66 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ab76:	e04e      	b.n	800ac16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 f9f4 	bl	800af66 <USBD_CtlSendStatus>
        break;
 800ab7e:	e04a      	b.n	800ac16 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800ab80:	4b26      	ldr	r3, [pc, #152]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d112      	bne.n	800abae <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2202      	movs	r2, #2
 800ab8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800ab90:	4b22      	ldr	r3, [pc, #136]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	461a      	mov	r2, r3
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800ab9a:	4b20      	ldr	r3, [pc, #128]	; (800ac1c <USBD_SetConfig+0x118>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	4619      	mov	r1, r3
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f7ff f9e1 	bl	8009f68 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 f9dd 	bl	800af66 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800abac:	e033      	b.n	800ac16 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800abae:	4b1b      	ldr	r3, [pc, #108]	; (800ac1c <USBD_SetConfig+0x118>)
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	461a      	mov	r2, r3
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	685b      	ldr	r3, [r3, #4]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d01d      	beq.n	800abf8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	b2db      	uxtb	r3, r3
 800abc2:	4619      	mov	r1, r3
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f7ff f9cf 	bl	8009f68 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800abca:	4b14      	ldr	r3, [pc, #80]	; (800ac1c <USBD_SetConfig+0x118>)
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	461a      	mov	r2, r3
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800abd4:	4b11      	ldr	r3, [pc, #68]	; (800ac1c <USBD_SetConfig+0x118>)
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	4619      	mov	r1, r3
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f7ff f9a5 	bl	8009f2a <USBD_SetClassConfig>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b02      	cmp	r3, #2
 800abe4:	d104      	bne.n	800abf0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800abe6:	6839      	ldr	r1, [r7, #0]
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 f8f3 	bl	800add4 <USBD_CtlError>
            return;
 800abee:	e012      	b.n	800ac16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 f9b8 	bl	800af66 <USBD_CtlSendStatus>
        break;
 800abf6:	e00e      	b.n	800ac16 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 f9b4 	bl	800af66 <USBD_CtlSendStatus>
        break;
 800abfe:	e00a      	b.n	800ac16 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800ac00:	6839      	ldr	r1, [r7, #0]
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f8e6 	bl	800add4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800ac08:	4b04      	ldr	r3, [pc, #16]	; (800ac1c <USBD_SetConfig+0x118>)
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f7ff f9aa 	bl	8009f68 <USBD_ClrClassConfig>
        break;
 800ac14:	bf00      	nop
    }
  }
}
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	20000324 	.word	0x20000324

0800ac20 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	88db      	ldrh	r3, [r3, #6]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d004      	beq.n	800ac3c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ac32:	6839      	ldr	r1, [r7, #0]
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f8cd 	bl	800add4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ac3a:	e022      	b.n	800ac82 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	dc02      	bgt.n	800ac4c <USBD_GetConfig+0x2c>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	dc03      	bgt.n	800ac52 <USBD_GetConfig+0x32>
 800ac4a:	e015      	b.n	800ac78 <USBD_GetConfig+0x58>
 800ac4c:	2b03      	cmp	r3, #3
 800ac4e:	d00b      	beq.n	800ac68 <USBD_GetConfig+0x48>
 800ac50:	e012      	b.n	800ac78 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	3308      	adds	r3, #8
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	4619      	mov	r1, r3
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f000 f922 	bl	800aeaa <USBD_CtlSendData>
        break;
 800ac66:	e00c      	b.n	800ac82 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	3304      	adds	r3, #4
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	4619      	mov	r1, r3
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 f91a 	bl	800aeaa <USBD_CtlSendData>
        break;
 800ac76:	e004      	b.n	800ac82 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800ac78:	6839      	ldr	r1, [r7, #0]
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 f8aa 	bl	800add4 <USBD_CtlError>
        break;
 800ac80:	bf00      	nop
}
 800ac82:	bf00      	nop
 800ac84:	3708      	adds	r7, #8
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}

0800ac8a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b082      	sub	sp, #8
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
 800ac92:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d81e      	bhi.n	800acde <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	88db      	ldrh	r3, [r3, #6]
 800aca4:	2b02      	cmp	r3, #2
 800aca6:	d004      	beq.n	800acb2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800aca8:	6839      	ldr	r1, [r7, #0]
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 f892 	bl	800add4 <USBD_CtlError>
        break;
 800acb0:	e01a      	b.n	800ace8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2201      	movs	r2, #1
 800acb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d005      	beq.n	800acce <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	68db      	ldr	r3, [r3, #12]
 800acc6:	f043 0202 	orr.w	r2, r3, #2
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	330c      	adds	r3, #12
 800acd2:	2202      	movs	r2, #2
 800acd4:	4619      	mov	r1, r3
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 f8e7 	bl	800aeaa <USBD_CtlSendData>
      break;
 800acdc:	e004      	b.n	800ace8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800acde:	6839      	ldr	r1, [r7, #0]
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 f877 	bl	800add4 <USBD_CtlError>
      break;
 800ace6:	bf00      	nop
  }
}
 800ace8:	bf00      	nop
 800acea:	3708      	adds	r7, #8
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	885b      	ldrh	r3, [r3, #2]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d106      	bne.n	800ad10 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2201      	movs	r2, #1
 800ad06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f000 f92b 	bl	800af66 <USBD_CtlSendStatus>
  }
}
 800ad10:	bf00      	nop
 800ad12:	3708      	adds	r7, #8
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
 800ad20:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	2b02      	cmp	r3, #2
 800ad2c:	d80b      	bhi.n	800ad46 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	885b      	ldrh	r3, [r3, #2]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d10c      	bne.n	800ad50 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f911 	bl	800af66 <USBD_CtlSendStatus>
      }
      break;
 800ad44:	e004      	b.n	800ad50 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ad46:	6839      	ldr	r1, [r7, #0]
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 f843 	bl	800add4 <USBD_CtlError>
      break;
 800ad4e:	e000      	b.n	800ad52 <USBD_ClrFeature+0x3a>
      break;
 800ad50:	bf00      	nop
  }
}
 800ad52:	bf00      	nop
 800ad54:	3708      	adds	r7, #8
 800ad56:	46bd      	mov	sp, r7
 800ad58:	bd80      	pop	{r7, pc}

0800ad5a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ad5a:	b480      	push	{r7}
 800ad5c:	b083      	sub	sp, #12
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
 800ad62:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	781a      	ldrb	r2, [r3, #0]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	785a      	ldrb	r2, [r3, #1]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	3302      	adds	r3, #2
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	b29a      	uxth	r2, r3
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	3303      	adds	r3, #3
 800ad80:	781b      	ldrb	r3, [r3, #0]
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	021b      	lsls	r3, r3, #8
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	4413      	add	r3, r2
 800ad8a:	b29a      	uxth	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	3304      	adds	r3, #4
 800ad94:	781b      	ldrb	r3, [r3, #0]
 800ad96:	b29a      	uxth	r2, r3
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	3305      	adds	r3, #5
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	021b      	lsls	r3, r3, #8
 800ada2:	b29b      	uxth	r3, r3
 800ada4:	4413      	add	r3, r2
 800ada6:	b29a      	uxth	r2, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	3306      	adds	r3, #6
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	b29a      	uxth	r2, r3
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	3307      	adds	r3, #7
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	b29b      	uxth	r3, r3
 800adbc:	021b      	lsls	r3, r3, #8
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	4413      	add	r3, r2
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	80da      	strh	r2, [r3, #6]

}
 800adc8:	bf00      	nop
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800adde:	2180      	movs	r1, #128	; 0x80
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 fc57 	bl	800b694 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ade6:	2100      	movs	r1, #0
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fc53 	bl	800b694 <USBD_LL_StallEP>
}
 800adee:	bf00      	nop
 800adf0:	3708      	adds	r7, #8
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b086      	sub	sp, #24
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	60f8      	str	r0, [r7, #12]
 800adfe:	60b9      	str	r1, [r7, #8]
 800ae00:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ae02:	2300      	movs	r3, #0
 800ae04:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d032      	beq.n	800ae72 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ae0c:	68f8      	ldr	r0, [r7, #12]
 800ae0e:	f000 f834 	bl	800ae7a <USBD_GetLen>
 800ae12:	4603      	mov	r3, r0
 800ae14:	3301      	adds	r3, #1
 800ae16:	b29b      	uxth	r3, r3
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	b29a      	uxth	r2, r3
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ae20:	7dfb      	ldrb	r3, [r7, #23]
 800ae22:	1c5a      	adds	r2, r3, #1
 800ae24:	75fa      	strb	r2, [r7, #23]
 800ae26:	461a      	mov	r2, r3
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	4413      	add	r3, r2
 800ae2c:	687a      	ldr	r2, [r7, #4]
 800ae2e:	7812      	ldrb	r2, [r2, #0]
 800ae30:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ae32:	7dfb      	ldrb	r3, [r7, #23]
 800ae34:	1c5a      	adds	r2, r3, #1
 800ae36:	75fa      	strb	r2, [r7, #23]
 800ae38:	461a      	mov	r2, r3
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	2203      	movs	r2, #3
 800ae40:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ae42:	e012      	b.n	800ae6a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	1c5a      	adds	r2, r3, #1
 800ae48:	60fa      	str	r2, [r7, #12]
 800ae4a:	7dfa      	ldrb	r2, [r7, #23]
 800ae4c:	1c51      	adds	r1, r2, #1
 800ae4e:	75f9      	strb	r1, [r7, #23]
 800ae50:	4611      	mov	r1, r2
 800ae52:	68ba      	ldr	r2, [r7, #8]
 800ae54:	440a      	add	r2, r1
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ae5a:	7dfb      	ldrb	r3, [r7, #23]
 800ae5c:	1c5a      	adds	r2, r3, #1
 800ae5e:	75fa      	strb	r2, [r7, #23]
 800ae60:	461a      	mov	r2, r3
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	4413      	add	r3, r2
 800ae66:	2200      	movs	r2, #0
 800ae68:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	781b      	ldrb	r3, [r3, #0]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1e8      	bne.n	800ae44 <USBD_GetString+0x4e>
    }
  }
}
 800ae72:	bf00      	nop
 800ae74:	3718      	adds	r7, #24
 800ae76:	46bd      	mov	sp, r7
 800ae78:	bd80      	pop	{r7, pc}

0800ae7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ae7a:	b480      	push	{r7}
 800ae7c:	b085      	sub	sp, #20
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ae82:	2300      	movs	r3, #0
 800ae84:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800ae86:	e005      	b.n	800ae94 <USBD_GetLen+0x1a>
  {
    len++;
 800ae88:	7bfb      	ldrb	r3, [r7, #15]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	3301      	adds	r3, #1
 800ae92:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	781b      	ldrb	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d1f5      	bne.n	800ae88 <USBD_GetLen+0xe>
  }

  return len;
 800ae9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3714      	adds	r7, #20
 800aea2:	46bd      	mov	sp, r7
 800aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea8:	4770      	bx	lr

0800aeaa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800aeaa:	b580      	push	{r7, lr}
 800aeac:	b084      	sub	sp, #16
 800aeae:	af00      	add	r7, sp, #0
 800aeb0:	60f8      	str	r0, [r7, #12]
 800aeb2:	60b9      	str	r1, [r7, #8]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2202      	movs	r2, #2
 800aebc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800aec0:	88fa      	ldrh	r2, [r7, #6]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800aec6:	88fa      	ldrh	r2, [r7, #6]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aecc:	88fb      	ldrh	r3, [r7, #6]
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	2100      	movs	r1, #0
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f000 fc68 	bl	800b7a8 <USBD_LL_Transmit>

  return USBD_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b084      	sub	sp, #16
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	60f8      	str	r0, [r7, #12]
 800aeea:	60b9      	str	r1, [r7, #8]
 800aeec:	4613      	mov	r3, r2
 800aeee:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aef0:	88fb      	ldrh	r3, [r7, #6]
 800aef2:	68ba      	ldr	r2, [r7, #8]
 800aef4:	2100      	movs	r1, #0
 800aef6:	68f8      	ldr	r0, [r7, #12]
 800aef8:	f000 fc56 	bl	800b7a8 <USBD_LL_Transmit>

  return USBD_OK;
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3710      	adds	r7, #16
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}

0800af06 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800af06:	b580      	push	{r7, lr}
 800af08:	b084      	sub	sp, #16
 800af0a:	af00      	add	r7, sp, #0
 800af0c:	60f8      	str	r0, [r7, #12]
 800af0e:	60b9      	str	r1, [r7, #8]
 800af10:	4613      	mov	r3, r2
 800af12:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2203      	movs	r2, #3
 800af18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800af1c:	88fa      	ldrh	r2, [r7, #6]
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800af24:	88fa      	ldrh	r2, [r7, #6]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800af2c:	88fb      	ldrh	r3, [r7, #6]
 800af2e:	68ba      	ldr	r2, [r7, #8]
 800af30:	2100      	movs	r1, #0
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	f000 fc5b 	bl	800b7ee <USBD_LL_PrepareReceive>

  return USBD_OK;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b084      	sub	sp, #16
 800af46:	af00      	add	r7, sp, #0
 800af48:	60f8      	str	r0, [r7, #12]
 800af4a:	60b9      	str	r1, [r7, #8]
 800af4c:	4613      	mov	r3, r2
 800af4e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800af50:	88fb      	ldrh	r3, [r7, #6]
 800af52:	68ba      	ldr	r2, [r7, #8]
 800af54:	2100      	movs	r1, #0
 800af56:	68f8      	ldr	r0, [r7, #12]
 800af58:	f000 fc49 	bl	800b7ee <USBD_LL_PrepareReceive>

  return USBD_OK;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3710      	adds	r7, #16
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b082      	sub	sp, #8
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2204      	movs	r2, #4
 800af72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800af76:	2300      	movs	r3, #0
 800af78:	2200      	movs	r2, #0
 800af7a:	2100      	movs	r1, #0
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 fc13 	bl	800b7a8 <USBD_LL_Transmit>

  return USBD_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3708      	adds	r7, #8
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2205      	movs	r2, #5
 800af98:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af9c:	2300      	movs	r3, #0
 800af9e:	2200      	movs	r2, #0
 800afa0:	2100      	movs	r1, #0
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 fc23 	bl	800b7ee <USBD_LL_PrepareReceive>

  return USBD_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3708      	adds	r7, #8
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
	...

0800afb4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800afb8:	2200      	movs	r2, #0
 800afba:	4912      	ldr	r1, [pc, #72]	; (800b004 <MX_USB_DEVICE_Init+0x50>)
 800afbc:	4812      	ldr	r0, [pc, #72]	; (800b008 <MX_USB_DEVICE_Init+0x54>)
 800afbe:	f7fe ff58 	bl	8009e72 <USBD_Init>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800afc8:	f7f5 fc12 	bl	80007f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800afcc:	490f      	ldr	r1, [pc, #60]	; (800b00c <MX_USB_DEVICE_Init+0x58>)
 800afce:	480e      	ldr	r0, [pc, #56]	; (800b008 <MX_USB_DEVICE_Init+0x54>)
 800afd0:	f7fe ff7a 	bl	8009ec8 <USBD_RegisterClass>
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800afda:	f7f5 fc09 	bl	80007f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800afde:	490c      	ldr	r1, [pc, #48]	; (800b010 <MX_USB_DEVICE_Init+0x5c>)
 800afe0:	4809      	ldr	r0, [pc, #36]	; (800b008 <MX_USB_DEVICE_Init+0x54>)
 800afe2:	f7fe fed7 	bl	8009d94 <USBD_CDC_RegisterInterface>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d001      	beq.n	800aff0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800afec:	f7f5 fc00 	bl	80007f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aff0:	4805      	ldr	r0, [pc, #20]	; (800b008 <MX_USB_DEVICE_Init+0x54>)
 800aff2:	f7fe ff83 	bl	8009efc <USBD_Start>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d001      	beq.n	800b000 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800affc:	f7f5 fbf8 	bl	80007f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b000:	bf00      	nop
 800b002:	bd80      	pop	{r7, pc}
 800b004:	2000012c 	.word	0x2000012c
 800b008:	20000328 	.word	0x20000328
 800b00c:	20000018 	.word	0x20000018
 800b010:	2000011c 	.word	0x2000011c

0800b014 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b018:	2200      	movs	r2, #0
 800b01a:	4905      	ldr	r1, [pc, #20]	; (800b030 <CDC_Init_FS+0x1c>)
 800b01c:	4805      	ldr	r0, [pc, #20]	; (800b034 <CDC_Init_FS+0x20>)
 800b01e:	f7fe fed0 	bl	8009dc2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b022:	4905      	ldr	r1, [pc, #20]	; (800b038 <CDC_Init_FS+0x24>)
 800b024:	4803      	ldr	r0, [pc, #12]	; (800b034 <CDC_Init_FS+0x20>)
 800b026:	f7fe fee6 	bl	8009df6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b02a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	200009ec 	.word	0x200009ec
 800b034:	20000328 	.word	0x20000328
 800b038:	200005ec 	.word	0x200005ec

0800b03c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b03c:	b480      	push	{r7}
 800b03e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b040:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b042:	4618      	mov	r0, r3
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	4603      	mov	r3, r0
 800b054:	6039      	str	r1, [r7, #0]
 800b056:	71fb      	strb	r3, [r7, #7]
 800b058:	4613      	mov	r3, r2
 800b05a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b05c:	79fb      	ldrb	r3, [r7, #7]
 800b05e:	2b23      	cmp	r3, #35	; 0x23
 800b060:	d84a      	bhi.n	800b0f8 <CDC_Control_FS+0xac>
 800b062:	a201      	add	r2, pc, #4	; (adr r2, 800b068 <CDC_Control_FS+0x1c>)
 800b064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b068:	0800b0f9 	.word	0x0800b0f9
 800b06c:	0800b0f9 	.word	0x0800b0f9
 800b070:	0800b0f9 	.word	0x0800b0f9
 800b074:	0800b0f9 	.word	0x0800b0f9
 800b078:	0800b0f9 	.word	0x0800b0f9
 800b07c:	0800b0f9 	.word	0x0800b0f9
 800b080:	0800b0f9 	.word	0x0800b0f9
 800b084:	0800b0f9 	.word	0x0800b0f9
 800b088:	0800b0f9 	.word	0x0800b0f9
 800b08c:	0800b0f9 	.word	0x0800b0f9
 800b090:	0800b0f9 	.word	0x0800b0f9
 800b094:	0800b0f9 	.word	0x0800b0f9
 800b098:	0800b0f9 	.word	0x0800b0f9
 800b09c:	0800b0f9 	.word	0x0800b0f9
 800b0a0:	0800b0f9 	.word	0x0800b0f9
 800b0a4:	0800b0f9 	.word	0x0800b0f9
 800b0a8:	0800b0f9 	.word	0x0800b0f9
 800b0ac:	0800b0f9 	.word	0x0800b0f9
 800b0b0:	0800b0f9 	.word	0x0800b0f9
 800b0b4:	0800b0f9 	.word	0x0800b0f9
 800b0b8:	0800b0f9 	.word	0x0800b0f9
 800b0bc:	0800b0f9 	.word	0x0800b0f9
 800b0c0:	0800b0f9 	.word	0x0800b0f9
 800b0c4:	0800b0f9 	.word	0x0800b0f9
 800b0c8:	0800b0f9 	.word	0x0800b0f9
 800b0cc:	0800b0f9 	.word	0x0800b0f9
 800b0d0:	0800b0f9 	.word	0x0800b0f9
 800b0d4:	0800b0f9 	.word	0x0800b0f9
 800b0d8:	0800b0f9 	.word	0x0800b0f9
 800b0dc:	0800b0f9 	.word	0x0800b0f9
 800b0e0:	0800b0f9 	.word	0x0800b0f9
 800b0e4:	0800b0f9 	.word	0x0800b0f9
 800b0e8:	0800b0f9 	.word	0x0800b0f9
 800b0ec:	0800b0f9 	.word	0x0800b0f9
 800b0f0:	0800b0f9 	.word	0x0800b0f9
 800b0f4:	0800b0f9 	.word	0x0800b0f9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b0f8:	bf00      	nop
  }

  return (USBD_OK);
 800b0fa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	370c      	adds	r7, #12
 800b100:	46bd      	mov	sp, r7
 800b102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b106:	4770      	bx	lr

0800b108 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b112:	6879      	ldr	r1, [r7, #4]
 800b114:	4805      	ldr	r0, [pc, #20]	; (800b12c <CDC_Receive_FS+0x24>)
 800b116:	f7fe fe6e 	bl	8009df6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b11a:	4804      	ldr	r0, [pc, #16]	; (800b12c <CDC_Receive_FS+0x24>)
 800b11c:	f7fe fe7f 	bl	8009e1e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b120:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b122:	4618      	mov	r0, r3
 800b124:	3708      	adds	r7, #8
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop
 800b12c:	20000328 	.word	0x20000328

0800b130 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b130:	b480      	push	{r7}
 800b132:	b083      	sub	sp, #12
 800b134:	af00      	add	r7, sp, #0
 800b136:	4603      	mov	r3, r0
 800b138:	6039      	str	r1, [r7, #0]
 800b13a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	2212      	movs	r2, #18
 800b140:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b142:	4b03      	ldr	r3, [pc, #12]	; (800b150 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b144:	4618      	mov	r0, r3
 800b146:	370c      	adds	r7, #12
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr
 800b150:	20000148 	.word	0x20000148

0800b154 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b154:	b480      	push	{r7}
 800b156:	b083      	sub	sp, #12
 800b158:	af00      	add	r7, sp, #0
 800b15a:	4603      	mov	r3, r0
 800b15c:	6039      	str	r1, [r7, #0]
 800b15e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	2204      	movs	r2, #4
 800b164:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b166:	4b03      	ldr	r3, [pc, #12]	; (800b174 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b168:	4618      	mov	r0, r3
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr
 800b174:	2000015c 	.word	0x2000015c

0800b178 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	4603      	mov	r3, r0
 800b180:	6039      	str	r1, [r7, #0]
 800b182:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b184:	79fb      	ldrb	r3, [r7, #7]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d105      	bne.n	800b196 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	4907      	ldr	r1, [pc, #28]	; (800b1ac <USBD_FS_ProductStrDescriptor+0x34>)
 800b18e:	4808      	ldr	r0, [pc, #32]	; (800b1b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b190:	f7ff fe31 	bl	800adf6 <USBD_GetString>
 800b194:	e004      	b.n	800b1a0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b196:	683a      	ldr	r2, [r7, #0]
 800b198:	4904      	ldr	r1, [pc, #16]	; (800b1ac <USBD_FS_ProductStrDescriptor+0x34>)
 800b19a:	4805      	ldr	r0, [pc, #20]	; (800b1b0 <USBD_FS_ProductStrDescriptor+0x38>)
 800b19c:	f7ff fe2b 	bl	800adf6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b1a0:	4b02      	ldr	r3, [pc, #8]	; (800b1ac <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3708      	adds	r7, #8
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop
 800b1ac:	20000dec 	.word	0x20000dec
 800b1b0:	0800b96c 	.word	0x0800b96c

0800b1b4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	6039      	str	r1, [r7, #0]
 800b1be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b1c0:	683a      	ldr	r2, [r7, #0]
 800b1c2:	4904      	ldr	r1, [pc, #16]	; (800b1d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b1c4:	4804      	ldr	r0, [pc, #16]	; (800b1d8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b1c6:	f7ff fe16 	bl	800adf6 <USBD_GetString>
  return USBD_StrDesc;
 800b1ca:	4b02      	ldr	r3, [pc, #8]	; (800b1d4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3708      	adds	r7, #8
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}
 800b1d4:	20000dec 	.word	0x20000dec
 800b1d8:	0800b984 	.word	0x0800b984

0800b1dc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b082      	sub	sp, #8
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	6039      	str	r1, [r7, #0]
 800b1e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	221a      	movs	r2, #26
 800b1ec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b1ee:	f000 f843 	bl	800b278 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b1f2:	4b02      	ldr	r3, [pc, #8]	; (800b1fc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}
 800b1fc:	20000160 	.word	0x20000160

0800b200 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b082      	sub	sp, #8
 800b204:	af00      	add	r7, sp, #0
 800b206:	4603      	mov	r3, r0
 800b208:	6039      	str	r1, [r7, #0]
 800b20a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b20c:	79fb      	ldrb	r3, [r7, #7]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d105      	bne.n	800b21e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b212:	683a      	ldr	r2, [r7, #0]
 800b214:	4907      	ldr	r1, [pc, #28]	; (800b234 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b216:	4808      	ldr	r0, [pc, #32]	; (800b238 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b218:	f7ff fded 	bl	800adf6 <USBD_GetString>
 800b21c:	e004      	b.n	800b228 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b21e:	683a      	ldr	r2, [r7, #0]
 800b220:	4904      	ldr	r1, [pc, #16]	; (800b234 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b222:	4805      	ldr	r0, [pc, #20]	; (800b238 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b224:	f7ff fde7 	bl	800adf6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b228:	4b02      	ldr	r3, [pc, #8]	; (800b234 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3708      	adds	r7, #8
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	20000dec 	.word	0x20000dec
 800b238:	0800b998 	.word	0x0800b998

0800b23c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	4603      	mov	r3, r0
 800b244:	6039      	str	r1, [r7, #0]
 800b246:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b248:	79fb      	ldrb	r3, [r7, #7]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d105      	bne.n	800b25a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	4907      	ldr	r1, [pc, #28]	; (800b270 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b252:	4808      	ldr	r0, [pc, #32]	; (800b274 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b254:	f7ff fdcf 	bl	800adf6 <USBD_GetString>
 800b258:	e004      	b.n	800b264 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b25a:	683a      	ldr	r2, [r7, #0]
 800b25c:	4904      	ldr	r1, [pc, #16]	; (800b270 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b25e:	4805      	ldr	r0, [pc, #20]	; (800b274 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b260:	f7ff fdc9 	bl	800adf6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b264:	4b02      	ldr	r3, [pc, #8]	; (800b270 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b266:	4618      	mov	r0, r3
 800b268:	3708      	adds	r7, #8
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	20000dec 	.word	0x20000dec
 800b274:	0800b9a4 	.word	0x0800b9a4

0800b278 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b084      	sub	sp, #16
 800b27c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b27e:	4b0f      	ldr	r3, [pc, #60]	; (800b2bc <Get_SerialNum+0x44>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b284:	4b0e      	ldr	r3, [pc, #56]	; (800b2c0 <Get_SerialNum+0x48>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b28a:	4b0e      	ldr	r3, [pc, #56]	; (800b2c4 <Get_SerialNum+0x4c>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b290:	68fa      	ldr	r2, [r7, #12]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	4413      	add	r3, r2
 800b296:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d009      	beq.n	800b2b2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b29e:	2208      	movs	r2, #8
 800b2a0:	4909      	ldr	r1, [pc, #36]	; (800b2c8 <Get_SerialNum+0x50>)
 800b2a2:	68f8      	ldr	r0, [r7, #12]
 800b2a4:	f000 f814 	bl	800b2d0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b2a8:	2204      	movs	r2, #4
 800b2aa:	4908      	ldr	r1, [pc, #32]	; (800b2cc <Get_SerialNum+0x54>)
 800b2ac:	68b8      	ldr	r0, [r7, #8]
 800b2ae:	f000 f80f 	bl	800b2d0 <IntToUnicode>
  }
}
 800b2b2:	bf00      	nop
 800b2b4:	3710      	adds	r7, #16
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	1ffff7ac 	.word	0x1ffff7ac
 800b2c0:	1ffff7b0 	.word	0x1ffff7b0
 800b2c4:	1ffff7b4 	.word	0x1ffff7b4
 800b2c8:	20000162 	.word	0x20000162
 800b2cc:	20000172 	.word	0x20000172

0800b2d0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b087      	sub	sp, #28
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	60f8      	str	r0, [r7, #12]
 800b2d8:	60b9      	str	r1, [r7, #8]
 800b2da:	4613      	mov	r3, r2
 800b2dc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	75fb      	strb	r3, [r7, #23]
 800b2e6:	e027      	b.n	800b338 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	0f1b      	lsrs	r3, r3, #28
 800b2ec:	2b09      	cmp	r3, #9
 800b2ee:	d80b      	bhi.n	800b308 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	0f1b      	lsrs	r3, r3, #28
 800b2f4:	b2da      	uxtb	r2, r3
 800b2f6:	7dfb      	ldrb	r3, [r7, #23]
 800b2f8:	005b      	lsls	r3, r3, #1
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	440b      	add	r3, r1
 800b300:	3230      	adds	r2, #48	; 0x30
 800b302:	b2d2      	uxtb	r2, r2
 800b304:	701a      	strb	r2, [r3, #0]
 800b306:	e00a      	b.n	800b31e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	0f1b      	lsrs	r3, r3, #28
 800b30c:	b2da      	uxtb	r2, r3
 800b30e:	7dfb      	ldrb	r3, [r7, #23]
 800b310:	005b      	lsls	r3, r3, #1
 800b312:	4619      	mov	r1, r3
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	440b      	add	r3, r1
 800b318:	3237      	adds	r2, #55	; 0x37
 800b31a:	b2d2      	uxtb	r2, r2
 800b31c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	011b      	lsls	r3, r3, #4
 800b322:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b324:	7dfb      	ldrb	r3, [r7, #23]
 800b326:	005b      	lsls	r3, r3, #1
 800b328:	3301      	adds	r3, #1
 800b32a:	68ba      	ldr	r2, [r7, #8]
 800b32c:	4413      	add	r3, r2
 800b32e:	2200      	movs	r2, #0
 800b330:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b332:	7dfb      	ldrb	r3, [r7, #23]
 800b334:	3301      	adds	r3, #1
 800b336:	75fb      	strb	r3, [r7, #23]
 800b338:	7dfa      	ldrb	r2, [r7, #23]
 800b33a:	79fb      	ldrb	r3, [r7, #7]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d3d3      	bcc.n	800b2e8 <IntToUnicode+0x18>
  }
}
 800b340:	bf00      	nop
 800b342:	bf00      	nop
 800b344:	371c      	adds	r7, #28
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
	...

0800b350 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b08a      	sub	sp, #40	; 0x28
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b358:	f107 0314 	add.w	r3, r7, #20
 800b35c:	2200      	movs	r2, #0
 800b35e:	601a      	str	r2, [r3, #0]
 800b360:	605a      	str	r2, [r3, #4]
 800b362:	609a      	str	r2, [r3, #8]
 800b364:	60da      	str	r2, [r3, #12]
 800b366:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4a1c      	ldr	r2, [pc, #112]	; (800b3e0 <HAL_PCD_MspInit+0x90>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d131      	bne.n	800b3d6 <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b372:	4b1c      	ldr	r3, [pc, #112]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b374:	695b      	ldr	r3, [r3, #20]
 800b376:	4a1b      	ldr	r2, [pc, #108]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b37c:	6153      	str	r3, [r2, #20]
 800b37e:	4b19      	ldr	r3, [pc, #100]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b380:	695b      	ldr	r3, [r3, #20]
 800b382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b386:	613b      	str	r3, [r7, #16]
 800b388:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800b38a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b38e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b390:	2302      	movs	r3, #2
 800b392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b394:	2300      	movs	r3, #0
 800b396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b398:	2303      	movs	r3, #3
 800b39a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800b39c:	230e      	movs	r3, #14
 800b39e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b3a0:	f107 0314 	add.w	r3, r7, #20
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b3aa:	f7f7 fa95 	bl	80028d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b3ae:	4b0d      	ldr	r3, [pc, #52]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b3b0:	69db      	ldr	r3, [r3, #28]
 800b3b2:	4a0c      	ldr	r2, [pc, #48]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b3b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b3b8:	61d3      	str	r3, [r2, #28]
 800b3ba:	4b0a      	ldr	r3, [pc, #40]	; (800b3e4 <HAL_PCD_MspInit+0x94>)
 800b3bc:	69db      	ldr	r3, [r3, #28]
 800b3be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b3c2:	60fb      	str	r3, [r7, #12]
 800b3c4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	2014      	movs	r0, #20
 800b3cc:	f7f7 fa4d 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800b3d0:	2014      	movs	r0, #20
 800b3d2:	f7f7 fa66 	bl	80028a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b3d6:	bf00      	nop
 800b3d8:	3728      	adds	r7, #40	; 0x28
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	40005c00 	.word	0x40005c00
 800b3e4:	40021000 	.word	0x40021000

0800b3e8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b3fc:	4619      	mov	r1, r3
 800b3fe:	4610      	mov	r0, r2
 800b400:	f7fe fdc5 	bl	8009f8e <USBD_LL_SetupStage>
}
 800b404:	bf00      	nop
 800b406:	3708      	adds	r7, #8
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	460b      	mov	r3, r1
 800b416:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b41e:	78fa      	ldrb	r2, [r7, #3]
 800b420:	6879      	ldr	r1, [r7, #4]
 800b422:	4613      	mov	r3, r2
 800b424:	009b      	lsls	r3, r3, #2
 800b426:	4413      	add	r3, r2
 800b428:	00db      	lsls	r3, r3, #3
 800b42a:	440b      	add	r3, r1
 800b42c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b430:	681a      	ldr	r2, [r3, #0]
 800b432:	78fb      	ldrb	r3, [r7, #3]
 800b434:	4619      	mov	r1, r3
 800b436:	f7fe fdf7 	bl	800a028 <USBD_LL_DataOutStage>
}
 800b43a:	bf00      	nop
 800b43c:	3708      	adds	r7, #8
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b082      	sub	sp, #8
 800b446:	af00      	add	r7, sp, #0
 800b448:	6078      	str	r0, [r7, #4]
 800b44a:	460b      	mov	r3, r1
 800b44c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b454:	78fa      	ldrb	r2, [r7, #3]
 800b456:	6879      	ldr	r1, [r7, #4]
 800b458:	4613      	mov	r3, r2
 800b45a:	009b      	lsls	r3, r3, #2
 800b45c:	4413      	add	r3, r2
 800b45e:	00db      	lsls	r3, r3, #3
 800b460:	440b      	add	r3, r1
 800b462:	333c      	adds	r3, #60	; 0x3c
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	78fb      	ldrb	r3, [r7, #3]
 800b468:	4619      	mov	r1, r3
 800b46a:	f7fe fe4e 	bl	800a10a <USBD_LL_DataInStage>
}
 800b46e:	bf00      	nop
 800b470:	3708      	adds	r7, #8
 800b472:	46bd      	mov	sp, r7
 800b474:	bd80      	pop	{r7, pc}

0800b476 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b476:	b580      	push	{r7, lr}
 800b478:	b082      	sub	sp, #8
 800b47a:	af00      	add	r7, sp, #0
 800b47c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b484:	4618      	mov	r0, r3
 800b486:	f7fe ff61 	bl	800a34c <USBD_LL_SOF>
}
 800b48a:	bf00      	nop
 800b48c:	3708      	adds	r7, #8
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}

0800b492 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b084      	sub	sp, #16
 800b496:	af00      	add	r7, sp, #0
 800b498:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b49a:	2301      	movs	r3, #1
 800b49c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	2b02      	cmp	r3, #2
 800b4a4:	d001      	beq.n	800b4aa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b4a6:	f7f5 f9a3 	bl	80007f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4b0:	7bfa      	ldrb	r2, [r7, #15]
 800b4b2:	4611      	mov	r1, r2
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f7fe ff0e 	bl	800a2d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	f7fe fec7 	bl	800a254 <USBD_LL_Reset>
}
 800b4c6:	bf00      	nop
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
	...

0800b4d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7fe ff09 	bl	800a2f6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	699b      	ldr	r3, [r3, #24]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d005      	beq.n	800b4f8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b4ec:	4b04      	ldr	r3, [pc, #16]	; (800b500 <HAL_PCD_SuspendCallback+0x30>)
 800b4ee:	691b      	ldr	r3, [r3, #16]
 800b4f0:	4a03      	ldr	r2, [pc, #12]	; (800b500 <HAL_PCD_SuspendCallback+0x30>)
 800b4f2:	f043 0306 	orr.w	r3, r3, #6
 800b4f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b4f8:	bf00      	nop
 800b4fa:	3708      	adds	r7, #8
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}
 800b500:	e000ed00 	.word	0xe000ed00

0800b504 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b082      	sub	sp, #8
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b512:	4618      	mov	r0, r3
 800b514:	f7fe ff04 	bl	800a320 <USBD_LL_Resume>
}
 800b518:	bf00      	nop
 800b51a:	3708      	adds	r7, #8
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b082      	sub	sp, #8
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b528:	4a28      	ldr	r2, [pc, #160]	; (800b5cc <USBD_LL_Init+0xac>)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	4a26      	ldr	r2, [pc, #152]	; (800b5cc <USBD_LL_Init+0xac>)
 800b534:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b538:	4b24      	ldr	r3, [pc, #144]	; (800b5cc <USBD_LL_Init+0xac>)
 800b53a:	4a25      	ldr	r2, [pc, #148]	; (800b5d0 <USBD_LL_Init+0xb0>)
 800b53c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b53e:	4b23      	ldr	r3, [pc, #140]	; (800b5cc <USBD_LL_Init+0xac>)
 800b540:	2208      	movs	r2, #8
 800b542:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b544:	4b21      	ldr	r3, [pc, #132]	; (800b5cc <USBD_LL_Init+0xac>)
 800b546:	2202      	movs	r2, #2
 800b548:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b54a:	4b20      	ldr	r3, [pc, #128]	; (800b5cc <USBD_LL_Init+0xac>)
 800b54c:	2202      	movs	r2, #2
 800b54e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b550:	4b1e      	ldr	r3, [pc, #120]	; (800b5cc <USBD_LL_Init+0xac>)
 800b552:	2200      	movs	r2, #0
 800b554:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b556:	4b1d      	ldr	r3, [pc, #116]	; (800b5cc <USBD_LL_Init+0xac>)
 800b558:	2200      	movs	r2, #0
 800b55a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b55c:	481b      	ldr	r0, [pc, #108]	; (800b5cc <USBD_LL_Init+0xac>)
 800b55e:	f7f7 fb67 	bl	8002c30 <HAL_PCD_Init>
 800b562:	4603      	mov	r3, r0
 800b564:	2b00      	cmp	r3, #0
 800b566:	d001      	beq.n	800b56c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b568:	f7f5 f942 	bl	80007f0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b572:	2318      	movs	r3, #24
 800b574:	2200      	movs	r2, #0
 800b576:	2100      	movs	r1, #0
 800b578:	f7f8 fff0 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b582:	2358      	movs	r3, #88	; 0x58
 800b584:	2200      	movs	r2, #0
 800b586:	2180      	movs	r1, #128	; 0x80
 800b588:	f7f8 ffe8 	bl	800455c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b592:	23c0      	movs	r3, #192	; 0xc0
 800b594:	2200      	movs	r2, #0
 800b596:	2181      	movs	r1, #129	; 0x81
 800b598:	f7f8 ffe0 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5a2:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	2101      	movs	r1, #1
 800b5aa:	f7f8 ffd7 	bl	800455c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b5b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	2182      	movs	r1, #130	; 0x82
 800b5bc:	f7f8 ffce 	bl	800455c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b5c0:	2300      	movs	r3, #0
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	20000fec 	.word	0x20000fec
 800b5d0:	40005c00 	.word	0x40005c00

0800b5d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7f7 fbf2 	bl	8002dd4 <HAL_PCD_Start>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f000 f954 	bl	800b8a4 <USBD_Get_USB_Status>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b600:	7bbb      	ldrb	r3, [r7, #14]
}
 800b602:	4618      	mov	r0, r3
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b084      	sub	sp, #16
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	4608      	mov	r0, r1
 800b614:	4611      	mov	r1, r2
 800b616:	461a      	mov	r2, r3
 800b618:	4603      	mov	r3, r0
 800b61a:	70fb      	strb	r3, [r7, #3]
 800b61c:	460b      	mov	r3, r1
 800b61e:	70bb      	strb	r3, [r7, #2]
 800b620:	4613      	mov	r3, r2
 800b622:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b624:	2300      	movs	r3, #0
 800b626:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b628:	2300      	movs	r3, #0
 800b62a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b632:	78bb      	ldrb	r3, [r7, #2]
 800b634:	883a      	ldrh	r2, [r7, #0]
 800b636:	78f9      	ldrb	r1, [r7, #3]
 800b638:	f7f7 fceb 	bl	8003012 <HAL_PCD_EP_Open>
 800b63c:	4603      	mov	r3, r0
 800b63e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b640:	7bfb      	ldrb	r3, [r7, #15]
 800b642:	4618      	mov	r0, r3
 800b644:	f000 f92e 	bl	800b8a4 <USBD_Get_USB_Status>
 800b648:	4603      	mov	r3, r0
 800b64a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b64c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}

0800b656 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b084      	sub	sp, #16
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
 800b65e:	460b      	mov	r3, r1
 800b660:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b662:	2300      	movs	r3, #0
 800b664:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b670:	78fa      	ldrb	r2, [r7, #3]
 800b672:	4611      	mov	r1, r2
 800b674:	4618      	mov	r0, r3
 800b676:	f7f7 fd29 	bl	80030cc <HAL_PCD_EP_Close>
 800b67a:	4603      	mov	r3, r0
 800b67c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
 800b680:	4618      	mov	r0, r3
 800b682:	f000 f90f 	bl	800b8a4 <USBD_Get_USB_Status>
 800b686:	4603      	mov	r3, r0
 800b688:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b68a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b084      	sub	sp, #16
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	460b      	mov	r3, r1
 800b69e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6ae:	78fa      	ldrb	r2, [r7, #3]
 800b6b0:	4611      	mov	r1, r2
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7f7 fdd2 	bl	800325c <HAL_PCD_EP_SetStall>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6bc:	7bfb      	ldrb	r3, [r7, #15]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 f8f0 	bl	800b8a4 <USBD_Get_USB_Status>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b084      	sub	sp, #16
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	460b      	mov	r3, r1
 800b6dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b6ec:	78fa      	ldrb	r2, [r7, #3]
 800b6ee:	4611      	mov	r1, r2
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f7f7 fe05 	bl	8003300 <HAL_PCD_EP_ClrStall>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6fa:	7bfb      	ldrb	r3, [r7, #15]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 f8d1 	bl	800b8a4 <USBD_Get_USB_Status>
 800b702:	4603      	mov	r3, r0
 800b704:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b706:	7bbb      	ldrb	r3, [r7, #14]
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3710      	adds	r7, #16
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}

0800b710 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b710:	b480      	push	{r7}
 800b712:	b085      	sub	sp, #20
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	460b      	mov	r3, r1
 800b71a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b722:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b724:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	da0c      	bge.n	800b746 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b72c:	78fb      	ldrb	r3, [r7, #3]
 800b72e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b732:	68f9      	ldr	r1, [r7, #12]
 800b734:	1c5a      	adds	r2, r3, #1
 800b736:	4613      	mov	r3, r2
 800b738:	009b      	lsls	r3, r3, #2
 800b73a:	4413      	add	r3, r2
 800b73c:	00db      	lsls	r3, r3, #3
 800b73e:	440b      	add	r3, r1
 800b740:	3302      	adds	r3, #2
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	e00b      	b.n	800b75e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b746:	78fb      	ldrb	r3, [r7, #3]
 800b748:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b74c:	68f9      	ldr	r1, [r7, #12]
 800b74e:	4613      	mov	r3, r2
 800b750:	009b      	lsls	r3, r3, #2
 800b752:	4413      	add	r3, r2
 800b754:	00db      	lsls	r3, r3, #3
 800b756:	440b      	add	r3, r1
 800b758:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b75c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3714      	adds	r7, #20
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr

0800b76a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b76a:	b580      	push	{r7, lr}
 800b76c:	b084      	sub	sp, #16
 800b76e:	af00      	add	r7, sp, #0
 800b770:	6078      	str	r0, [r7, #4]
 800b772:	460b      	mov	r3, r1
 800b774:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b776:	2300      	movs	r3, #0
 800b778:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b77a:	2300      	movs	r3, #0
 800b77c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b784:	78fa      	ldrb	r2, [r7, #3]
 800b786:	4611      	mov	r1, r2
 800b788:	4618      	mov	r0, r3
 800b78a:	f7f7 fc1d 	bl	8002fc8 <HAL_PCD_SetAddress>
 800b78e:	4603      	mov	r3, r0
 800b790:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b792:	7bfb      	ldrb	r3, [r7, #15]
 800b794:	4618      	mov	r0, r3
 800b796:	f000 f885 	bl	800b8a4 <USBD_Get_USB_Status>
 800b79a:	4603      	mov	r3, r0
 800b79c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b79e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3710      	adds	r7, #16
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b086      	sub	sp, #24
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	607a      	str	r2, [r7, #4]
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	72fb      	strb	r3, [r7, #11]
 800b7b8:	4613      	mov	r3, r2
 800b7ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7ca:	893b      	ldrh	r3, [r7, #8]
 800b7cc:	7af9      	ldrb	r1, [r7, #11]
 800b7ce:	687a      	ldr	r2, [r7, #4]
 800b7d0:	f7f7 fd0d 	bl	80031ee <HAL_PCD_EP_Transmit>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b7d8:	7dfb      	ldrb	r3, [r7, #23]
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f000 f862 	bl	800b8a4 <USBD_Get_USB_Status>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b7e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3718      	adds	r7, #24
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}

0800b7ee <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b7ee:	b580      	push	{r7, lr}
 800b7f0:	b086      	sub	sp, #24
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	60f8      	str	r0, [r7, #12]
 800b7f6:	607a      	str	r2, [r7, #4]
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	72fb      	strb	r3, [r7, #11]
 800b7fe:	4613      	mov	r3, r2
 800b800:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b806:	2300      	movs	r3, #0
 800b808:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b810:	893b      	ldrh	r3, [r7, #8]
 800b812:	7af9      	ldrb	r1, [r7, #11]
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	f7f7 fca1 	bl	800315c <HAL_PCD_EP_Receive>
 800b81a:	4603      	mov	r3, r0
 800b81c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b81e:	7dfb      	ldrb	r3, [r7, #23]
 800b820:	4618      	mov	r0, r3
 800b822:	f000 f83f 	bl	800b8a4 <USBD_Get_USB_Status>
 800b826:	4603      	mov	r3, r0
 800b828:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b82a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3718      	adds	r7, #24
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	460b      	mov	r3, r1
 800b83e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b846:	78fa      	ldrb	r2, [r7, #3]
 800b848:	4611      	mov	r1, r2
 800b84a:	4618      	mov	r0, r3
 800b84c:	f7f7 fcb7 	bl	80031be <HAL_PCD_EP_GetRxCount>
 800b850:	4603      	mov	r3, r0
}
 800b852:	4618      	mov	r0, r3
 800b854:	3708      	adds	r7, #8
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}
	...

0800b85c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b083      	sub	sp, #12
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b864:	4b03      	ldr	r3, [pc, #12]	; (800b874 <USBD_static_malloc+0x18>)
}
 800b866:	4618      	mov	r0, r3
 800b868:	370c      	adds	r7, #12
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
 800b872:	bf00      	nop
 800b874:	200012d8 	.word	0x200012d8

0800b878 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]

}
 800b880:	bf00      	nop
 800b882:	370c      	adds	r7, #12
 800b884:	46bd      	mov	sp, r7
 800b886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88a:	4770      	bx	lr

0800b88c <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b88c:	b480      	push	{r7}
 800b88e:	b083      	sub	sp, #12
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	460b      	mov	r3, r1
 800b896:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b898:	bf00      	nop
 800b89a:	370c      	adds	r7, #12
 800b89c:	46bd      	mov	sp, r7
 800b89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a2:	4770      	bx	lr

0800b8a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b8b2:	79fb      	ldrb	r3, [r7, #7]
 800b8b4:	2b03      	cmp	r3, #3
 800b8b6:	d817      	bhi.n	800b8e8 <USBD_Get_USB_Status+0x44>
 800b8b8:	a201      	add	r2, pc, #4	; (adr r2, 800b8c0 <USBD_Get_USB_Status+0x1c>)
 800b8ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8be:	bf00      	nop
 800b8c0:	0800b8d1 	.word	0x0800b8d1
 800b8c4:	0800b8d7 	.word	0x0800b8d7
 800b8c8:	0800b8dd 	.word	0x0800b8dd
 800b8cc:	0800b8e3 	.word	0x0800b8e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	73fb      	strb	r3, [r7, #15]
    break;
 800b8d4:	e00b      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b8d6:	2302      	movs	r3, #2
 800b8d8:	73fb      	strb	r3, [r7, #15]
    break;
 800b8da:	e008      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	73fb      	strb	r3, [r7, #15]
    break;
 800b8e0:	e005      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b8e2:	2302      	movs	r3, #2
 800b8e4:	73fb      	strb	r3, [r7, #15]
    break;
 800b8e6:	e002      	b.n	800b8ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ec:	bf00      	nop
  }
  return usb_status;
 800b8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr

0800b8fc <memset>:
 800b8fc:	4402      	add	r2, r0
 800b8fe:	4603      	mov	r3, r0
 800b900:	4293      	cmp	r3, r2
 800b902:	d100      	bne.n	800b906 <memset+0xa>
 800b904:	4770      	bx	lr
 800b906:	f803 1b01 	strb.w	r1, [r3], #1
 800b90a:	e7f9      	b.n	800b900 <memset+0x4>

0800b90c <__libc_init_array>:
 800b90c:	b570      	push	{r4, r5, r6, lr}
 800b90e:	4d0d      	ldr	r5, [pc, #52]	; (800b944 <__libc_init_array+0x38>)
 800b910:	4c0d      	ldr	r4, [pc, #52]	; (800b948 <__libc_init_array+0x3c>)
 800b912:	1b64      	subs	r4, r4, r5
 800b914:	10a4      	asrs	r4, r4, #2
 800b916:	2600      	movs	r6, #0
 800b918:	42a6      	cmp	r6, r4
 800b91a:	d109      	bne.n	800b930 <__libc_init_array+0x24>
 800b91c:	4d0b      	ldr	r5, [pc, #44]	; (800b94c <__libc_init_array+0x40>)
 800b91e:	4c0c      	ldr	r4, [pc, #48]	; (800b950 <__libc_init_array+0x44>)
 800b920:	f000 f818 	bl	800b954 <_init>
 800b924:	1b64      	subs	r4, r4, r5
 800b926:	10a4      	asrs	r4, r4, #2
 800b928:	2600      	movs	r6, #0
 800b92a:	42a6      	cmp	r6, r4
 800b92c:	d105      	bne.n	800b93a <__libc_init_array+0x2e>
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
 800b930:	f855 3b04 	ldr.w	r3, [r5], #4
 800b934:	4798      	blx	r3
 800b936:	3601      	adds	r6, #1
 800b938:	e7ee      	b.n	800b918 <__libc_init_array+0xc>
 800b93a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b93e:	4798      	blx	r3
 800b940:	3601      	adds	r6, #1
 800b942:	e7f2      	b.n	800b92a <__libc_init_array+0x1e>
 800b944:	0800b9e4 	.word	0x0800b9e4
 800b948:	0800b9e4 	.word	0x0800b9e4
 800b94c:	0800b9e4 	.word	0x0800b9e4
 800b950:	0800b9e8 	.word	0x0800b9e8

0800b954 <_init>:
 800b954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b956:	bf00      	nop
 800b958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b95a:	bc08      	pop	{r3}
 800b95c:	469e      	mov	lr, r3
 800b95e:	4770      	bx	lr

0800b960 <_fini>:
 800b960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b962:	bf00      	nop
 800b964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b966:	bc08      	pop	{r3}
 800b968:	469e      	mov	lr, r3
 800b96a:	4770      	bx	lr
