<stg><name>conv2d</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="2">
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="3">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="4">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="8" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %in_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %out_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i5 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:1  %p_shl_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader5.preheader:2  %tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="6">
<![CDATA[
.preheader5.preheader:3  %p_shl1_cast = zext i6 %tmp_3 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:4  %tmp_5 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5:0  %j = phi i5 [ %j_1, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i5 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:0  %sum = phi i32 [ %sum_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader4:1  %ki = phi i2 [ %ki_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
.preheader4:2  %ki_cast4 = zext i2 %ki to i5

]]></Node>
<StgValue><ssdm name="ki_cast4"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:3  %exitcond1 = icmp eq i2 %ki, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:5  %ki_1 = add i2 %ki, 1

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:6  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_4 = add i5 %ki_cast4, %i

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ki, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %p_shl2_cast = zext i4 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_s = sub i5 %p_shl2_cast, %ki_cast4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_2_cast = zext i5 %j to i11

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_7 = add i11 %tmp_5, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_7_cast = sext i11 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [900 x i32]* %out_r, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store i32 %sum, i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %sum_1 = phi i32 [ %sum_2, %1 ], [ %sum, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %kj = phi i2 [ %kj_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="kj"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="2">
<![CDATA[
.preheader:2  %kj_cast2 = zext i2 %kj to i5

]]></Node>
<StgValue><ssdm name="kj_cast2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %exitcond = icmp eq i2 %kj, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %kj_1 = add i2 %kj, 1

]]></Node>
<StgValue><ssdm name="kj_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_8 = add i5 %kj_cast2, %j

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:1  %tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_4, i5 %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_6 = zext i10 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %in_addr = getelementptr [1024 x i32]* %in_r, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
:4  %in_load = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_10 = add i5 %tmp_s, %kj_cast2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_13_cast = sext i5 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
:8  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
:4  %in_load = load i32* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="4">
<![CDATA[
:8  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = mul nsw i32 %kernel_load, %in_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_2 = add nsw i32 %sum_1, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="in_r" to="StgValue_9" fromId="85" toId="9">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="88" toId="10">
</dataflow>
<dataflow id="92" from="kernel" to="StgValue_10" fromId="86" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="88" toId="11">
</dataflow>
<dataflow id="94" from="out_r" to="StgValue_11" fromId="87" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecTopModule" to="StgValue_12" fromId="95" toId="12">
</dataflow>
<dataflow id="98" from="conv2d_str" to="StgValue_12" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="i" fromId="99" toId="14">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="StgValue_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="102" from="i_1" to="i" fromId="17" toId="14">
<BackEdge/>
<condition id="53">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_32" to="i" fromId="32" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="104" from="i" to="exitcond3" fromId="14" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="exitcond3" fromId="105" toId="15">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="107" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty" fromId="109" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty" fromId="109" toId="16">
</dataflow>
<dataflow id="113" from="i" to="i_1" fromId="14" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_114" to="i_1" fromId="114" toId="17">
</dataflow>
<dataflow id="116" from="exitcond3" to="StgValue_18" fromId="15" toId="18">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp" fromId="117" toId="19">
</dataflow>
<dataflow id="119" from="i" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_99" to="tmp" fromId="99" toId="19">
</dataflow>
<dataflow id="121" from="tmp" to="p_shl_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_3" fromId="122" toId="21">
</dataflow>
<dataflow id="124" from="i" to="tmp_3" fromId="14" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp_3" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="tmp_3" to="p_shl1_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="128" from="p_shl_cast" to="tmp_5" fromId="20" toId="23">
</dataflow>
<dataflow id="129" from="p_shl1_cast" to="tmp_5" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="j_1" to="j" fromId="29" toId="26">
<BackEdge/>
<condition id="54">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="StgValue_50" to="j" fromId="50" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="132" from="StgValue_99" to="j" fromId="99" toId="26">
<condition id="55">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="StgValue_24" to="j" fromId="24" toId="26">
</dataflow>
<dataflow id="134" from="j" to="exitcond2" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_105" to="exitcond2" fromId="105" toId="27">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="107" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_109" to="empty_2" fromId="109" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_109" to="empty_2" fromId="109" toId="28">
</dataflow>
<dataflow id="139" from="StgValue_109" to="empty_2" fromId="109" toId="28">
</dataflow>
<dataflow id="140" from="j" to="j_1" fromId="26" toId="29">
</dataflow>
<dataflow id="141" from="StgValue_114" to="j_1" fromId="114" toId="29">
</dataflow>
<dataflow id="142" from="exitcond2" to="StgValue_30" fromId="27" toId="30">
</dataflow>
<dataflow id="143" from="sum_1" to="sum" fromId="51" toId="33">
<BackEdge/>
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="StgValue_67" to="sum" fromId="67" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="146" from="StgValue_145" to="sum" fromId="145" toId="33">
<condition id="57">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="StgValue_31" to="sum" fromId="31" toId="33">
</dataflow>
<dataflow id="148" from="ki_1" to="ki" fromId="38" toId="34">
<BackEdge/>
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="StgValue_67" to="ki" fromId="67" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="151" from="StgValue_150" to="ki" fromId="150" toId="34">
<condition id="59">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_31" to="ki" fromId="31" toId="34">
</dataflow>
<dataflow id="153" from="ki" to="ki_cast4" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="ki" to="exitcond1" fromId="34" toId="36">
</dataflow>
<dataflow id="156" from="StgValue_155" to="exitcond1" fromId="155" toId="36">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="107" toId="37">
</dataflow>
<dataflow id="159" from="StgValue_158" to="empty_3" fromId="158" toId="37">
</dataflow>
<dataflow id="160" from="StgValue_158" to="empty_3" fromId="158" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_158" to="empty_3" fromId="158" toId="37">
</dataflow>
<dataflow id="162" from="ki" to="ki_1" fromId="34" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_163" to="ki_1" fromId="163" toId="38">
</dataflow>
<dataflow id="165" from="exitcond1" to="StgValue_39" fromId="36" toId="39">
</dataflow>
<dataflow id="166" from="ki_cast4" to="tmp_4" fromId="35" toId="40">
</dataflow>
<dataflow id="167" from="i" to="tmp_4" fromId="14" toId="40">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_9" fromId="168" toId="41">
</dataflow>
<dataflow id="170" from="ki" to="tmp_9" fromId="34" toId="41">
</dataflow>
<dataflow id="171" from="StgValue_150" to="tmp_9" fromId="150" toId="41">
</dataflow>
<dataflow id="172" from="tmp_9" to="p_shl2_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="173" from="p_shl2_cast" to="tmp_s" fromId="42" toId="43">
</dataflow>
<dataflow id="174" from="ki_cast4" to="tmp_s" fromId="35" toId="43">
</dataflow>
<dataflow id="175" from="j" to="tmp_2_cast" fromId="26" toId="45">
</dataflow>
<dataflow id="176" from="tmp_5" to="tmp_7" fromId="23" toId="46">
</dataflow>
<dataflow id="177" from="tmp_2_cast" to="tmp_7" fromId="45" toId="46">
</dataflow>
<dataflow id="178" from="tmp_7" to="tmp_7_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="179" from="out_r" to="out_addr" fromId="87" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_180" to="out_addr" fromId="180" toId="48">
</dataflow>
<dataflow id="182" from="tmp_7_cast" to="out_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="sum" to="StgValue_49" fromId="33" toId="49">
</dataflow>
<dataflow id="184" from="out_addr" to="StgValue_49" fromId="48" toId="49">
</dataflow>
<dataflow id="185" from="sum_2" to="sum_1" fromId="71" toId="51">
<BackEdge/>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_72" to="sum_1" fromId="72" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="187" from="sum" to="sum_1" fromId="33" toId="51">
<condition id="61">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="StgValue_44" to="sum_1" fromId="44" toId="51">
</dataflow>
<dataflow id="189" from="kj_1" to="kj" fromId="56" toId="52">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="StgValue_72" to="kj" fromId="72" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="191" from="StgValue_150" to="kj" fromId="150" toId="52">
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="StgValue_44" to="kj" fromId="44" toId="52">
</dataflow>
<dataflow id="193" from="kj" to="kj_cast2" fromId="52" toId="53">
</dataflow>
<dataflow id="194" from="kj" to="exitcond" fromId="52" toId="54">
</dataflow>
<dataflow id="195" from="StgValue_155" to="exitcond" fromId="155" toId="54">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="107" toId="55">
</dataflow>
<dataflow id="197" from="StgValue_158" to="empty_4" fromId="158" toId="55">
</dataflow>
<dataflow id="198" from="StgValue_158" to="empty_4" fromId="158" toId="55">
</dataflow>
<dataflow id="199" from="StgValue_158" to="empty_4" fromId="158" toId="55">
</dataflow>
<dataflow id="200" from="kj" to="kj_1" fromId="52" toId="56">
</dataflow>
<dataflow id="201" from="StgValue_163" to="kj_1" fromId="163" toId="56">
</dataflow>
<dataflow id="202" from="exitcond" to="StgValue_57" fromId="54" toId="57">
</dataflow>
<dataflow id="203" from="kj_cast2" to="tmp_8" fromId="53" toId="58">
</dataflow>
<dataflow id="204" from="j" to="tmp_8" fromId="26" toId="58">
</dataflow>
<dataflow id="205" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_2" fromId="117" toId="59">
</dataflow>
<dataflow id="206" from="tmp_4" to="tmp_2" fromId="40" toId="59">
</dataflow>
<dataflow id="207" from="tmp_8" to="tmp_2" fromId="58" toId="59">
</dataflow>
<dataflow id="208" from="tmp_2" to="tmp_6" fromId="59" toId="60">
</dataflow>
<dataflow id="209" from="in_r" to="in_addr" fromId="85" toId="61">
</dataflow>
<dataflow id="210" from="StgValue_180" to="in_addr" fromId="180" toId="61">
</dataflow>
<dataflow id="211" from="tmp_6" to="in_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="212" from="in_addr" to="in_load" fromId="61" toId="62">
</dataflow>
<dataflow id="213" from="tmp_s" to="tmp_10" fromId="43" toId="63">
</dataflow>
<dataflow id="214" from="kj_cast2" to="tmp_10" fromId="53" toId="63">
</dataflow>
<dataflow id="215" from="tmp_10" to="tmp_13_cast" fromId="63" toId="64">
</dataflow>
<dataflow id="216" from="kernel" to="kernel_addr" fromId="86" toId="65">
</dataflow>
<dataflow id="217" from="StgValue_180" to="kernel_addr" fromId="180" toId="65">
</dataflow>
<dataflow id="218" from="tmp_13_cast" to="kernel_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="219" from="kernel_addr" to="kernel_load" fromId="65" toId="66">
</dataflow>
<dataflow id="220" from="in_addr" to="in_load" fromId="61" toId="68">
</dataflow>
<dataflow id="221" from="kernel_addr" to="kernel_load" fromId="65" toId="69">
</dataflow>
<dataflow id="222" from="kernel_load" to="tmp_1" fromId="69" toId="70">
</dataflow>
<dataflow id="223" from="in_load" to="tmp_1" fromId="68" toId="70">
</dataflow>
<dataflow id="224" from="sum_1" to="sum_2" fromId="51" toId="71">
</dataflow>
<dataflow id="225" from="tmp_1" to="sum_2" fromId="70" toId="71">
</dataflow>
<dataflow id="226" from="exitcond3" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="227" from="exitcond2" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="228" from="exitcond1" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="229" from="exitcond" to="StgValue_5" fromId="54" toId="5">
</dataflow>
</dataflows>


</stg>
