#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  9 15:17:55 2020
# Process ID: 452
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1632 C:\Users\Dhruv\Desktop\DSD II\Lab_4\Execute_Stage\Execute_Stage.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.xpr}
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Execute_Stage.vhd}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRL.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SLL.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Full_Adder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/SRA.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/OR.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplier.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/XOR.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/AND.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/ALU4.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplexer.vhd} w ]
add_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sources_1/new/Multiplexer.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new
file mkdir {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new}
close [ open {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Execute_Stage/Execute_Stage.srcs/sim_1/new/ExecuteStageTB.vhd}}
update_compile_order -fileset sim_1
close_project
create_project Multiplier {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier} -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Full_Adder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Multiplier.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/aluTB.vhd}}
update_compile_order -fileset sim_1
add_files -norecurse {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Full_Adder.vhd} {C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Multiplier.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Multiplier.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Multiplier.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Full_Adder.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/Multiplier/Full_Adder.vhd}}
launch_simulation
source Multiplier.tcl
close_sim
