Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1.ip --synthesis=VERILOG --output-directory=/home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1 --family="Arria 10" --part=10AX115U1F45I1SG
Info: if_loop_1: "Transforming system: if_loop_1"
Info: if_loop_1: "Naming system components in system: if_loop_1"
Info: if_loop_1: "Processing generation queue"
Info: if_loop_1: "Generating: if_loop_1"
Info: if_loop_1: "Generating: if_loop_1_internal"
Info: if_loop_1: Done "if_loop_1" with 2 modules, 178 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1.ip --synthesis=VERILOG --ipxact --output-directory=/home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1 --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
