# Verilog
test Verilog coding with method RK4 
_________
test in verilog:

y´=2xy;
y(0)=1;
xo=0;
y0=1;
h=0.1;
__________
see:
<span>![</span><span>Aquí la descripción de la imagen por si no carga</span><span>]</span><span>(</span><span>[[https://raw.githubusercontent.com/parzibyte/WaterPy/master/assets/ImagenV1.png](https://github.com/gccosi/Verilog/blob/main/RK4.png)](https://github.com/gccosi/Verilog/blob/main/RK4.png)https://github.com/gccosi/Verilog/blob/main/RK4.png</span><span>)</span>
