<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon Apr 29 14:35:57 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -db-file ImpactAttempt04_29_impl_1.udb -sethld -v 3 -endpoints 10 -u 10 -ports 10 -rpt-file ImpactAttempt04_29_impl_1_lse.twr

-----------------------------------------
Design:          Main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock hsosc_inst/CLKHF</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "hsosc_inst/CLKHF"</big></U></B>

create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock hsosc_inst/CLKHF         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From hsosc_inst/CLKHF                  |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock hsosc_inst/CLKHF         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 0.399521%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {hsosc_inst/CLKHF} -</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>period 20.8333 [get_pins {hsosc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>KHF }] </A>                                 |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        4       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 4 End Points           |    Slack    
-------------------------------------------------------
counter_784_875__i2/D                    |   15.668 ns 
counter_784_875__i1/D                    |   16.684 ns 
counter_784_875__i0/D                    |   17.766 ns 
flip_flop_clk_11/D                       |   18.505 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {hsosc_inst/CLKHF} -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>period 20.8333 [get_pins {hsosc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>KHF }] </A>                                 |    0.000 ns |    2.129 ns |    1   |        ---- |        ---- |        4       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 4 End Points           |    Slack    
-------------------------------------------------------
flip_flop_clk_11/D                       |    2.129 ns 
counter_784_875__i1/D                    |    2.841 ns 
counter_784_875__i0/D                    |    2.841 ns 
counter_784_875__i2/D                    |    3.079 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
\nes_inst/CLK_MAP/cnt_791_874__i11/Q    |    No arrival or required
\nes_inst/CLK_MAP/cnt_791_874__i9/Q     |    No arrival or required
\nes_inst/CLK_MAP/cnt_791_874__i12/Q    |    No arrival or required
\pattern_gen_inst/piece_pos__i6/Q       |    No arrival or required
\pattern_gen_inst/piece_pos__i7/Q       |    No arrival or required
\pattern_gen_inst/lut_inst/mux_46/RDATA0|    No arrival or required
\pattern_gen_inst/piece_sel_pg_i0_i4/Q  |    No arrival or required
flip_flop_clk_11/Q                      |          No required time
\MD_inst/sel_i0_i2/Q                    |    No arrival or required
\MD_inst/sel_i0_i3/Q                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       276
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
\pattern_gen_inst/lut_inst/mux_46/RADDR4|    No arrival or required
\pattern_gen_inst/lut_inst/mux_45/RADDR4|    No arrival or required
\pattern_gen_inst/rgb_top__i3/D         |    No arrival or required
\impact_inst/read_addr_board__i4/D      |    No arrival or required
\pattern_gen_inst/piece_sel_pg_i0_i1/D  |    No arrival or required
\pattern_gen_inst/lut_inst/mux_46/RADDR1|    No arrival or required
\pattern_gen_inst/lut_inst/mux_45/RADDR1|    No arrival or required
\pattern_gen_inst/piece_sel_pg_i0_i2/D  |    No arrival or required
\pattern_gen_inst/lut_inst/mux_46/RADDR2|    No arrival or required
\pattern_gen_inst/lut_inst/mux_45/RADDR2|    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       404
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s_data_top                              |                     input
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
RGB[1]                                  |                    output
RGB[0]                                  |                    output
row[3]                                  |                    output
row[2]                                  |                    output
row[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A>
----------------------------------------------------------------------
4 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i0/Q
Path End         : counter_784_875__i2/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 49.9% (route), 50.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.668 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            21.411

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    4.966
--------------------------------------------------   -----
End-of-path arrival time( ns )                       5.743

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
counter_784_875__i0/CK->counter_784_875__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.168  1       
n3                                                        NET DELAY         0.500         2.668  1       
counter_784_875_add_4_1/C1->counter_784_875_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.012  2       
n6198                                                     NET DELAY         0.738         3.750  1       
counter_784_875_add_4_3/CI0->counter_784_875_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.028  2       
n8589                                                     NET DELAY         0.738         4.766  1       
counter_784_875_add_4_3/D1->counter_784_875_add_4_3/S1
                                          FA2             D1_TO_S1_DELAY    0.477         5.243  1       
n18                                                       NET DELAY         0.500         5.743  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i0/Q
Path End         : counter_784_875__i1/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 3
Delay Ratio      : 44.0% (route), 56.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 16.684 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            21.411

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    3.950
--------------------------------------------------   -----
End-of-path arrival time( ns )                       4.727

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
counter_784_875__i0/CK->counter_784_875__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY    1.391         2.168  1       
n3                                                        NET DELAY        0.500         2.668  1       
counter_784_875_add_4_1/C1->counter_784_875_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY  0.344         3.012  2       
n6198                                                     NET DELAY        0.738         3.750  1       
counter_784_875_add_4_3/D0->counter_784_875_add_4_3/S0
                                          FA2             D0_TO_S0_DELAY   0.477         4.227  1       
n19                                                       NET DELAY        0.500         4.727  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i0/Q
Path End         : counter_784_875__i0/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 34.9% (route), 65.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 17.766 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            21.411

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    2.868
--------------------------------------------------   -----
End-of-path arrival time( ns )                       3.645

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
counter_784_875__i0/CK->counter_784_875__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.168  1       
n3                                                        NET DELAY       0.500         2.668  1       
counter_784_875_add_4_1/C1->counter_784_875_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.477         3.145  1       
n20                                                       NET DELAY       0.500         3.645  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A>
----------------------------------------------------------------------
4 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i2/Q
Path End         : flip_flop_clk_11/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 1
Delay Ratio      : 34.7% (route), 65.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.129 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             0.777

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    2.129
--------------------------------------------------   -----
End-of-path arrival time( ns )                       2.906

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
counter_784_875__i2/CK->counter_784_875__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         2.168  2       
counter[2]                                                NET DELAY      0.738         2.906  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i1/Q
Path End         : counter_784_875__i1/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             0.777

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    2.841
--------------------------------------------------   -----
End-of-path arrival time( ns )                       3.618

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
counter_784_875__i1/CK->counter_784_875__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.168  1       
n2                                                        NET DELAY       0.500         2.668  1       
counter_784_875_add_4_3/C0->counter_784_875_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         3.118  1       
n19                                                       NET DELAY       0.500         3.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_784_875__i0/Q
Path End         : counter_784_875__i0/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              0.777
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             0.777

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            0.777
+ Data Path Delay                                    2.841
--------------------------------------------------   -----
End-of-path arrival time( ns )                       3.618

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
counter_784_875__i0/CK->counter_784_875__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.168  1       
n3                                                        NET DELAY       0.500         2.668  1       
counter_784_875_add_4_1/C1->counter_784_875_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         3.118  1       
n20                                                       NET DELAY       0.500         3.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HSOSC_CORE      CLOCK LATENCY  0.000         0.000  4       
clk                                                       NET DELAY      0.777         0.777  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

