// Seed: 818776212
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3
);
  assign id_2 = 1'h0;
endmodule
