{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575884756160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575884756161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 17:45:55 2019 " "Processing started: Mon Dec 09 17:45:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575884756161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575884756161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map RAMlap -c RAMlap --generate_functional_sim_netlist " "Command: quartus_map RAMlap -c RAMlap --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575884756161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575884756889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramlap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAMlap " "Found entity 1: RAMlap" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575884756954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575884756954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAMlap " "Elaborating entity \"RAMlap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575884756974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:RAMlap " "Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:RAMlap\"" {  } { { "RAMlap.bdf" "RAMlap" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:RAMlap " "Instantiated megafunction \"LPM_RAM_IO:RAMlap\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RAMlap.mif " "Parameter \"LPM_FILE\" = \"RAMlap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757045 ""}  } { { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575884757045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:RAMlap\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757101 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1575884757108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAMlap\|altram:sram LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757187 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:RAMlap " "Elaborated megafunction instantiation \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:RAMlap\"" {  } { { "altram.tdf" "" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "RAMlap.bdf" "" { Schematic "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/RAMlap.bdf" { { 240 400 528 368 "RAMlap" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f91 " "Found entity 1: altsyncram_1f91" {  } { { "db/altsyncram_1f91.tdf" "" { Text "C:/Users/lap/Downloads/Quartus/Projects/CPU/RAMlap/db/altsyncram_1f91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575884757255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575884757255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1f91 LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated " "Elaborating entity \"altsyncram_1f91\" for hierarchy \"LPM_RAM_IO:RAMlap\|altram:sram\|altsyncram:ram_block\|altsyncram_1f91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/lap/downloads/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575884757270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575884757425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 17:45:57 2019 " "Processing ended: Mon Dec 09 17:45:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575884757425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575884757425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575884757425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575884757425 ""}
