// Seed: 1818105775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, id_8;
  assign module_1.type_1 = 0;
  wire id_9;
  wire id_10;
  assign id_3 = 1;
  wire id_11, id_12;
  tri id_13;
  initial begin : LABEL_0
    id_13 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2
);
  always @(1'h0, negedge id_1) id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
