# Awesome Digital IC

> A collection of great ASIC/FPGA/VLSI project/tutorial/website.

- ðŸš© = Chinese
- ðŸ“ = Github Project
- ðŸ“½ = With vedio
- ðŸ‘¶ = Easy to get start with
- â­ = Recommended
- ðŸ’¬ = More Details

## Awesome Awesome â­

> Awesome-lists for digital ic.

- [FPGA Tutorial](https://github.com/LeiWang1999/FPGA) ðŸ“![stars](https://img.shields.io/github/stars/LeiWang1999/FPGA) - A curated list of amazingly FPGA tutorials and projects.
- [Awesome Hardware Description Languages](https://github.com/drom/awesome-hdl) ðŸ“![stars](https://img.shields.io/github/stars/drom/awesome-hdl) - A curated list of amazingly awesome hardware description language projects.
- [Awesome FPGA](https://github.com/Vitorian/awesome-fpga) ðŸ“![stars](https://img.shields.io/github/stars/Vitorian/awesome-fpga) - A collection of resources on FPGA devices and development in general.
- [Open Hardware Verification](https://github.com/ben-marshall/awesome-open-hardware-verification) ðŸ“![stars](https://img.shields.io/github/stars/ben-marshall/awesome-open-hardware-verification) - A curated List of Free and Open Source hardware verification tools and frameworks.
- [Awesome Open Source EDA Projects](https://github.com/clin99/awesome-eda) ðŸ“![stars](https://img.shields.io/github/stars/clin99/awesome-eda) - A curated list of EDA open source projects. 
- [List of FPGA boards](https://github.com/iDoka/awesome-fpga-boards) ðŸ“![stars](https://img.shields.io/github/stars/iDoka/awesome-fpga-boards) - List of Repurposed FPGA boards.
- [awesome-hwd-tools](https://github.com/TM90/awesome-hwd-tools) ðŸ“![stars](https://img.shields.io/github/stars/TM90/awesome-hwd-tools) - A curated list of awesome open source hardware design tools with a focus on chip design.
- [Awesome Electronics](https://github.com/kitspace/awesome-electronics) ðŸ“![stars](https://img.shields.io/github/stars/kitspace/awesome-electronics) - A curated list of awesome resources for electronic engineers and hobbyists.
- [Awesome Lattice FPGA boards](https://github.com/kelu124/awesome-latticeFPGAs) ðŸ“![stars](https://img.shields.io/github/stars/kelu124/awesome-latticeFPGAs) - A curated list of awesome open-source FPGA boards

### Github Topics

- [verilog](https://github.com/topics/verilog?o=desc&s=stars) ðŸ“ - Here are 2,566 public repositories matching "verilog" topic...
- [vhdl](https://github.com/topics/vhdl?o=desc&s=stars) ðŸ“- Here are 1,766 public repositories matching "vhdl" topic...
- [fpga](https://github.com/topics/fpga?o=desc&s=stars) ðŸ“ - Here are 3,136 public repositories matching "fpga" topic...

### Quora Topics

- [verilog](https://github.com/topics/verilog?o=desc&s=stars) ðŸ“ - Here are 2,566 public repositories matching "verilog" topic...
- [vhdl](https://github.com/topics/vhdl?o=desc&s=stars) ðŸ“- Here are 1,766 public repositories matching "vhdl" topic...
- [fpga](https://github.com/topics/fpga?o=desc&s=stars) ðŸ“ - Here are 3,136 public repositories matching "fpga" topic...

## Projects and IPs

- [OpenCores](https://opencores.org/) â­ - Free and open source IP cores.
- [FreeCores](http://freecores.github.io/) ðŸ“![stars](https://img.shields.io/github/stars/freecores/freecores.github.io) - A home for open source hardware cores, a fork of almost all cores that was once on OpenCores.org.
- [Must-have verilog systemverilog modules](https://github.com/pConst/basic_verilog) ðŸ“![stars](https://img.shields.io/github/stars/pConst/basic_verilog) - A collection of verilog systemverilog synthesizable modules.
- [fpga4fun](https://www.fpga4fun.com/) - Some projects build on FPGA.

### Communication Technology

- [ALEX FORENCICH](http://alexforencich.com/wiki/en/verilog/start) - Verilog IPs including PCIe/Ethernet/I2C/Uart etc.

- [ALEX FORENCICH - AXI](https://github.com/alexforencich/verilog-axi) ðŸ“![stars](https://img.shields.io/github/stars/alexforencich/verilog-axi) - Collection of AXI4 and AXI4 lite bus components. Most components are fully parametrizable in interface widths.
- [TVIP - AXI](https://github.com/taichi-ishitani/tvip-axi) ðŸ“![stars](https://img.shields.io/github/stars/taichi-ishitani/tvip-axi) - An UVM package of AMBA AXI4 VIP.
- [PULP-platform - AXI](https://github.com/pulp-platform/axi) ðŸ“![stars](https://img.shields.io/github/stars/pulp-platform/axi) - AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication.
- [ALEX FORENCICH - AXIS](https://github.com/alexforencich/verilog-axis) ðŸ“![stars](https://img.shields.io/github/stars/alexforencich/verilog-axis) - Collection of AXI Stream bus components. Most components are fully parametrizable in interface widths.
- [ALEX FORENCICH - IIC](https://github.com/alexforencich/verilog-i2c) ðŸ“![stars](https://img.shields.io/github/stars/alexforencich/verilog-i2c) - I2C interface components. Includes full MyHDL testbench with intelligent bus cosimulation endpoints.
- [corundum - NIC](https://github.com/corundum/corundum) ðŸ“![stars](https://img.shields.io/github/stars/corundum/corundum)
- [RIFFA - PCIe](https://github.com/KastnerRG/riffa) ðŸ“![stars](https://img.shields.io/github/stars/KastnerRG/riffa) - Reusable Integration Framework for FPGA Acceleratorscommunication.
- [ALEX FORENCICH - UART](http://github.com/alexforencich/verilog-uart/) ðŸ“![stars](https://img.shields.io/github/stars/alexforencich/verilog-uart) - A basic UART to AXI Stream IP core, written in Verilog with cocotb testbenches.
- [zipcpu - UART](https://github.com/ZipCPU/wbuart32) ðŸ“![stars](https://img.shields.io/github/stars/ZipCPU/wbuart32) - A simple, basic, formally verified UART controller.
- [C910 - UART](https://github.com/MeDove/openc910/tree/main/smart_run/logical) ðŸ“

### Information Technology

#### RISC-V

- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual) - This repository contains the LaTeX source for the draft RISC-V Instruction Set Manual.

- [RISC-V Exchange: Cores & SoCs](https://riscv.org/exchanges/cores-socs/) - A list of RICS-V cores and SoCs.
- [PULP](https://github.com/pulp-platform/pulp) - Open source Parallel Ultra-Low-Power RISC-V core.
- [openc910](https://github.com/T-head-Semi/openc910) ðŸ“![stars](https://img.shields.io/github/stars/T-head-Semi/openc910) - OpenXuantie C910 Core.
- [XiangShan](https://github.com/OpenXiangShan/XiangShan) ðŸ“![stars](https://img.shields.io/github/stars/OpenXiangShan/XiangShan) - Open-source high-performance RISC-V processor.
- [riscv-starship](https://github.com/riscv-zju/riscv-starship) ðŸ“![stars](https://img.shields.io/github/stars/riscv-zju/riscv-starship) - Run rocket-chip on FPGA(Xilinx Virtex-7 VC707).
- [Wujian100](https://github.com/T-head-Semi/wujian100_open) ðŸ“![stars](https://img.shields.io/github/stars/T-head-Semi/wujian100_open) - A MCU base SoC.
- [picorv32](https://github.com/YosysHQ/picorv32) ðŸ“![stars](https://img.shields.io/github/stars/YosysHQ/picorv32) - A Size-Optimized RISC-V CPU.
- [Hummingbirdv2 E203 Core and SoC](https://github.com/riscv-mcu/e203_hbirdv2) ðŸ“![stars](https://img.shields.io/github/stars/riscv-mcu/e203_hbirdv2) [Docs](https://doc.nucleisys.com/hbirdv2/) - A Ultra-Low Power RISC-V Core.
- [darkriscv](https://github.com/darklife/darkriscv) ðŸ“![stars](https://img.shields.io/github/stars/darklife/darkriscv) - A proof of concept for the opensource RISC-V instruction set.
- [CVA6 RISC-V CPU](https://github.com/openhwgroup/cva6) ðŸ“![stars](https://img.shields.io/github/stars/openhwgroup/cva6) - An application class 6-stage RISC-V CPU capable of booting Linux.
- [VexRiscv](https://github.com/SpinalHDL/VexRiscv) ðŸ“![stars](https://img.shields.io/github/stars/SpinalHDL/VexRiscv) - A FPGA friendly 32 bit RISC-V CPU implementation.

#### Others

- [zipcpu](https://github.com/ZipCPU/zipcpu) â­ðŸ“![stars](https://img.shields.io/github/stars/ZipCPU/zipcpu) - with detailed comments.
- [openmsp430](https://opencores.org/projects/openmsp430) - The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
- [Nyuzi Processor](https://github.com/jbush001/NyuziProcessor) ðŸ“![stars](https://img.shields.io/github/stars/jbush001/NyuziProcessor) - GPGPU microprocessor architecture.

## Tutorials and Courses ðŸ’¬[Intro](./Tutorials%20and%20Courses/README.md)

- [zipcpu](http://zipcpu.com/tutorial/) ðŸ‘¶ - Verilog, Formal Verification and Verilator Beginner's Tutorial
- [WORLD OF ASIC](http://asic-world.com/) â­ - A great source of detailed VLSI tutorials and examples.

### HDL

- More information about hardware description language on [Awesome HDL](https://github.com/drom/awesome-hdl)

#### Verilog Grammar

- [Verilog TUTORIAL for beginners](http://www.referencedesigner.com/tutorials/verilog/verilog_01.php) ðŸ‘¶ - A tutorial based upon free Icarus Verilog compiler.
- [ChipVerify: Verilog Tutorial](https://www.chipverify.com/verilog/verilog-tutorial) - A guide for someone new to Verilog.
- [Verilog/SystemVerilog Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide) ðŸ“![stars](https://img.shields.io/github/stars/mikeroyal/Verilog-SystemVerilog-Guide) - A guide covering Verilog & SystemVerilog.
- [Verilog Tutorial - èœé¸Ÿæ•™ç¨‹](https://www.runoob.com/w3cnote/verilog2-tutorial.html) ðŸš© - Advanced tutorial for verilog.

#### VHDL Grammar

- [VHDL Guide](https://github.com/mikeroyal/VHDL-Guide) ðŸ“![stars](https://img.shields.io/github/stars/mikeroyal/VHDL-Guide) - A guide covering VHDL.

#### Chisel

- [Learning Chisel and Scala Part I](https://vvviy.github.io/2018/12/01/Learning-Chisel-and-Scala-Part-I/) [Part II](https://vvviy.github.io/2018/12/12/Learning-Chisel-and-Scala-Part-II/) ðŸš©ðŸ“[Github](https://github.com/VVViy/VVViy.github.io)![stars](https://img.shields.io/github/stars/SpinalHDL/SpinalHDL) - A tutorial for chisel, no scala knowledge required.
- [Chisel/FIRRTL](https://www.chisel-lang.org/) [Doc](https://www.chisel-lang.org/chisel3/docs/introduction.html) ðŸ“[Github](https://github.com/chipsalliance/chisel3)![stars](https://img.shields.io/github/stars/chipsalliance/chisel3) - Scala based HDL.

#### SpinalHDL

- [ä»Ž Verilog åˆ° SpinalHDL](https://blog.csdn.net/Pieces_thinking/article/details/118158954) ðŸš© - A website navigation for SpinalHDL.
- [SpinalHDL](https://spinalhdl.github.io/SpinalDoc-RTD/v1.6.0/SpinalHDL/Getting%20Started/getting_started.html) ðŸ“[Github](https://github.com/SpinalHDL/SpinalHDL)![stars](https://img.shields.io/github/stars/SpinalHDL/SpinalHDL) - Scala based HDL.

### Verification

- [Verification Academy](https://verificationacademy.com/) - The most comprehensive resource for verification training.
- [Verification Guide](https://www.verificationguide.com/p/home.html) - Tutorials with links to example codes on EDA Playground.
- [Doulos](https://www.doulos.com) - Global training solutions for engineers creating the world's electronics products.
- [testbench](http://www.testbench.in/) - Some training articals for systemverilog.
- [ClueLogic](http://cluelogic.com) - Providing the clues to solve your verification problems.
- [ChipVerify](https://www.chipverify.com/) - A simple and complete set of verilog/System Verilog/UVM tutorials.

### Build a CPU

- [RISC-V Guide](https://github.com/mikeroyal/RISC-V-Guide) ðŸ“![stars](https://img.shields.io/github/stars/mikeroyal/RISC-V-Guide) - A guide covering the RISC-V Architecture.
- [ARM Guide](https://github.com/mikeroyal/ARM-Guide) ðŸ“![stars](https://img.shields.io/github/stars/mikeroyal/ARM-Guide) - A guide covering ARM architecture.
- [nand2tetris](https://www.nand2tetris.org/) - Build an advanced computer from nand gate.
- [Building a RISC-V CPU Core - edX](https://www.edx.org/course/building-a-risc-v-cpu-core) ðŸ“½ - Build a RISC-V cpu core. No prior knowledge of digital logic design is required.
- [Build a Modern Computer from First Principles: From Nand to Tetris - coursera](https://www.coursera.org/learn/build-a-computer "ä¾æ®åŸºæœ¬åŽŸç†æž„å»ºçŽ°ä»£è®¡ç®—æœºï¼šä»Žä¸Žéžé—¨åˆ°ä¿„ç½—æ–¯æ–¹å—ï¼ˆåŸºäºŽé¡¹ç›®çš„è¯¾ç¨‹ï¼‰") ðŸ“½ - Build a modern computer system.

### FPGA

- [Complex Programmable Logic Device (CPLD) Guide](https://github.com/mikeroyal/CPLD-Guide) ðŸ“![stars](https://img.shields.io/github/stars/mikeroyal/CPLD-Guide) - A guide covering CPLD.

## Tools

- [EDA Playground](https://www.edaplayground.com/) - Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser.
- [tree-core-ide](https://github.com/microdynamics-cpu/tree-core-ide)  ðŸ“![stars](https://img.shields.io/github/stars/microdynamics-cpu/tree-core-ide)- A VSCode-based HDL extension.
- [WaveDrom](https://wavedrom.com/) - Digital Timing Diagram everywhere
- [Icarus Verilog](http://iverilog.icarus.com/) ðŸ“[Github](https://github.com/steveicarus/iverilog)![stars](https://img.shields.io/github/stars/steveicarus/iverilog) - A Verilog simulation and synthesis tool.
- [GTKWave](http://gtkwave.sourceforge.net/) - GTKWave is a fully featured GTK+ based wave viewer.
- More information about hardware dv tools on [Awesome Open Hardware Verification - Tools](https://github.com/ben-marshall/awesome-open-hardware-verification#Tools) and [Awesome HWD Tools](https://github.com/TM90/awesome-hwd-tools)

## Forums

- [EETOP](https://bbs.eetop.cn/) ðŸš© - The most popular IC bbs in China.
- [edaboard](https://www.edaboard.com/) - An EE World Online Resource.
- [æžæœ¯ç¤¾åŒº](https://aijishu.com/) ðŸš© - A bbs sponsered by Arm China.

## Online Judge Platforms

- [HDL bits](https://hdlbits.01xz.net/wiki/Main_Page) - A collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).
- [USTC Verilog OJ](https://verilogoj.ustc.edu.cn/oj) ðŸš© - A verilog online judge service
- [HDL bits](https://hdlbits.01xz.net/wiki/Main_Page) - An EE World Online Resource.

## Games

### PC

- [MHRD](https://store.steampowered.com/app/576030/MHRD/) - Become a hardware engineer & Build your own CPU from NAND.

### web

- [NAND Game](https://nandgame.com/#) - Build a CPU from basic cells by dragging.

### Mobile Phone

- [ä¸Žé—¨](https://www.taptap.com/app/196676) ðŸš© - Build an adder from nand.

> Discuss:
> QQ Group 830367636
> Email 673538982@qq.com
