INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Documents/my_vhdl_projects/half_adder/half_adder.srcs/sim_1/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder
