/*
 * Copyright Marvell Semiconductor, Inc. 2006. All rights reserved.
 *
 * Register address mapping configure file for rom testing code.
 */

#ifndef	__RA_Gbl__H__
#define	__RA_Gbl__H__

    #define     RA_abipll_ctrlA                                0x0000
    #define     BA_abipll_ctrlA_RESET                          0x0000
    #define     B16abipll_ctrlA_RESET                          0x0000
    #define   LSb32abipll_ctrlA_RESET                             0
    #define   LSb16abipll_ctrlA_RESET                             0
    #define       babipll_ctrlA_RESET                          1
    #define   MSK32abipll_ctrlA_RESET                             0x00000001
    #define     BA_abipll_ctrlA_BYPASS                         0x0000
    #define     B16abipll_ctrlA_BYPASS                         0x0000
    #define   LSb32abipll_ctrlA_BYPASS                            1
    #define   LSb16abipll_ctrlA_BYPASS                            1
    #define       babipll_ctrlA_BYPASS                         1
    #define   MSK32abipll_ctrlA_BYPASS                            0x00000002
    #define     BA_abipll_ctrlA_NEWDIV                         0x0000
    #define     B16abipll_ctrlA_NEWDIV                         0x0000
    #define   LSb32abipll_ctrlA_NEWDIV                            2
    #define   LSb16abipll_ctrlA_NEWDIV                            2
    #define       babipll_ctrlA_NEWDIV                         1
    #define   MSK32abipll_ctrlA_NEWDIV                            0x00000004
    #define     BA_abipll_ctrlA_RANGE                          0x0000
    #define     B16abipll_ctrlA_RANGE                          0x0000
    #define   LSb32abipll_ctrlA_RANGE                             3
    #define   LSb16abipll_ctrlA_RANGE                             3
    #define       babipll_ctrlA_RANGE                          3
    #define   MSK32abipll_ctrlA_RANGE                             0x00000038
    #define     RA_abipll_ctrlB                                0x0004
    #define     BA_abipll_ctrlB_SSMF                           0x0004
    #define     B16abipll_ctrlB_SSMF                           0x0004
    #define   LSb32abipll_ctrlB_SSMF                              0
    #define   LSb16abipll_ctrlB_SSMF                              0
    #define       babipll_ctrlB_SSMF                           4
    #define   MSK32abipll_ctrlB_SSMF                              0x0000000F
    #define     BA_abipll_ctrlB_SSMD                           0x0004
    #define     B16abipll_ctrlB_SSMD                           0x0004
    #define   LSb32abipll_ctrlB_SSMD                              4
    #define   LSb16abipll_ctrlB_SSMD                              4
    #define       babipll_ctrlB_SSMD                           3
    #define   MSK32abipll_ctrlB_SSMD                              0x00000070
    #define     BA_abipll_ctrlB_SSE_RSVD                       0x0004
    #define     B16abipll_ctrlB_SSE_RSVD                       0x0004
    #define   LSb32abipll_ctrlB_SSE_RSVD                          7
    #define   LSb16abipll_ctrlB_SSE_RSVD                          7
    #define       babipll_ctrlB_SSE_RSVD                       1
    #define   MSK32abipll_ctrlB_SSE_RSVD                          0x00000080
    #define     BA_abipll_ctrlB_SSE                            0x0005
    #define     B16abipll_ctrlB_SSE                            0x0004
    #define   LSb32abipll_ctrlB_SSE                               8
    #define   LSb16abipll_ctrlB_SSE                               8
    #define       babipll_ctrlB_SSE                            1
    #define   MSK32abipll_ctrlB_SSE                               0x00000100
    #define     BA_abipll_ctrlB_SSDS                           0x0005
    #define     B16abipll_ctrlB_SSDS                           0x0004
    #define   LSb32abipll_ctrlB_SSDS                              9
    #define   LSb16abipll_ctrlB_SSDS                              9
    #define       babipll_ctrlB_SSDS                           1
    #define   MSK32abipll_ctrlB_SSDS                              0x00000200
    #define     RA_abipll_ctrlC                                0x0008
    #define     BA_abipll_ctrlC_DIVR                           0x0008
    #define     B16abipll_ctrlC_DIVR                           0x0008
    #define   LSb32abipll_ctrlC_DIVR                              0
    #define   LSb16abipll_ctrlC_DIVR                              0
    #define       babipll_ctrlC_DIVR                           6
    #define   MSK32abipll_ctrlC_DIVR                              0x0000003F
    #define     RA_abipll_ctrlD                                0x000C
    #define     BA_abipll_ctrlD_DIVFI                          0x000C
    #define     B16abipll_ctrlD_DIVFI                          0x000C
    #define   LSb32abipll_ctrlD_DIVFI                             0
    #define   LSb16abipll_ctrlD_DIVFI                             0
    #define       babipll_ctrlD_DIVFI                          9
    #define   MSK32abipll_ctrlD_DIVFI                             0x000001FF
    #define     RA_abipll_ctrlE                                0x0010
    #define     BA_abipll_ctrlE_DIVFF                          0x0010
    #define     B16abipll_ctrlE_DIVFF                          0x0010
    #define   LSb32abipll_ctrlE_DIVFF                             0
    #define   LSb16abipll_ctrlE_DIVFF                             0
    #define       babipll_ctrlE_DIVFF                          24
    #define   MSK32abipll_ctrlE_DIVFF                             0x00FFFFFF
    #define     RA_abipll_ctrlF                                0x0014
    #define     BA_abipll_ctrlF_DIVQ                           0x0014
    #define     B16abipll_ctrlF_DIVQ                           0x0014
    #define   LSb32abipll_ctrlF_DIVQ                              0
    #define   LSb16abipll_ctrlF_DIVQ                              0
    #define       babipll_ctrlF_DIVQ                           5
    #define   MSK32abipll_ctrlF_DIVQ                              0x0000001F
    #define     RA_abipll_ctrlG                                0x0018
    #define     BA_abipll_ctrlG_DIVQF                          0x0018
    #define     B16abipll_ctrlG_DIVQF                          0x0018
    #define   LSb32abipll_ctrlG_DIVQF                             0
    #define   LSb16abipll_ctrlG_DIVQF                             0
    #define       babipll_ctrlG_DIVQF                          3
    #define   MSK32abipll_ctrlG_DIVQF                             0x00000007
    #define     RA_abipll_status                               0x001C
    #define     BA_abipll_status_LOCK                          0x001C
    #define     B16abipll_status_LOCK                          0x001C
    #define   LSb32abipll_status_LOCK                             0
    #define   LSb16abipll_status_LOCK                             0
    #define       babipll_status_LOCK                          1
    #define   MSK32abipll_status_LOCK                             0x00000001
    #define     BA_abipll_status_DIVACK                        0x001C
    #define     B16abipll_status_DIVACK                        0x001C
    #define   LSb32abipll_status_DIVACK                           1
    #define   LSb16abipll_status_DIVACK                           1
    #define       babipll_status_DIVACK                        1
    #define   MSK32abipll_status_DIVACK                           0x00000002
    #define     RA_pwrOff_ctrl                                 0x0000
    #define     BA_pwrOff_ctrl_iso_eN                          0x0000
    #define     B16pwrOff_ctrl_iso_eN                          0x0000
    #define   LSb32pwrOff_ctrl_iso_eN                             0
    #define   LSb16pwrOff_ctrl_iso_eN                             0
    #define       bpwrOff_ctrl_iso_eN                          1
    #define   MSK32pwrOff_ctrl_iso_eN                             0x00000001
    #define        pwrOff_ctrl_iso_eN_enable                                0x0
    #define        pwrOff_ctrl_iso_eN_disable                               0x1
    #define     BA_pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define     B16pwrOff_ctrl_pwrSwitchCtrl                   0x0000
    #define   LSb32pwrOff_ctrl_pwrSwitchCtrl                      1
    #define   LSb16pwrOff_ctrl_pwrSwitchCtrl                      1
    #define       bpwrOff_ctrl_pwrSwitchCtrl                   2
    #define   MSK32pwrOff_ctrl_pwrSwitchCtrl                      0x00000006
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWROFF                         0x0
    #define        pwrOff_ctrl_pwrSwitchCtrl_PWRON                          0x3
    #define     BA_pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define     B16pwrOff_ctrl_pwrDomainRstN                   0x0000
    #define   LSb32pwrOff_ctrl_pwrDomainRstN                      3
    #define   LSb16pwrOff_ctrl_pwrDomainRstN                      3
    #define       bpwrOff_ctrl_pwrDomainRstN                   1
    #define   MSK32pwrOff_ctrl_pwrDomainRstN                      0x00000008
    #define        pwrOff_ctrl_pwrDomainRstN_enable                         0x0
    #define        pwrOff_ctrl_pwrDomainRstN_disable                        0x1
    #define     RA_pwrOff_status                               0x0004
    #define     BA_pwrOff_status_pwrStatus                     0x0004
    #define     B16pwrOff_status_pwrStatus                     0x0004
    #define   LSb32pwrOff_status_pwrStatus                        0
    #define   LSb16pwrOff_status_pwrStatus                        0
    #define       bpwrOff_status_pwrStatus                     2
    #define   MSK32pwrOff_status_pwrStatus                        0x00000003
    #define     RA_pwrOn_ctrl                                  0x0000
    #define     BA_pwrOn_ctrl_iso_eN                           0x0000
    #define     B16pwrOn_ctrl_iso_eN                           0x0000
    #define   LSb32pwrOn_ctrl_iso_eN                              0
    #define   LSb16pwrOn_ctrl_iso_eN                              0
    #define       bpwrOn_ctrl_iso_eN                           1
    #define   MSK32pwrOn_ctrl_iso_eN                              0x00000001
    #define        pwrOn_ctrl_iso_eN_enable                                 0x0
    #define        pwrOn_ctrl_iso_eN_disable                                0x1
    #define     BA_pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define     B16pwrOn_ctrl_pwrSwitchCtrl                    0x0000
    #define   LSb32pwrOn_ctrl_pwrSwitchCtrl                       1
    #define   LSb16pwrOn_ctrl_pwrSwitchCtrl                       1
    #define       bpwrOn_ctrl_pwrSwitchCtrl                    2
    #define   MSK32pwrOn_ctrl_pwrSwitchCtrl                       0x00000006
    #define     BA_pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define     B16pwrOn_ctrl_pwrDomainRstN                    0x0000
    #define   LSb32pwrOn_ctrl_pwrDomainRstN                       3
    #define   LSb16pwrOn_ctrl_pwrDomainRstN                       3
    #define       bpwrOn_ctrl_pwrDomainRstN                    1
    #define   MSK32pwrOn_ctrl_pwrDomainRstN                       0x00000008
    #define     RA_pwrOn_status                                0x0004
    #define     BA_pwrOn_status_pwrStatus                      0x0004
    #define     B16pwrOn_status_pwrStatus                      0x0004
    #define   LSb32pwrOn_status_pwrStatus                         0
    #define   LSb16pwrOn_status_pwrStatus                         0
    #define       bpwrOn_status_pwrStatus                      2
    #define   MSK32pwrOn_status_pwrStatus                         0x00000003
    #define     RA_pwrOn_iso_ctrl                              0x0000
    #define     BA_pwrOn_iso_ctrl_iso_eN                       0x0000
    #define     B16pwrOn_iso_ctrl_iso_eN                       0x0000
    #define   LSb32pwrOn_iso_ctrl_iso_eN                          0
    #define   LSb16pwrOn_iso_ctrl_iso_eN                          0
    #define       bpwrOn_iso_ctrl_iso_eN                       1
    #define   MSK32pwrOn_iso_ctrl_iso_eN                          0x00000001
    #define        pwrOn_iso_ctrl_iso_eN_enable                             0x0
    #define        pwrOn_iso_ctrl_iso_eN_disable                            0x1
    #define     BA_pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define     B16pwrOn_iso_ctrl_pwrSwitchCtrl                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define   LSb16pwrOn_iso_ctrl_pwrSwitchCtrl                   1
    #define       bpwrOn_iso_ctrl_pwrSwitchCtrl                2
    #define   MSK32pwrOn_iso_ctrl_pwrSwitchCtrl                   0x00000006
    #define     BA_pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define     B16pwrOn_iso_ctrl_pwrDomainRstN                0x0000
    #define   LSb32pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define   LSb16pwrOn_iso_ctrl_pwrDomainRstN                   3
    #define       bpwrOn_iso_ctrl_pwrDomainRstN                1
    #define   MSK32pwrOn_iso_ctrl_pwrDomainRstN                   0x00000008
    #define     RA_pwrOn_iso_status                            0x0004
    #define     BA_pwrOn_iso_status_pwrStatus                  0x0004
    #define     B16pwrOn_iso_status_pwrStatus                  0x0004
    #define   LSb32pwrOn_iso_status_pwrStatus                     0
    #define   LSb16pwrOn_iso_status_pwrStatus                     0
    #define       bpwrOn_iso_status_pwrStatus                  2
    #define   MSK32pwrOn_iso_status_pwrStatus                     0x00000003
    #define     BA_pwrOn_iso_status_IP_IDLE                    0x0004
    #define     B16pwrOn_iso_status_IP_IDLE                    0x0004
    #define   LSb32pwrOn_iso_status_IP_IDLE                       2
    #define   LSb16pwrOn_iso_status_IP_IDLE                       2
    #define       bpwrOn_iso_status_IP_IDLE                    1
    #define   MSK32pwrOn_iso_status_IP_IDLE                       0x00000004
    #define     RA_SRAMPWR_ctrl                                0x0000
    #define     BA_SRAMPWR_ctrl_SD                             0x0000
    #define     B16SRAMPWR_ctrl_SD                             0x0000
    #define   LSb32SRAMPWR_ctrl_SD                                0
    #define   LSb16SRAMPWR_ctrl_SD                                0
    #define       bSRAMPWR_ctrl_SD                             1
    #define   MSK32SRAMPWR_ctrl_SD                                0x00000001
    #define        SRAMPWR_ctrl_SD_ON                                       0x0
    #define        SRAMPWR_ctrl_SD_SHUTDWN                                  0x1
    #define     BA_SRAMPWR_ctrl_DSLP                           0x0000
    #define     B16SRAMPWR_ctrl_DSLP                           0x0000
    #define   LSb32SRAMPWR_ctrl_DSLP                              1
    #define   LSb16SRAMPWR_ctrl_DSLP                              1
    #define       bSRAMPWR_ctrl_DSLP                           1
    #define   MSK32SRAMPWR_ctrl_DSLP                              0x00000002
    #define        SRAMPWR_ctrl_DSLP_ON                                     0x0
    #define        SRAMPWR_ctrl_DSLP_DEEPSLP                                0x1
    #define     BA_SRAMPWR_ctrl_SLP                            0x0000
    #define     B16SRAMPWR_ctrl_SLP                            0x0000
    #define   LSb32SRAMPWR_ctrl_SLP                               2
    #define   LSb16SRAMPWR_ctrl_SLP                               2
    #define       bSRAMPWR_ctrl_SLP                            1
    #define   MSK32SRAMPWR_ctrl_SLP                               0x00000004
    #define        SRAMPWR_ctrl_SLP_ON                                      0x0
    #define        SRAMPWR_ctrl_SLP_SLEEP                                   0x1
    #define     RA_SRAMRWTC_ctrl0                              0x0000
    #define     BA_SRAMRWTC_ctrl0_RF1P                         0x0000
    #define     B16SRAMRWTC_ctrl0_RF1P                         0x0000
    #define   LSb32SRAMRWTC_ctrl0_RF1P                            0
    #define   LSb16SRAMRWTC_ctrl0_RF1P                            0
    #define       bSRAMRWTC_ctrl0_RF1P                         4
    #define   MSK32SRAMRWTC_ctrl0_RF1P                            0x0000000F
    #define     BA_SRAMRWTC_ctrl0_UHDRF1P                      0x0000
    #define     B16SRAMRWTC_ctrl0_UHDRF1P                      0x0000
    #define   LSb32SRAMRWTC_ctrl0_UHDRF1P                         4
    #define   LSb16SRAMRWTC_ctrl0_UHDRF1P                         4
    #define       bSRAMRWTC_ctrl0_UHDRF1P                      4
    #define   MSK32SRAMRWTC_ctrl0_UHDRF1P                         0x000000F0
    #define     BA_SRAMRWTC_ctrl0_RF2P                         0x0001
    #define     B16SRAMRWTC_ctrl0_RF2P                         0x0000
    #define   LSb32SRAMRWTC_ctrl0_RF2P                            8
    #define   LSb16SRAMRWTC_ctrl0_RF2P                            8
    #define       bSRAMRWTC_ctrl0_RF2P                         8
    #define   MSK32SRAMRWTC_ctrl0_RF2P                            0x0000FF00
    #define     BA_SRAMRWTC_ctrl0_UHDRF2P                      0x0002
    #define     B16SRAMRWTC_ctrl0_UHDRF2P                      0x0002
    #define   LSb32SRAMRWTC_ctrl0_UHDRF2P                         16
    #define   LSb16SRAMRWTC_ctrl0_UHDRF2P                         0
    #define       bSRAMRWTC_ctrl0_UHDRF2P                      8
    #define   MSK32SRAMRWTC_ctrl0_UHDRF2P                         0x00FF0000
    #define     BA_SRAMRWTC_ctrl0_UHDRF2P_ULVT                 0x0003
    #define     B16SRAMRWTC_ctrl0_UHDRF2P_ULVT                 0x0002
    #define   LSb32SRAMRWTC_ctrl0_UHDRF2P_ULVT                    24
    #define   LSb16SRAMRWTC_ctrl0_UHDRF2P_ULVT                    8
    #define       bSRAMRWTC_ctrl0_UHDRF2P_ULVT                 8
    #define   MSK32SRAMRWTC_ctrl0_UHDRF2P_ULVT                    0xFF000000
    #define     RA_SRAMRWTC_ctrl1                              0x0004
    #define     BA_SRAMRWTC_ctrl1_SHDMBSR1P                    0x0004
    #define     B16SRAMRWTC_ctrl1_SHDMBSR1P                    0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHDMBSR1P                       0
    #define   LSb16SRAMRWTC_ctrl1_SHDMBSR1P                       0
    #define       bSRAMRWTC_ctrl1_SHDMBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHDMBSR1P                       0x0000000F
    #define     BA_SRAMRWTC_ctrl1_SHDSBSR1P                    0x0004
    #define     B16SRAMRWTC_ctrl1_SHDSBSR1P                    0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHDSBSR1P                       4
    #define   LSb16SRAMRWTC_ctrl1_SHDSBSR1P                       4
    #define       bSRAMRWTC_ctrl1_SHDSBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHDSBSR1P                       0x000000F0
    #define     BA_SRAMRWTC_ctrl1_SHCMBSR1P_SSEG               0x0005
    #define     B16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG               0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  8
    #define   LSb16SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  8
    #define       bSRAMRWTC_ctrl1_SHCMBSR1P_SSEG               4
    #define   MSK32SRAMRWTC_ctrl1_SHCMBSR1P_SSEG                  0x00000F00
    #define     BA_SRAMRWTC_ctrl1_SHCMBSR1P_USEG               0x0005
    #define     B16SRAMRWTC_ctrl1_SHCMBSR1P_USEG               0x0004
    #define   LSb32SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  12
    #define   LSb16SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  12
    #define       bSRAMRWTC_ctrl1_SHCMBSR1P_USEG               4
    #define   MSK32SRAMRWTC_ctrl1_SHCMBSR1P_USEG                  0x0000F000
    #define     BA_SRAMRWTC_ctrl1_SHCSBSR1P                    0x0006
    #define     B16SRAMRWTC_ctrl1_SHCSBSR1P                    0x0006
    #define   LSb32SRAMRWTC_ctrl1_SHCSBSR1P                       16
    #define   LSb16SRAMRWTC_ctrl1_SHCSBSR1P                       0
    #define       bSRAMRWTC_ctrl1_SHCSBSR1P                    4
    #define   MSK32SRAMRWTC_ctrl1_SHCSBSR1P                       0x000F0000
    #define     BA_SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              0x0006
    #define     B16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              0x0006
    #define   LSb32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 20
    #define   LSb16SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 4
    #define       bSRAMRWTC_ctrl1_SHCSBSR1P_CUSTM              4
    #define   MSK32SRAMRWTC_ctrl1_SHCSBSR1P_CUSTM                 0x00F00000
    #define     BA_SRAMRWTC_ctrl1_SPSRAM_WT0                   0x0007
    #define     B16SRAMRWTC_ctrl1_SPSRAM_WT0                   0x0006
    #define   LSb32SRAMRWTC_ctrl1_SPSRAM_WT0                      24
    #define   LSb16SRAMRWTC_ctrl1_SPSRAM_WT0                      8
    #define       bSRAMRWTC_ctrl1_SPSRAM_WT0                   4
    #define   MSK32SRAMRWTC_ctrl1_SPSRAM_WT0                      0x0F000000
    #define     BA_SRAMRWTC_ctrl1_SPSRAM_WT1                   0x0007
    #define     B16SRAMRWTC_ctrl1_SPSRAM_WT1                   0x0006
    #define   LSb32SRAMRWTC_ctrl1_SPSRAM_WT1                      28
    #define   LSb16SRAMRWTC_ctrl1_SPSRAM_WT1                      12
    #define       bSRAMRWTC_ctrl1_SPSRAM_WT1                   4
    #define   MSK32SRAMRWTC_ctrl1_SPSRAM_WT1                      0xF0000000
    #define     RA_SRAMRWTC_ctrl2                              0x0008
    #define     BA_SRAMRWTC_ctrl2_L1CACHE                      0x0008
    #define     B16SRAMRWTC_ctrl2_L1CACHE                      0x0008
    #define   LSb32SRAMRWTC_ctrl2_L1CACHE                         0
    #define   LSb16SRAMRWTC_ctrl2_L1CACHE                         0
    #define       bSRAMRWTC_ctrl2_L1CACHE                      4
    #define   MSK32SRAMRWTC_ctrl2_L1CACHE                         0x0000000F
    #define     BA_SRAMRWTC_ctrl2_DPSR2P                       0x0008
    #define     B16SRAMRWTC_ctrl2_DPSR2P                       0x0008
    #define   LSb32SRAMRWTC_ctrl2_DPSR2P                          4
    #define   LSb16SRAMRWTC_ctrl2_DPSR2P                          4
    #define       bSRAMRWTC_ctrl2_DPSR2P                       4
    #define   MSK32SRAMRWTC_ctrl2_DPSR2P                          0x000000F0
    #define     BA_SRAMRWTC_ctrl2_ROM                          0x0009
    #define     B16SRAMRWTC_ctrl2_ROM                          0x0008
    #define   LSb32SRAMRWTC_ctrl2_ROM                             8
    #define   LSb16SRAMRWTC_ctrl2_ROM                             8
    #define       bSRAMRWTC_ctrl2_ROM                          8
    #define   MSK32SRAMRWTC_ctrl2_ROM                             0x0000FF00
    #define     RA_clkD1_ctrl                                  0x0000
    #define     BA_clkD1_ctrl_ClkEn                            0x0000
    #define     B16clkD1_ctrl_ClkEn                            0x0000
    #define   LSb32clkD1_ctrl_ClkEn                               0
    #define   LSb16clkD1_ctrl_ClkEn                               0
    #define       bclkD1_ctrl_ClkEn                            1
    #define   MSK32clkD1_ctrl_ClkEn                               0x00000001
    #define        clkD1_ctrl_ClkEn_enable                                  0x1
    #define        clkD1_ctrl_ClkEn_disable                                 0x0
    #define     BA_clkD1_ctrl_ClkPllSel                        0x0000
    #define     B16clkD1_ctrl_ClkPllSel                        0x0000
    #define   LSb32clkD1_ctrl_ClkPllSel                           1
    #define   LSb16clkD1_ctrl_ClkPllSel                           1
    #define       bclkD1_ctrl_ClkPllSel                        3
    #define   MSK32clkD1_ctrl_ClkPllSel                           0x0000000E
    #define        clkD1_ctrl_ClkPllSel_CLKSRC0                             0x0
    #define        clkD1_ctrl_ClkPllSel_CLKSRC1                             0x1
    #define        clkD1_ctrl_ClkPllSel_CLKSRC2                             0x2
    #define        clkD1_ctrl_ClkPllSel_CLKSRC3                             0x3
    #define        clkD1_ctrl_ClkPllSel_CLKSRC4                             0x4
    #define     BA_clkD1_ctrl_ClkPllSwitch                     0x0000
    #define     B16clkD1_ctrl_ClkPllSwitch                     0x0000
    #define   LSb32clkD1_ctrl_ClkPllSwitch                        4
    #define   LSb16clkD1_ctrl_ClkPllSwitch                        4
    #define       bclkD1_ctrl_ClkPllSwitch                     1
    #define   MSK32clkD1_ctrl_ClkPllSwitch                        0x00000010
    #define        clkD1_ctrl_ClkPllSwitch_SYSPLL                           0x0
    #define        clkD1_ctrl_ClkPllSwitch_ALTPLL                           0x1
    #define     BA_clkD1_ctrl_ClkSwitch                        0x0000
    #define     B16clkD1_ctrl_ClkSwitch                        0x0000
    #define   LSb32clkD1_ctrl_ClkSwitch                           5
    #define   LSb16clkD1_ctrl_ClkSwitch                           5
    #define       bclkD1_ctrl_ClkSwitch                        1
    #define   MSK32clkD1_ctrl_ClkSwitch                           0x00000020
    #define        clkD1_ctrl_ClkSwitch_SrcClk                              0x0
    #define        clkD1_ctrl_ClkSwitch_DivClk                              0x1
    #define     BA_clkD1_ctrl_ClkD3Switch                      0x0000
    #define     B16clkD1_ctrl_ClkD3Switch                      0x0000
    #define   LSb32clkD1_ctrl_ClkD3Switch                         6
    #define   LSb16clkD1_ctrl_ClkD3Switch                         6
    #define       bclkD1_ctrl_ClkD3Switch                      1
    #define   MSK32clkD1_ctrl_ClkD3Switch                         0x00000040
    #define        clkD1_ctrl_ClkD3Switch_NonDiv3Clk                        0x0
    #define        clkD1_ctrl_ClkD3Switch_Div3Clk                           0x1
    #define     BA_clkD1_ctrl_ClkSel                           0x0000
    #define     B16clkD1_ctrl_ClkSel                           0x0000
    #define   LSb32clkD1_ctrl_ClkSel                              7
    #define   LSb16clkD1_ctrl_ClkSel                              7
    #define       bclkD1_ctrl_ClkSel                           3
    #define   MSK32clkD1_ctrl_ClkSel                              0x00000380
    #define        clkD1_ctrl_ClkSel_d2                                     0x1
    #define        clkD1_ctrl_ClkSel_d4                                     0x2
    #define        clkD1_ctrl_ClkSel_d6                                     0x3
    #define        clkD1_ctrl_ClkSel_d8                                     0x4
    #define        clkD1_ctrl_ClkSel_d12                                    0x5
    #define     RA_clkD2_ctrl                                  0x0000
    #define     BA_clkD2_ctrl_ClkEn                            0x0000
    #define     B16clkD2_ctrl_ClkEn                            0x0000
    #define   LSb32clkD2_ctrl_ClkEn                               0
    #define   LSb16clkD2_ctrl_ClkEn                               0
    #define       bclkD2_ctrl_ClkEn                            1
    #define   MSK32clkD2_ctrl_ClkEn                               0x00000001
    #define        clkD2_ctrl_ClkEn_enable                                  0x1
    #define        clkD2_ctrl_ClkEn_disable                                 0x0
    #define     BA_clkD2_ctrl_ClkPllSel                        0x0000
    #define     B16clkD2_ctrl_ClkPllSel                        0x0000
    #define   LSb32clkD2_ctrl_ClkPllSel                           1
    #define   LSb16clkD2_ctrl_ClkPllSel                           1
    #define       bclkD2_ctrl_ClkPllSel                        3
    #define   MSK32clkD2_ctrl_ClkPllSel                           0x0000000E
    #define        clkD2_ctrl_ClkPllSel_CLKSRC0                             0x0
    #define        clkD2_ctrl_ClkPllSel_CLKSRC1                             0x1
    #define        clkD2_ctrl_ClkPllSel_CLKSRC2                             0x2
    #define        clkD2_ctrl_ClkPllSel_CLKSRC3                             0x3
    #define        clkD2_ctrl_ClkPllSel_CLKSRC4                             0x4
    #define     BA_clkD2_ctrl_ClkPllSwitch                     0x0000
    #define     B16clkD2_ctrl_ClkPllSwitch                     0x0000
    #define   LSb32clkD2_ctrl_ClkPllSwitch                        4
    #define   LSb16clkD2_ctrl_ClkPllSwitch                        4
    #define       bclkD2_ctrl_ClkPllSwitch                     1
    #define   MSK32clkD2_ctrl_ClkPllSwitch                        0x00000010
    #define        clkD2_ctrl_ClkPllSwitch_SYSPLL                           0x0
    #define        clkD2_ctrl_ClkPllSwitch_ALTPLL                           0x1
    #define     BA_clkD2_ctrl_ClkSwitch                        0x0000
    #define     B16clkD2_ctrl_ClkSwitch                        0x0000
    #define   LSb32clkD2_ctrl_ClkSwitch                           5
    #define   LSb16clkD2_ctrl_ClkSwitch                           5
    #define       bclkD2_ctrl_ClkSwitch                        1
    #define   MSK32clkD2_ctrl_ClkSwitch                           0x00000020
    #define        clkD2_ctrl_ClkSwitch_SrcClk                              0x0
    #define        clkD2_ctrl_ClkSwitch_DivClk                              0x1
    #define     BA_clkD2_ctrl_ClkD3Switch                      0x0000
    #define     B16clkD2_ctrl_ClkD3Switch                      0x0000
    #define   LSb32clkD2_ctrl_ClkD3Switch                         6
    #define   LSb16clkD2_ctrl_ClkD3Switch                         6
    #define       bclkD2_ctrl_ClkD3Switch                      1
    #define   MSK32clkD2_ctrl_ClkD3Switch                         0x00000040
    #define        clkD2_ctrl_ClkD3Switch_NonDiv3Clk                        0x0
    #define        clkD2_ctrl_ClkD3Switch_Div3Clk                           0x1
    #define     BA_clkD2_ctrl_ClkSel                           0x0000
    #define     B16clkD2_ctrl_ClkSel                           0x0000
    #define   LSb32clkD2_ctrl_ClkSel                              7
    #define   LSb16clkD2_ctrl_ClkSel                              7
    #define       bclkD2_ctrl_ClkSel                           3
    #define   MSK32clkD2_ctrl_ClkSel                              0x00000380
    #define        clkD2_ctrl_ClkSel_d2                                     0x1
    #define        clkD2_ctrl_ClkSel_d4                                     0x2
    #define        clkD2_ctrl_ClkSel_d6                                     0x3
    #define        clkD2_ctrl_ClkSel_d8                                     0x4
    #define        clkD2_ctrl_ClkSel_d12                                    0x5
    #define        clkD2_ctrl_ClkSel_d24                                    0x6
    #define        clkD2_ctrl_ClkSel_d48                                    0x7
    #define     RA_clkD4_ctrl                                  0x0000
    #define     BA_clkD4_ctrl_ClkEn                            0x0000
    #define     B16clkD4_ctrl_ClkEn                            0x0000
    #define   LSb32clkD4_ctrl_ClkEn                               0
    #define   LSb16clkD4_ctrl_ClkEn                               0
    #define       bclkD4_ctrl_ClkEn                            1
    #define   MSK32clkD4_ctrl_ClkEn                               0x00000001
    #define        clkD4_ctrl_ClkEn_enable                                  0x1
    #define        clkD4_ctrl_ClkEn_disable                                 0x0
    #define     BA_clkD4_ctrl_ClkPllSel                        0x0000
    #define     B16clkD4_ctrl_ClkPllSel                        0x0000
    #define   LSb32clkD4_ctrl_ClkPllSel                           1
    #define   LSb16clkD4_ctrl_ClkPllSel                           1
    #define       bclkD4_ctrl_ClkPllSel                        3
    #define   MSK32clkD4_ctrl_ClkPllSel                           0x0000000E
    #define        clkD4_ctrl_ClkPllSel_CLKSRC0                             0x0
    #define        clkD4_ctrl_ClkPllSel_CLKSRC1                             0x1
    #define        clkD4_ctrl_ClkPllSel_CLKSRC2                             0x2
    #define        clkD4_ctrl_ClkPllSel_CLKSRC3                             0x3
    #define        clkD4_ctrl_ClkPllSel_CLKSRC4                             0x4
    #define     BA_clkD4_ctrl_ClkPllSwitch                     0x0000
    #define     B16clkD4_ctrl_ClkPllSwitch                     0x0000
    #define   LSb32clkD4_ctrl_ClkPllSwitch                        4
    #define   LSb16clkD4_ctrl_ClkPllSwitch                        4
    #define       bclkD4_ctrl_ClkPllSwitch                     1
    #define   MSK32clkD4_ctrl_ClkPllSwitch                        0x00000010
    #define        clkD4_ctrl_ClkPllSwitch_SYSPLL                           0x0
    #define        clkD4_ctrl_ClkPllSwitch_ALTPLL                           0x1
    #define     BA_clkD4_ctrl_ClkSwitch                        0x0000
    #define     B16clkD4_ctrl_ClkSwitch                        0x0000
    #define   LSb32clkD4_ctrl_ClkSwitch                           5
    #define   LSb16clkD4_ctrl_ClkSwitch                           5
    #define       bclkD4_ctrl_ClkSwitch                        1
    #define   MSK32clkD4_ctrl_ClkSwitch                           0x00000020
    #define        clkD4_ctrl_ClkSwitch_SrcClk                              0x0
    #define        clkD4_ctrl_ClkSwitch_DivClk                              0x1
    #define     BA_clkD4_ctrl_ClkD3Switch                      0x0000
    #define     B16clkD4_ctrl_ClkD3Switch                      0x0000
    #define   LSb32clkD4_ctrl_ClkD3Switch                         6
    #define   LSb16clkD4_ctrl_ClkD3Switch                         6
    #define       bclkD4_ctrl_ClkD3Switch                      1
    #define   MSK32clkD4_ctrl_ClkD3Switch                         0x00000040
    #define        clkD4_ctrl_ClkD3Switch_NonDiv3Clk                        0x0
    #define        clkD4_ctrl_ClkD3Switch_Div3Clk                           0x1
    #define     BA_clkD4_ctrl_ClkSel                           0x0000
    #define     B16clkD4_ctrl_ClkSel                           0x0000
    #define   LSb32clkD4_ctrl_ClkSel                              7
    #define   LSb16clkD4_ctrl_ClkSel                              7
    #define       bclkD4_ctrl_ClkSel                           3
    #define   MSK32clkD4_ctrl_ClkSel                              0x00000380
    #define        clkD4_ctrl_ClkSel_d2                                     0x1
    #define        clkD4_ctrl_ClkSel_d4                                     0x2
    #define        clkD4_ctrl_ClkSel_d6                                     0x3
    #define        clkD4_ctrl_ClkSel_d8                                     0x4
    #define        clkD4_ctrl_ClkSel_d12                                    0x5
    #define     RA_clkD6_ctrl                                  0x0000
    #define     BA_clkD6_ctrl_ClkEn                            0x0000
    #define     B16clkD6_ctrl_ClkEn                            0x0000
    #define   LSb32clkD6_ctrl_ClkEn                               0
    #define   LSb16clkD6_ctrl_ClkEn                               0
    #define       bclkD6_ctrl_ClkEn                            1
    #define   MSK32clkD6_ctrl_ClkEn                               0x00000001
    #define        clkD6_ctrl_ClkEn_enable                                  0x1
    #define        clkD6_ctrl_ClkEn_disable                                 0x0
    #define     BA_clkD6_ctrl_ClkPllSel                        0x0000
    #define     B16clkD6_ctrl_ClkPllSel                        0x0000
    #define   LSb32clkD6_ctrl_ClkPllSel                           1
    #define   LSb16clkD6_ctrl_ClkPllSel                           1
    #define       bclkD6_ctrl_ClkPllSel                        3
    #define   MSK32clkD6_ctrl_ClkPllSel                           0x0000000E
    #define        clkD6_ctrl_ClkPllSel_CLKSRC0                             0x0
    #define        clkD6_ctrl_ClkPllSel_CLKSRC1                             0x1
    #define        clkD6_ctrl_ClkPllSel_CLKSRC2                             0x2
    #define        clkD6_ctrl_ClkPllSel_CLKSRC3                             0x3
    #define        clkD6_ctrl_ClkPllSel_CLKSRC4                             0x4
    #define     BA_clkD6_ctrl_ClkPllSwitch                     0x0000
    #define     B16clkD6_ctrl_ClkPllSwitch                     0x0000
    #define   LSb32clkD6_ctrl_ClkPllSwitch                        4
    #define   LSb16clkD6_ctrl_ClkPllSwitch                        4
    #define       bclkD6_ctrl_ClkPllSwitch                     1
    #define   MSK32clkD6_ctrl_ClkPllSwitch                        0x00000010
    #define        clkD6_ctrl_ClkPllSwitch_SYSPLL                           0x0
    #define        clkD6_ctrl_ClkPllSwitch_ALTPLL                           0x1
    #define     BA_clkD6_ctrl_ClkSwitch                        0x0000
    #define     B16clkD6_ctrl_ClkSwitch                        0x0000
    #define   LSb32clkD6_ctrl_ClkSwitch                           5
    #define   LSb16clkD6_ctrl_ClkSwitch                           5
    #define       bclkD6_ctrl_ClkSwitch                        1
    #define   MSK32clkD6_ctrl_ClkSwitch                           0x00000020
    #define        clkD6_ctrl_ClkSwitch_SrcClk                              0x0
    #define        clkD6_ctrl_ClkSwitch_DivClk                              0x1
    #define     BA_clkD6_ctrl_ClkD3Switch                      0x0000
    #define     B16clkD6_ctrl_ClkD3Switch                      0x0000
    #define   LSb32clkD6_ctrl_ClkD3Switch                         6
    #define   LSb16clkD6_ctrl_ClkD3Switch                         6
    #define       bclkD6_ctrl_ClkD3Switch                      1
    #define   MSK32clkD6_ctrl_ClkD3Switch                         0x00000040
    #define        clkD6_ctrl_ClkD3Switch_NonDiv3Clk                        0x0
    #define        clkD6_ctrl_ClkD3Switch_Div3Clk                           0x1
    #define     BA_clkD6_ctrl_ClkSel                           0x0000
    #define     B16clkD6_ctrl_ClkSel                           0x0000
    #define   LSb32clkD6_ctrl_ClkSel                              7
    #define   LSb16clkD6_ctrl_ClkSel                              7
    #define       bclkD6_ctrl_ClkSel                           3
    #define   MSK32clkD6_ctrl_ClkSel                              0x00000380
    #define        clkD6_ctrl_ClkSel_d2                                     0x1
    #define        clkD6_ctrl_ClkSel_d4                                     0x2
    #define        clkD6_ctrl_ClkSel_d6                                     0x3
    #define        clkD6_ctrl_ClkSel_d8                                     0x4
    #define        clkD6_ctrl_ClkSel_d12                                    0x5
    #define     RA_clkD8_ctrl                                  0x0000
    #define     BA_clkD8_ctrl_ClkEn                            0x0000
    #define     B16clkD8_ctrl_ClkEn                            0x0000
    #define   LSb32clkD8_ctrl_ClkEn                               0
    #define   LSb16clkD8_ctrl_ClkEn                               0
    #define       bclkD8_ctrl_ClkEn                            1
    #define   MSK32clkD8_ctrl_ClkEn                               0x00000001
    #define        clkD8_ctrl_ClkEn_enable                                  0x1
    #define        clkD8_ctrl_ClkEn_disable                                 0x0
    #define     BA_clkD8_ctrl_ClkPllSel                        0x0000
    #define     B16clkD8_ctrl_ClkPllSel                        0x0000
    #define   LSb32clkD8_ctrl_ClkPllSel                           1
    #define   LSb16clkD8_ctrl_ClkPllSel                           1
    #define       bclkD8_ctrl_ClkPllSel                        3
    #define   MSK32clkD8_ctrl_ClkPllSel                           0x0000000E
    #define        clkD8_ctrl_ClkPllSel_CLKSRC0                             0x0
    #define        clkD8_ctrl_ClkPllSel_CLKSRC1                             0x1
    #define        clkD8_ctrl_ClkPllSel_CLKSRC2                             0x2
    #define        clkD8_ctrl_ClkPllSel_CLKSRC3                             0x3
    #define        clkD8_ctrl_ClkPllSel_CLKSRC4                             0x4
    #define     BA_clkD8_ctrl_ClkPllSwitch                     0x0000
    #define     B16clkD8_ctrl_ClkPllSwitch                     0x0000
    #define   LSb32clkD8_ctrl_ClkPllSwitch                        4
    #define   LSb16clkD8_ctrl_ClkPllSwitch                        4
    #define       bclkD8_ctrl_ClkPllSwitch                     1
    #define   MSK32clkD8_ctrl_ClkPllSwitch                        0x00000010
    #define        clkD8_ctrl_ClkPllSwitch_SYSPLL                           0x0
    #define        clkD8_ctrl_ClkPllSwitch_ALTPLL                           0x1
    #define     BA_clkD8_ctrl_ClkSwitch                        0x0000
    #define     B16clkD8_ctrl_ClkSwitch                        0x0000
    #define   LSb32clkD8_ctrl_ClkSwitch                           5
    #define   LSb16clkD8_ctrl_ClkSwitch                           5
    #define       bclkD8_ctrl_ClkSwitch                        1
    #define   MSK32clkD8_ctrl_ClkSwitch                           0x00000020
    #define        clkD8_ctrl_ClkSwitch_SrcClk                              0x0
    #define        clkD8_ctrl_ClkSwitch_DivClk                              0x1
    #define     BA_clkD8_ctrl_ClkD3Switch                      0x0000
    #define     B16clkD8_ctrl_ClkD3Switch                      0x0000
    #define   LSb32clkD8_ctrl_ClkD3Switch                         6
    #define   LSb16clkD8_ctrl_ClkD3Switch                         6
    #define       bclkD8_ctrl_ClkD3Switch                      1
    #define   MSK32clkD8_ctrl_ClkD3Switch                         0x00000040
    #define        clkD8_ctrl_ClkD3Switch_NonDiv3Clk                        0x0
    #define        clkD8_ctrl_ClkD3Switch_Div3Clk                           0x1
    #define     BA_clkD8_ctrl_ClkSel                           0x0000
    #define     B16clkD8_ctrl_ClkSel                           0x0000
    #define   LSb32clkD8_ctrl_ClkSel                              7
    #define   LSb16clkD8_ctrl_ClkSel                              7
    #define       bclkD8_ctrl_ClkSel                           3
    #define   MSK32clkD8_ctrl_ClkSel                              0x00000380
    #define        clkD8_ctrl_ClkSel_d2                                     0x1
    #define        clkD8_ctrl_ClkSel_d4                                     0x2
    #define        clkD8_ctrl_ClkSel_d6                                     0x3
    #define        clkD8_ctrl_ClkSel_d8                                     0x4
    #define        clkD8_ctrl_ClkSel_d12                                    0x5
    #define     RA_clkD12_ctrl                                 0x0000
    #define     BA_clkD12_ctrl_ClkEn                           0x0000
    #define     B16clkD12_ctrl_ClkEn                           0x0000
    #define   LSb32clkD12_ctrl_ClkEn                              0
    #define   LSb16clkD12_ctrl_ClkEn                              0
    #define       bclkD12_ctrl_ClkEn                           1
    #define   MSK32clkD12_ctrl_ClkEn                              0x00000001
    #define        clkD12_ctrl_ClkEn_enable                                 0x1
    #define        clkD12_ctrl_ClkEn_disable                                0x0
    #define     BA_clkD12_ctrl_ClkPllSel                       0x0000
    #define     B16clkD12_ctrl_ClkPllSel                       0x0000
    #define   LSb32clkD12_ctrl_ClkPllSel                          1
    #define   LSb16clkD12_ctrl_ClkPllSel                          1
    #define       bclkD12_ctrl_ClkPllSel                       3
    #define   MSK32clkD12_ctrl_ClkPllSel                          0x0000000E
    #define        clkD12_ctrl_ClkPllSel_CLKSRC0                            0x0
    #define        clkD12_ctrl_ClkPllSel_CLKSRC1                            0x1
    #define        clkD12_ctrl_ClkPllSel_CLKSRC2                            0x2
    #define        clkD12_ctrl_ClkPllSel_CLKSRC3                            0x3
    #define        clkD12_ctrl_ClkPllSel_CLKSRC4                            0x4
    #define     BA_clkD12_ctrl_ClkPllSwitch                    0x0000
    #define     B16clkD12_ctrl_ClkPllSwitch                    0x0000
    #define   LSb32clkD12_ctrl_ClkPllSwitch                       4
    #define   LSb16clkD12_ctrl_ClkPllSwitch                       4
    #define       bclkD12_ctrl_ClkPllSwitch                    1
    #define   MSK32clkD12_ctrl_ClkPllSwitch                       0x00000010
    #define        clkD12_ctrl_ClkPllSwitch_SYSPLL                          0x0
    #define        clkD12_ctrl_ClkPllSwitch_ALTPLL                          0x1
    #define     BA_clkD12_ctrl_ClkSwitch                       0x0000
    #define     B16clkD12_ctrl_ClkSwitch                       0x0000
    #define   LSb32clkD12_ctrl_ClkSwitch                          5
    #define   LSb16clkD12_ctrl_ClkSwitch                          5
    #define       bclkD12_ctrl_ClkSwitch                       1
    #define   MSK32clkD12_ctrl_ClkSwitch                          0x00000020
    #define        clkD12_ctrl_ClkSwitch_SrcClk                             0x0
    #define        clkD12_ctrl_ClkSwitch_DivClk                             0x1
    #define     BA_clkD12_ctrl_ClkD3Switch                     0x0000
    #define     B16clkD12_ctrl_ClkD3Switch                     0x0000
    #define   LSb32clkD12_ctrl_ClkD3Switch                        6
    #define   LSb16clkD12_ctrl_ClkD3Switch                        6
    #define       bclkD12_ctrl_ClkD3Switch                     1
    #define   MSK32clkD12_ctrl_ClkD3Switch                        0x00000040
    #define        clkD12_ctrl_ClkD3Switch_NonDiv3Clk                       0x0
    #define        clkD12_ctrl_ClkD3Switch_Div3Clk                          0x1
    #define     BA_clkD12_ctrl_ClkSel                          0x0000
    #define     B16clkD12_ctrl_ClkSel                          0x0000
    #define   LSb32clkD12_ctrl_ClkSel                             7
    #define   LSb16clkD12_ctrl_ClkSel                             7
    #define       bclkD12_ctrl_ClkSel                          3
    #define   MSK32clkD12_ctrl_ClkSel                             0x00000380
    #define        clkD12_ctrl_ClkSel_d2                                    0x1
    #define        clkD12_ctrl_ClkSel_d4                                    0x2
    #define        clkD12_ctrl_ClkSel_d6                                    0x3
    #define        clkD12_ctrl_ClkSel_d8                                    0x4
    #define        clkD12_ctrl_ClkSel_d12                                   0x5
    #define     RA_clkD12_ENOFF_ctrl                           0x0000
    #define     BA_clkD12_ENOFF_ctrl_ClkEn                     0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkEn                     0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkEn                        0
    #define   LSb16clkD12_ENOFF_ctrl_ClkEn                        0
    #define       bclkD12_ENOFF_ctrl_ClkEn                     1
    #define   MSK32clkD12_ENOFF_ctrl_ClkEn                        0x00000001
    #define        clkD12_ENOFF_ctrl_ClkEn_enable                           0x1
    #define        clkD12_ENOFF_ctrl_ClkEn_disable                          0x0
    #define     BA_clkD12_ENOFF_ctrl_ClkPllSel                 0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkPllSel                 0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkPllSel                    1
    #define   LSb16clkD12_ENOFF_ctrl_ClkPllSel                    1
    #define       bclkD12_ENOFF_ctrl_ClkPllSel                 3
    #define   MSK32clkD12_ENOFF_ctrl_ClkPllSel                    0x0000000E
    #define        clkD12_ENOFF_ctrl_ClkPllSel_CLKSRC0                      0x0
    #define        clkD12_ENOFF_ctrl_ClkPllSel_CLKSRC1                      0x1
    #define        clkD12_ENOFF_ctrl_ClkPllSel_CLKSRC2                      0x2
    #define        clkD12_ENOFF_ctrl_ClkPllSel_CLKSRC3                      0x3
    #define        clkD12_ENOFF_ctrl_ClkPllSel_CLKSRC4                      0x4
    #define     BA_clkD12_ENOFF_ctrl_ClkPllSwitch              0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkPllSwitch              0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkPllSwitch                 4
    #define   LSb16clkD12_ENOFF_ctrl_ClkPllSwitch                 4
    #define       bclkD12_ENOFF_ctrl_ClkPllSwitch              1
    #define   MSK32clkD12_ENOFF_ctrl_ClkPllSwitch                 0x00000010
    #define        clkD12_ENOFF_ctrl_ClkPllSwitch_SYSPLL                    0x0
    #define        clkD12_ENOFF_ctrl_ClkPllSwitch_ALTPLL                    0x1
    #define     BA_clkD12_ENOFF_ctrl_ClkSwitch                 0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkSwitch                 0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkSwitch                    5
    #define   LSb16clkD12_ENOFF_ctrl_ClkSwitch                    5
    #define       bclkD12_ENOFF_ctrl_ClkSwitch                 1
    #define   MSK32clkD12_ENOFF_ctrl_ClkSwitch                    0x00000020
    #define        clkD12_ENOFF_ctrl_ClkSwitch_SrcClk                       0x0
    #define        clkD12_ENOFF_ctrl_ClkSwitch_DivClk                       0x1
    #define     BA_clkD12_ENOFF_ctrl_ClkD3Switch               0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkD3Switch               0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkD3Switch                  6
    #define   LSb16clkD12_ENOFF_ctrl_ClkD3Switch                  6
    #define       bclkD12_ENOFF_ctrl_ClkD3Switch               1
    #define   MSK32clkD12_ENOFF_ctrl_ClkD3Switch                  0x00000040
    #define        clkD12_ENOFF_ctrl_ClkD3Switch_NonDiv3Clk                 0x0
    #define        clkD12_ENOFF_ctrl_ClkD3Switch_Div3Clk                    0x1
    #define     BA_clkD12_ENOFF_ctrl_ClkSel                    0x0000
    #define     B16clkD12_ENOFF_ctrl_ClkSel                    0x0000
    #define   LSb32clkD12_ENOFF_ctrl_ClkSel                       7
    #define   LSb16clkD12_ENOFF_ctrl_ClkSel                       7
    #define       bclkD12_ENOFF_ctrl_ClkSel                    3
    #define   MSK32clkD12_ENOFF_ctrl_ClkSel                       0x00000380
    #define        clkD12_ENOFF_ctrl_ClkSel_d2                              0x1
    #define        clkD12_ENOFF_ctrl_ClkSel_d4                              0x2
    #define        clkD12_ENOFF_ctrl_ClkSel_d6                              0x3
    #define        clkD12_ENOFF_ctrl_ClkSel_d8                              0x4
    #define        clkD12_ENOFF_ctrl_ClkSel_d12                             0x5
    #define     RA_PERIF_PHY_DBG_CTRL                          0x0000
    #define     BA_PERIF_PHY_DBG_CTRL_perif_dbg_sel            0x0000
    #define     B16PERIF_PHY_DBG_CTRL_perif_dbg_sel            0x0000
    #define   LSb32PERIF_PHY_DBG_CTRL_perif_dbg_sel               0
    #define   LSb16PERIF_PHY_DBG_CTRL_perif_dbg_sel               0
    #define       bPERIF_PHY_DBG_CTRL_perif_dbg_sel            3
    #define   MSK32PERIF_PHY_DBG_CTRL_perif_dbg_sel               0x00000007
    #define     RA_PERIF_IP_CTRL                               0x0004
    #define     BA_PERIF_IP_CTRL_RGMII_TXC_90DEG_SEL           0x0004
    #define     B16PERIF_IP_CTRL_RGMII_TXC_90DEG_SEL           0x0004
    #define   LSb32PERIF_IP_CTRL_RGMII_TXC_90DEG_SEL              0
    #define   LSb16PERIF_IP_CTRL_RGMII_TXC_90DEG_SEL              0
    #define       bPERIF_IP_CTRL_RGMII_TXC_90DEG_SEL           1
    #define   MSK32PERIF_IP_CTRL_RGMII_TXC_90DEG_SEL              0x00000001
    #define     RA_PERIF_RSERVED_CTRL0                         0x0008
    #define     BA_PERIF_RSERVED_CTRL0_ctrl                    0x0008
    #define     B16PERIF_RSERVED_CTRL0_ctrl                    0x0008
    #define   LSb32PERIF_RSERVED_CTRL0_ctrl                       0
    #define   LSb16PERIF_RSERVED_CTRL0_ctrl                       0
    #define       bPERIF_RSERVED_CTRL0_ctrl                    32
    #define   MSK32PERIF_RSERVED_CTRL0_ctrl                       0xFFFFFFFF
    #define     RA_PERIF_SDIO_TST_CTL                          0x000C
    #define     BA_PERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL    0x000C
    #define     B16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL    0x000C
    #define   LSb32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL       0
    #define   LSb16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL       0
    #define       bPERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL    1
    #define   MSK32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_INTF_SEL       0x00000001
    #define     BA_PERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE    0x000C
    #define     B16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE    0x000C
    #define   LSb32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE       1
    #define   LSb16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE       1
    #define       bPERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE    1
    #define   MSK32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_PAD_MODE       0x00000002
    #define     BA_PERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN    0x000C
    #define     B16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN    0x000C
    #define   LSb32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN       2
    #define   LSb16PERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN       2
    #define       bPERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN    1
    #define   MSK32PERIF_SDIO_TST_CTL_SDIO_PHY_TST_DLOUT_EN       0x00000004
    #define     RA_PERIF_EMMC_TST_CTL                          0x0010
    #define     BA_PERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL    0x0010
    #define     B16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL    0x0010
    #define   LSb32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL       0
    #define   LSb16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL       0
    #define       bPERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL    1
    #define   MSK32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_INTF_SEL       0x00000001
    #define     BA_PERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE    0x0010
    #define     B16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE    0x0010
    #define   LSb32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE       1
    #define   LSb16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE       1
    #define       bPERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE    1
    #define   MSK32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_PAD_MODE       0x00000002
    #define     BA_PERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN    0x0010
    #define     B16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN    0x0010
    #define   LSb32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN       2
    #define   LSb16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN       2
    #define       bPERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN    1
    #define   MSK32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_DLOUT_EN       0x00000004
    #define     BA_PERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN  0x0010
    #define     B16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN  0x0010
    #define   LSb32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN     3
    #define   LSb16PERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN     3
    #define       bPERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN  1
    #define   MSK32PERIF_EMMC_TST_CTL_EMMC_PHY_TST_LBT_RESETN     0x00000008
    #define     RA_Gbl_ProductId                               0x0000
    #define     BA_Gbl_ProductId_Id                            0x0000
    #define     B16Gbl_ProductId_Id                            0x0000
    #define   LSb32Gbl_ProductId_Id                               0
    #define   LSb16Gbl_ProductId_Id                               0
    #define       bGbl_ProductId_Id                            32
    #define   MSK32Gbl_ProductId_Id                               0xFFFFFFFF
    #define     RA_Gbl_ProductId_ext                           0x0004
    #define     BA_Gbl_ProductId_ext_ID_EXT                    0x0004
    #define     B16Gbl_ProductId_ext_ID_EXT                    0x0004
    #define   LSb32Gbl_ProductId_ext_ID_EXT                       0
    #define   LSb16Gbl_ProductId_ext_ID_EXT                       0
    #define       bGbl_ProductId_ext_ID_EXT                    8
    #define   MSK32Gbl_ProductId_ext_ID_EXT                       0x000000FF
    #define     RA_Gbl_INT_ID                                  0x0008
    #define     BA_Gbl_INT_ID_VALUE                            0x0008
    #define     B16Gbl_INT_ID_VALUE                            0x0008
    #define   LSb32Gbl_INT_ID_VALUE                               0
    #define   LSb16Gbl_INT_ID_VALUE                               0
    #define       bGbl_INT_ID_VALUE                            8
    #define   MSK32Gbl_INT_ID_VALUE                               0x000000FF
    #define     RA_Gbl_bootStrap                               0x000C
    #define     BA_Gbl_bootStrap_softwareStrap                 0x000C
    #define     B16Gbl_bootStrap_softwareStrap                 0x000C
    #define   LSb32Gbl_bootStrap_softwareStrap                    0
    #define   LSb16Gbl_bootStrap_softwareStrap                    0
    #define       bGbl_bootStrap_softwareStrap                 16
    #define   MSK32Gbl_bootStrap_softwareStrap                    0x0000FFFF
    #define     BA_Gbl_bootStrap_bootSrc                       0x000E
    #define     B16Gbl_bootStrap_bootSrc                       0x000E
    #define   LSb32Gbl_bootStrap_bootSrc                          16
    #define   LSb16Gbl_bootStrap_bootSrc                          0
    #define       bGbl_bootStrap_bootSrc                       2
    #define   MSK32Gbl_bootStrap_bootSrc                          0x00030000
    #define        Gbl_bootStrap_bootSrc_ROM_SPI_BOOT                       0x0
    #define        Gbl_bootStrap_bootSrc_ROM_NAND_BOOT                      0x1
    #define        Gbl_bootStrap_bootSrc_ROM_EMMC_BOOT                      0x2
    #define        Gbl_bootStrap_bootSrc_ROM_SPI_DIRECT_BOOT                0x3
    #define     BA_Gbl_bootStrap_cpuRstByps                    0x000E
    #define     B16Gbl_bootStrap_cpuRstByps                    0x000E
    #define   LSb32Gbl_bootStrap_cpuRstByps                       18
    #define   LSb16Gbl_bootStrap_cpuRstByps                       2
    #define       bGbl_bootStrap_cpuRstByps                    1
    #define   MSK32Gbl_bootStrap_cpuRstByps                       0x00040000
    #define        Gbl_bootStrap_cpuRstByps_CPU_INT_RST_BYPS                0x1
    #define        Gbl_bootStrap_cpuRstByps_CPU_INT_RST_EN                  0x0
    #define     BA_Gbl_bootStrap_pllPwrDown                    0x000E
    #define     B16Gbl_bootStrap_pllPwrDown                    0x000E
    #define   LSb32Gbl_bootStrap_pllPwrDown                       19
    #define   LSb16Gbl_bootStrap_pllPwrDown                       3
    #define       bGbl_bootStrap_pllPwrDown                    1
    #define   MSK32Gbl_bootStrap_pllPwrDown                       0x00080000
    #define        Gbl_bootStrap_pllPwrDown_PWR_DOWN                        0x1
    #define        Gbl_bootStrap_pllPwrDown_PWR_UP                          0x0
    #define     BA_Gbl_bootStrap_sysPll_0Byps                  0x000E
    #define     B16Gbl_bootStrap_sysPll_0Byps                  0x000E
    #define   LSb32Gbl_bootStrap_sysPll_0Byps                     20
    #define   LSb16Gbl_bootStrap_sysPll_0Byps                     4
    #define       bGbl_bootStrap_sysPll_0Byps                  1
    #define   MSK32Gbl_bootStrap_sysPll_0Byps                     0x00100000
    #define        Gbl_bootStrap_sysPll_0Byps_PLL_OUT                       0x0
    #define        Gbl_bootStrap_sysPll_0Byps_BYPS                          0x1
    #define     BA_Gbl_bootStrap_sysPll_1Byps                  0x000E
    #define     B16Gbl_bootStrap_sysPll_1Byps                  0x000E
    #define   LSb32Gbl_bootStrap_sysPll_1Byps                     21
    #define   LSb16Gbl_bootStrap_sysPll_1Byps                     5
    #define       bGbl_bootStrap_sysPll_1Byps                  1
    #define   MSK32Gbl_bootStrap_sysPll_1Byps                     0x00200000
    #define        Gbl_bootStrap_sysPll_1Byps_PLL_OUT                       0x0
    #define        Gbl_bootStrap_sysPll_1Byps_BYPS                          0x1
    #define     BA_Gbl_bootStrap_sysPll_2Byps                  0x000E
    #define     B16Gbl_bootStrap_sysPll_2Byps                  0x000E
    #define   LSb32Gbl_bootStrap_sysPll_2Byps                     22
    #define   LSb16Gbl_bootStrap_sysPll_2Byps                     6
    #define       bGbl_bootStrap_sysPll_2Byps                  1
    #define   MSK32Gbl_bootStrap_sysPll_2Byps                     0x00400000
    #define        Gbl_bootStrap_sysPll_2Byps_PLL_OUT                       0x0
    #define        Gbl_bootStrap_sysPll_2Byps_BYPS                          0x1
    #define     BA_Gbl_bootStrap_memPllByps                    0x000E
    #define     B16Gbl_bootStrap_memPllByps                    0x000E
    #define   LSb32Gbl_bootStrap_memPllByps                       23
    #define   LSb16Gbl_bootStrap_memPllByps                       7
    #define       bGbl_bootStrap_memPllByps                    1
    #define   MSK32Gbl_bootStrap_memPllByps                       0x00800000
    #define        Gbl_bootStrap_memPllByps_PLL_OUT                         0x0
    #define        Gbl_bootStrap_memPllByps_BYPS                            0x1
    #define     BA_Gbl_bootStrap_cpuPllByps                    0x000F
    #define     B16Gbl_bootStrap_cpuPllByps                    0x000E
    #define   LSb32Gbl_bootStrap_cpuPllByps                       24
    #define   LSb16Gbl_bootStrap_cpuPllByps                       8
    #define       bGbl_bootStrap_cpuPllByps                    1
    #define   MSK32Gbl_bootStrap_cpuPllByps                       0x01000000
    #define        Gbl_bootStrap_cpuPllByps_PLL_OUT                         0x0
    #define        Gbl_bootStrap_cpuPllByps_BYPS                            0x1
    #define     BA_Gbl_bootStrap_emmcV12Enable                 0x000F
    #define     B16Gbl_bootStrap_emmcV12Enable                 0x000E
    #define   LSb32Gbl_bootStrap_emmcV12Enable                    25
    #define   LSb16Gbl_bootStrap_emmcV12Enable                    9
    #define       bGbl_bootStrap_emmcV12Enable                 1
    #define   MSK32Gbl_bootStrap_emmcV12Enable                    0x02000000
    #define        Gbl_bootStrap_emmcV12Enable_V1R8                         0x0
    #define        Gbl_bootStrap_emmcV12Enable_V1R2                         0x1
    #define     BA_Gbl_bootStrap_ENG_EN                        0x000F
    #define     B16Gbl_bootStrap_ENG_EN                        0x000E
    #define   LSb32Gbl_bootStrap_ENG_EN                           26
    #define   LSb16Gbl_bootStrap_ENG_EN                           10
    #define       bGbl_bootStrap_ENG_EN                        1
    #define   MSK32Gbl_bootStrap_ENG_EN                           0x04000000
    #define        Gbl_bootStrap_ENG_EN_PRODUCTION_MODE                     0x0
    #define        Gbl_bootStrap_ENG_EN_DEVELOPE_MODE                       0x1
    #define     BA_Gbl_bootStrap_LEGACY_BOOT                   0x000F
    #define     B16Gbl_bootStrap_LEGACY_BOOT                   0x000E
    #define   LSb32Gbl_bootStrap_LEGACY_BOOT                      27
    #define   LSb16Gbl_bootStrap_LEGACY_BOOT                      11
    #define       bGbl_bootStrap_LEGACY_BOOT                   1
    #define   MSK32Gbl_bootStrap_LEGACY_BOOT                      0x08000000
    #define        Gbl_bootStrap_LEGACY_BOOT_FAST_BOOT_MODE                 0x0
    #define        Gbl_bootStrap_LEGACY_BOOT_LEGACY_BOOT_MODE               0x1
    #define     RA_Gbl_bootStrapEn                             0x0010
    #define     BA_Gbl_bootStrapEn_cpuRstBypsEn                0x0010
    #define     B16Gbl_bootStrapEn_cpuRstBypsEn                0x0010
    #define   LSb32Gbl_bootStrapEn_cpuRstBypsEn                   0
    #define   LSb16Gbl_bootStrapEn_cpuRstBypsEn                   0
    #define       bGbl_bootStrapEn_cpuRstBypsEn                1
    #define   MSK32Gbl_bootStrapEn_cpuRstBypsEn                   0x00000001
    #define        Gbl_bootStrapEn_cpuRstBypsEn_ENABLE                      0x1
    #define        Gbl_bootStrapEn_cpuRstBypsEn_DISABLE                     0x0
    #define     BA_Gbl_bootStrapEn_pllPwrDownEn                0x0010
    #define     B16Gbl_bootStrapEn_pllPwrDownEn                0x0010
    #define   LSb32Gbl_bootStrapEn_pllPwrDownEn                   1
    #define   LSb16Gbl_bootStrapEn_pllPwrDownEn                   1
    #define       bGbl_bootStrapEn_pllPwrDownEn                1
    #define   MSK32Gbl_bootStrapEn_pllPwrDownEn                   0x00000002
    #define        Gbl_bootStrapEn_pllPwrDownEn_ENABLE                      0x1
    #define        Gbl_bootStrapEn_pllPwrDownEn_DISABLE                     0x0
    #define     BA_Gbl_bootStrapEn_sysPLL_0BypsEn              0x0010
    #define     B16Gbl_bootStrapEn_sysPLL_0BypsEn              0x0010
    #define   LSb32Gbl_bootStrapEn_sysPLL_0BypsEn                 2
    #define   LSb16Gbl_bootStrapEn_sysPLL_0BypsEn                 2
    #define       bGbl_bootStrapEn_sysPLL_0BypsEn              1
    #define   MSK32Gbl_bootStrapEn_sysPLL_0BypsEn                 0x00000004
    #define        Gbl_bootStrapEn_sysPLL_0BypsEn_ENABLE                    0x1
    #define        Gbl_bootStrapEn_sysPLL_0BypsEn_DISABLE                   0x0
    #define     BA_Gbl_bootStrapEn_memPLLBypsEn                0x0010
    #define     B16Gbl_bootStrapEn_memPLLBypsEn                0x0010
    #define   LSb32Gbl_bootStrapEn_memPLLBypsEn                   3
    #define   LSb16Gbl_bootStrapEn_memPLLBypsEn                   3
    #define       bGbl_bootStrapEn_memPLLBypsEn                1
    #define   MSK32Gbl_bootStrapEn_memPLLBypsEn                   0x00000008
    #define        Gbl_bootStrapEn_memPLLBypsEn_ENABLE                      0x1
    #define        Gbl_bootStrapEn_memPLLBypsEn_DISABLE                     0x0
    #define     BA_Gbl_bootStrapEn_cpuPLLBypsEn                0x0010
    #define     B16Gbl_bootStrapEn_cpuPLLBypsEn                0x0010
    #define   LSb32Gbl_bootStrapEn_cpuPLLBypsEn                   4
    #define   LSb16Gbl_bootStrapEn_cpuPLLBypsEn                   4
    #define       bGbl_bootStrapEn_cpuPLLBypsEn                1
    #define   MSK32Gbl_bootStrapEn_cpuPLLBypsEn                   0x00000010
    #define        Gbl_bootStrapEn_cpuPLLBypsEn_ENABLE                      0x1
    #define        Gbl_bootStrapEn_cpuPLLBypsEn_DISABLE                     0x0
    #define     BA_Gbl_bootStrapEn_legacyBootEn                0x0010
    #define     B16Gbl_bootStrapEn_legacyBootEn                0x0010
    #define   LSb32Gbl_bootStrapEn_legacyBootEn                   5
    #define   LSb16Gbl_bootStrapEn_legacyBootEn                   5
    #define       bGbl_bootStrapEn_legacyBootEn                1
    #define   MSK32Gbl_bootStrapEn_legacyBootEn                   0x00000020
    #define        Gbl_bootStrapEn_legacyBootEn_ENABLE                      0x1
    #define        Gbl_bootStrapEn_legacyBootEn_DISABLE                     0x0
    #define     BA_Gbl_bootStrapEn_sysPLL_1BypsEn              0x0010
    #define     B16Gbl_bootStrapEn_sysPLL_1BypsEn              0x0010
    #define   LSb32Gbl_bootStrapEn_sysPLL_1BypsEn                 6
    #define   LSb16Gbl_bootStrapEn_sysPLL_1BypsEn                 6
    #define       bGbl_bootStrapEn_sysPLL_1BypsEn              1
    #define   MSK32Gbl_bootStrapEn_sysPLL_1BypsEn                 0x00000040
    #define        Gbl_bootStrapEn_sysPLL_1BypsEn_ENABLE                    0x1
    #define        Gbl_bootStrapEn_sysPLL_1BypsEn_DISABLE                   0x0
    #define     BA_Gbl_bootStrapEn_sysPLL_2BypsEn              0x0010
    #define     B16Gbl_bootStrapEn_sysPLL_2BypsEn              0x0010
    #define   LSb32Gbl_bootStrapEn_sysPLL_2BypsEn                 7
    #define   LSb16Gbl_bootStrapEn_sysPLL_2BypsEn                 7
    #define       bGbl_bootStrapEn_sysPLL_2BypsEn              1
    #define   MSK32Gbl_bootStrapEn_sysPLL_2BypsEn                 0x00000080
    #define        Gbl_bootStrapEn_sysPLL_2BypsEn_ENABLE                    0x1
    #define        Gbl_bootStrapEn_sysPLL_2BypsEn_DISABLE                   0x0
    #define     RA_Gbl_pkgSel                                  0x0014
    #define     BA_Gbl_pkgSel_DDR32bit                         0x0014
    #define     B16Gbl_pkgSel_DDR32bit                         0x0014
    #define   LSb32Gbl_pkgSel_DDR32bit                            0
    #define   LSb16Gbl_pkgSel_DDR32bit                            0
    #define       bGbl_pkgSel_DDR32bit                         1
    #define   MSK32Gbl_pkgSel_DDR32bit                            0x00000001
    #define     BA_Gbl_pkgSel_reserved                         0x0014
    #define     B16Gbl_pkgSel_reserved                         0x0014
    #define   LSb32Gbl_pkgSel_reserved                            1
    #define   LSb16Gbl_pkgSel_reserved                            1
    #define       bGbl_pkgSel_reserved                         1
    #define   MSK32Gbl_pkgSel_reserved                            0x00000002
    #define     RA_Gbl_chipCntl                                0x0040
    #define     BA_Gbl_chipCntl_DBG_SEL                        0x0040
    #define     B16Gbl_chipCntl_DBG_SEL                        0x0040
    #define   LSb32Gbl_chipCntl_DBG_SEL                           0
    #define   LSb16Gbl_chipCntl_DBG_SEL                           0
    #define       bGbl_chipCntl_DBG_SEL                        3
    #define   MSK32Gbl_chipCntl_DBG_SEL                           0x00000007
    #define     BA_Gbl_chipCntl_PLL_PADDBG_SEL                 0x0040
    #define     B16Gbl_chipCntl_PLL_PADDBG_SEL                 0x0040
    #define   LSb32Gbl_chipCntl_PLL_PADDBG_SEL                    3
    #define   LSb16Gbl_chipCntl_PLL_PADDBG_SEL                    3
    #define       bGbl_chipCntl_PLL_PADDBG_SEL                 2
    #define   MSK32Gbl_chipCntl_PLL_PADDBG_SEL                    0x00000018
    #define     BA_Gbl_chipCntl_TW1_SEL                        0x0040
    #define     B16Gbl_chipCntl_TW1_SEL                        0x0040
    #define   LSb32Gbl_chipCntl_TW1_SEL                           5
    #define   LSb16Gbl_chipCntl_TW1_SEL                           5
    #define       bGbl_chipCntl_TW1_SEL                        1
    #define   MSK32Gbl_chipCntl_TW1_SEL                           0x00000020
    #define     BA_Gbl_chipCntl_USBOTG_CLK_PLL_SEL             0x0040
    #define     B16Gbl_chipCntl_USBOTG_CLK_PLL_SEL             0x0040
    #define   LSb32Gbl_chipCntl_USBOTG_CLK_PLL_SEL                6
    #define   LSb16Gbl_chipCntl_USBOTG_CLK_PLL_SEL                6
    #define       bGbl_chipCntl_USBOTG_CLK_PLL_SEL             1
    #define   MSK32Gbl_chipCntl_USBOTG_CLK_PLL_SEL                0x00000040
    #define     RA_Gbl_stsCntl                                 0x0044
    #define     BA_Gbl_stsCntl_sts0TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts0TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts0TwoWire                        0
    #define   LSb16Gbl_stsCntl_sts0TwoWire                        0
    #define       bGbl_stsCntl_sts0TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts0TwoWire                        0x00000001
    #define     BA_Gbl_stsCntl_sts1TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts1TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts1TwoWire                        1
    #define   LSb16Gbl_stsCntl_sts1TwoWire                        1
    #define       bGbl_stsCntl_sts1TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts1TwoWire                        0x00000002
    #define     BA_Gbl_stsCntl_sts2TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts2TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts2TwoWire                        2
    #define   LSb16Gbl_stsCntl_sts2TwoWire                        2
    #define       bGbl_stsCntl_sts2TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts2TwoWire                        0x00000004
    #define     BA_Gbl_stsCntl_sts3TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts3TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts3TwoWire                        3
    #define   LSb16Gbl_stsCntl_sts3TwoWire                        3
    #define       bGbl_stsCntl_sts3TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts3TwoWire                        0x00000008
    #define     BA_Gbl_stsCntl_sts4TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts4TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts4TwoWire                        4
    #define   LSb16Gbl_stsCntl_sts4TwoWire                        4
    #define       bGbl_stsCntl_sts4TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts4TwoWire                        0x00000010
    #define     BA_Gbl_stsCntl_sts5TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts5TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts5TwoWire                        5
    #define   LSb16Gbl_stsCntl_sts5TwoWire                        5
    #define       bGbl_stsCntl_sts5TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts5TwoWire                        0x00000020
    #define     BA_Gbl_stsCntl_sts6TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts6TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts6TwoWire                        6
    #define   LSb16Gbl_stsCntl_sts6TwoWire                        6
    #define       bGbl_stsCntl_sts6TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts6TwoWire                        0x00000040
    #define     BA_Gbl_stsCntl_sts7TwoWire                     0x0044
    #define     B16Gbl_stsCntl_sts7TwoWire                     0x0044
    #define   LSb32Gbl_stsCntl_sts7TwoWire                        7
    #define   LSb16Gbl_stsCntl_sts7TwoWire                        7
    #define       bGbl_stsCntl_sts7TwoWire                     1
    #define   MSK32Gbl_stsCntl_sts7TwoWire                        0x00000080
    #define     RA_Gbl_sw_generic0                             0x0080
    #define     BA_Gbl_sw_generic0_swReg0                      0x0080
    #define     B16Gbl_sw_generic0_swReg0                      0x0080
    #define   LSb32Gbl_sw_generic0_swReg0                         0
    #define   LSb16Gbl_sw_generic0_swReg0                         0
    #define       bGbl_sw_generic0_swReg0                      32
    #define   MSK32Gbl_sw_generic0_swReg0                         0xFFFFFFFF
    #define     RA_Gbl_sw_generic1                             0x0084
    #define     BA_Gbl_sw_generic1_swReg1                      0x0084
    #define     B16Gbl_sw_generic1_swReg1                      0x0084
    #define   LSb32Gbl_sw_generic1_swReg1                         0
    #define   LSb16Gbl_sw_generic1_swReg1                         0
    #define       bGbl_sw_generic1_swReg1                      32
    #define   MSK32Gbl_sw_generic1_swReg1                         0xFFFFFFFF
    #define     RA_Gbl_sw_generic2                             0x0088
    #define     BA_Gbl_sw_generic2_swReg2                      0x0088
    #define     B16Gbl_sw_generic2_swReg2                      0x0088
    #define   LSb32Gbl_sw_generic2_swReg2                         0
    #define   LSb16Gbl_sw_generic2_swReg2                         0
    #define       bGbl_sw_generic2_swReg2                      32
    #define   MSK32Gbl_sw_generic2_swReg2                         0xFFFFFFFF
    #define     RA_Gbl_sw_generic3                             0x008C
    #define     BA_Gbl_sw_generic3_swReg3                      0x008C
    #define     B16Gbl_sw_generic3_swReg3                      0x008C
    #define   LSb32Gbl_sw_generic3_swReg3                         0
    #define   LSb16Gbl_sw_generic3_swReg3                         0
    #define       bGbl_sw_generic3_swReg3                      32
    #define   MSK32Gbl_sw_generic3_swReg3                         0xFFFFFFFF
    #define     RA_Gbl_RWTC_SOC                                0x0100
    #define     RA_Gbl_SRAM_PWR_EMMC                           0x010C
    #define     RA_Gbl_SRAM_PWR_SDIO                           0x0110
    #define     RA_Gbl_SRAM_PWR_USB2                           0x0114
    #define     RA_Gbl_SRAM_PWR_USB3                           0x0118
    #define     RA_Gbl_SRAM_PWR_PCIE                           0x011C
    #define     RA_Gbl_SRAM_PWR_GFX3D                          0x0120
    #define     RA_Gbl_SRAM_PWR_V4G                            0x0124
    #define     RA_Gbl_SRAM_PWR_H1                             0x0128
    #define     RA_Gbl_SRAM_PWR_SISS                           0x012C
    #define     RA_Gbl_SRAM_PWR_OVP                            0x0130
    #define     RA_Gbl_SRAM_PWR_GE                             0x0134
    #define     RA_Gbl_SRAM_PWR_PB                             0x0138
    #define     RA_Gbl_SRAM_PWR_NPU                            0x013C
    #define     RA_Gbl_SRAM_PWR_ISP                            0x0140
    #define     RA_Gbl_SRAM_PWR_MC                             0x0144
    #define     RA_Gbl_SRAM_PWR_ALM                            0x0148
    #define     RA_Gbl_FPGAR                                   0x0198
    #define     BA_Gbl_FPGAR_FPGAR                             0x0198
    #define     B16Gbl_FPGAR_FPGAR                             0x0198
    #define   LSb32Gbl_FPGAR_FPGAR                                0
    #define   LSb16Gbl_FPGAR_FPGAR                                0
    #define       bGbl_FPGAR_FPGAR                             32
    #define   MSK32Gbl_FPGAR_FPGAR                                0xFFFFFFFF
    #define     RA_Gbl_FPGARW                                  0x019C
    #define     BA_Gbl_FPGARW_FPGARW                           0x019C
    #define     B16Gbl_FPGARW_FPGARW                           0x019C
    #define   LSb32Gbl_FPGARW_FPGARW                              0
    #define   LSb16Gbl_FPGARW_FPGARW                              0
    #define       bGbl_FPGARW_FPGARW                           32
    #define   MSK32Gbl_FPGARW_FPGARW                              0xFFFFFFFF
    #define     RA_Gbl_sysPll_0                                0x0200
    #define     RA_Gbl_sysPll_1                                0x0220
    #define     RA_Gbl_sysPll_2                                0x0240
    #define     RA_Gbl_ResetTrigger                            0x0600
    #define     BA_Gbl_ResetTrigger_chipReset                  0x0600
    #define     B16Gbl_ResetTrigger_chipReset                  0x0600
    #define   LSb32Gbl_ResetTrigger_chipReset                     0
    #define   LSb16Gbl_ResetTrigger_chipReset                     0
    #define       bGbl_ResetTrigger_chipReset                  1
    #define   MSK32Gbl_ResetTrigger_chipReset                     0x00000001
    #define        Gbl_ResetTrigger_chipReset_assert                        0x1
    #define        Gbl_ResetTrigger_chipReset_deassert                      0x0
    #define     BA_Gbl_ResetTrigger_socDdrSyncReset            0x0600
    #define     B16Gbl_ResetTrigger_socDdrSyncReset            0x0600
    #define   LSb32Gbl_ResetTrigger_socDdrSyncReset               1
    #define   LSb16Gbl_ResetTrigger_socDdrSyncReset               1
    #define       bGbl_ResetTrigger_socDdrSyncReset            1
    #define   MSK32Gbl_ResetTrigger_socDdrSyncReset               0x00000002
    #define        Gbl_ResetTrigger_socDdrSyncReset_assert                  0x1
    #define        Gbl_ResetTrigger_socDdrSyncReset_deassert                0x0
    #define     RA_Gbl_ResetStatus                             0x0604
    #define     BA_Gbl_ResetStatus_ChipResetStatus             0x0604
    #define     B16Gbl_ResetStatus_ChipResetStatus             0x0604
    #define   LSb32Gbl_ResetStatus_ChipResetStatus                0
    #define   LSb16Gbl_ResetStatus_ChipResetStatus                0
    #define       bGbl_ResetStatus_ChipResetStatus             1
    #define   MSK32Gbl_ResetStatus_ChipResetStatus                0x00000001
    #define        Gbl_ResetStatus_ChipResetStatus_asserted                 0x1
    #define        Gbl_ResetStatus_ChipResetStatus_deasserted               0x0
    #define     BA_Gbl_ResetStatus_socDdrSyncResetStatus       0x0604
    #define     B16Gbl_ResetStatus_socDdrSyncResetStatus       0x0604
    #define   LSb32Gbl_ResetStatus_socDdrSyncResetStatus          1
    #define   LSb16Gbl_ResetStatus_socDdrSyncResetStatus          1
    #define       bGbl_ResetStatus_socDdrSyncResetStatus       1
    #define   MSK32Gbl_ResetStatus_socDdrSyncResetStatus          0x00000002
    #define        Gbl_ResetStatus_socDdrSyncResetStatus_asserted              0x1
    #define        Gbl_ResetStatus_socDdrSyncResetStatus_deasserted              0x0
    #define     RA_Gbl_WDTResetStatus                          0x060C
    #define     BA_Gbl_WDTResetStatus_wd0Status                0x060C
    #define     B16Gbl_WDTResetStatus_wd0Status                0x060C
    #define   LSb32Gbl_WDTResetStatus_wd0Status                   0
    #define   LSb16Gbl_WDTResetStatus_wd0Status                   0
    #define       bGbl_WDTResetStatus_wd0Status                1
    #define   MSK32Gbl_WDTResetStatus_wd0Status                   0x00000001
    #define        Gbl_WDTResetStatus_wd0Status_asserted                    0x1
    #define        Gbl_WDTResetStatus_wd0Status_deasserted                  0x0
    #define     BA_Gbl_WDTResetStatus_wd1Status                0x060C
    #define     B16Gbl_WDTResetStatus_wd1Status                0x060C
    #define   LSb32Gbl_WDTResetStatus_wd1Status                   1
    #define   LSb16Gbl_WDTResetStatus_wd1Status                   1
    #define       bGbl_WDTResetStatus_wd1Status                1
    #define   MSK32Gbl_WDTResetStatus_wd1Status                   0x00000002
    #define        Gbl_WDTResetStatus_wd1Status_asserted                    0x1
    #define        Gbl_WDTResetStatus_wd1Status_deasserted                  0x0
    #define     BA_Gbl_WDTResetStatus_wd2Status                0x060C
    #define     B16Gbl_WDTResetStatus_wd2Status                0x060C
    #define   LSb32Gbl_WDTResetStatus_wd2Status                   2
    #define   LSb16Gbl_WDTResetStatus_wd2Status                   2
    #define       bGbl_WDTResetStatus_wd2Status                1
    #define   MSK32Gbl_WDTResetStatus_wd2Status                   0x00000004
    #define        Gbl_WDTResetStatus_wd2Status_asserted                    0x1
    #define        Gbl_WDTResetStatus_wd2Status_deasserted                  0x0
    #define     RA_Gbl_avioReset                               0x0620
    #define     BA_Gbl_avioReset_SyncReset                     0x0620
    #define     B16Gbl_avioReset_SyncReset                     0x0620
    #define   LSb32Gbl_avioReset_SyncReset                        0
    #define   LSb16Gbl_avioReset_SyncReset                        0
    #define       bGbl_avioReset_SyncReset                     1
    #define   MSK32Gbl_avioReset_SyncReset                        0x00000001
    #define        Gbl_avioReset_SyncReset_assert                           0x1
    #define        Gbl_avioReset_SyncReset_deassert                         0x0
    #define     RA_Gbl_avioResetStatus                         0x0624
    #define     BA_Gbl_avioResetStatus_SyncReset               0x0624
    #define     B16Gbl_avioResetStatus_SyncReset               0x0624
    #define   LSb32Gbl_avioResetStatus_SyncReset                  0
    #define   LSb16Gbl_avioResetStatus_SyncReset                  0
    #define       bGbl_avioResetStatus_SyncReset               1
    #define   MSK32Gbl_avioResetStatus_SyncReset                  0x00000001
    #define        Gbl_avioResetStatus_SyncReset_assert                     0x1
    #define        Gbl_avioResetStatus_SyncReset_deassert                   0x0
    #define     RA_Gbl_gethRgmiiRstn                           0x0628
    #define     BA_Gbl_gethRgmiiRstn_SyncReset                 0x0628
    #define     B16Gbl_gethRgmiiRstn_SyncReset                 0x0628
    #define   LSb32Gbl_gethRgmiiRstn_SyncReset                    0
    #define   LSb16Gbl_gethRgmiiRstn_SyncReset                    0
    #define       bGbl_gethRgmiiRstn_SyncReset                 1
    #define   MSK32Gbl_gethRgmiiRstn_SyncReset                    0x00000001
    #define        Gbl_gethRgmiiRstn_SyncReset_assert                       0x1
    #define        Gbl_gethRgmiiRstn_SyncReset_deassert                     0x0
    #define     RA_Gbl_gethRgmiiResetStatus                    0x062C
    #define     BA_Gbl_gethRgmiiResetStatus_SyncReset          0x062C
    #define     B16Gbl_gethRgmiiResetStatus_SyncReset          0x062C
    #define   LSb32Gbl_gethRgmiiResetStatus_SyncReset             0
    #define   LSb16Gbl_gethRgmiiResetStatus_SyncReset             0
    #define       bGbl_gethRgmiiResetStatus_SyncReset          1
    #define   MSK32Gbl_gethRgmiiResetStatus_SyncReset             0x00000001
    #define        Gbl_gethRgmiiResetStatus_SyncReset_assert                0x1
    #define        Gbl_gethRgmiiResetStatus_SyncReset_deassert              0x0
    #define     RA_Gbl_gfx3DReset                              0x0630
    #define     BA_Gbl_gfx3DReset_SyncReset                    0x0630
    #define     B16Gbl_gfx3DReset_SyncReset                    0x0630
    #define   LSb32Gbl_gfx3DReset_SyncReset                       0
    #define   LSb16Gbl_gfx3DReset_SyncReset                       0
    #define       bGbl_gfx3DReset_SyncReset                    1
    #define   MSK32Gbl_gfx3DReset_SyncReset                       0x00000001
    #define        Gbl_gfx3DReset_SyncReset_assert                          0x1
    #define        Gbl_gfx3DReset_SyncReset_deassert                        0x0
    #define     RA_Gbl_gfx3DResetStatus                        0x0634
    #define     BA_Gbl_gfx3DResetStatus_SyncReset              0x0634
    #define     B16Gbl_gfx3DResetStatus_SyncReset              0x0634
    #define   LSb32Gbl_gfx3DResetStatus_SyncReset                 0
    #define   LSb16Gbl_gfx3DResetStatus_SyncReset                 0
    #define       bGbl_gfx3DResetStatus_SyncReset              1
    #define   MSK32Gbl_gfx3DResetStatus_SyncReset                 0x00000001
    #define        Gbl_gfx3DResetStatus_SyncReset_assert                    0x1
    #define        Gbl_gfx3DResetStatus_SyncReset_deassert                  0x0
    #define     RA_Gbl_decoderReset                            0x0640
    #define     BA_Gbl_decoderReset_SyncReset                  0x0640
    #define     B16Gbl_decoderReset_SyncReset                  0x0640
    #define   LSb32Gbl_decoderReset_SyncReset                     0
    #define   LSb16Gbl_decoderReset_SyncReset                     0
    #define       bGbl_decoderReset_SyncReset                  1
    #define   MSK32Gbl_decoderReset_SyncReset                     0x00000001
    #define        Gbl_decoderReset_SyncReset_assert                        0x1
    #define        Gbl_decoderReset_SyncReset_deassert                      0x0
    #define     RA_Gbl_decoderResetStatus                      0x0644
    #define     BA_Gbl_decoderResetStatus_SyncReset            0x0644
    #define     B16Gbl_decoderResetStatus_SyncReset            0x0644
    #define   LSb32Gbl_decoderResetStatus_SyncReset               0
    #define   LSb16Gbl_decoderResetStatus_SyncReset               0
    #define       bGbl_decoderResetStatus_SyncReset            1
    #define   MSK32Gbl_decoderResetStatus_SyncReset               0x00000001
    #define        Gbl_decoderResetStatus_SyncReset_assert                  0x1
    #define        Gbl_decoderResetStatus_SyncReset_deassert                0x0
    #define     RA_Gbl_encoderReset                            0x0650
    #define     BA_Gbl_encoderReset_SyncReset                  0x0650
    #define     B16Gbl_encoderReset_SyncReset                  0x0650
    #define   LSb32Gbl_encoderReset_SyncReset                     0
    #define   LSb16Gbl_encoderReset_SyncReset                     0
    #define       bGbl_encoderReset_SyncReset                  1
    #define   MSK32Gbl_encoderReset_SyncReset                     0x00000001
    #define        Gbl_encoderReset_SyncReset_assert                        0x1
    #define        Gbl_encoderReset_SyncReset_deassert                      0x0
    #define     RA_Gbl_encoderResetStatus                      0x0654
    #define     BA_Gbl_encoderResetStatus_SyncReset            0x0654
    #define     B16Gbl_encoderResetStatus_SyncReset            0x0654
    #define   LSb32Gbl_encoderResetStatus_SyncReset               0
    #define   LSb16Gbl_encoderResetStatus_SyncReset               0
    #define       bGbl_encoderResetStatus_SyncReset            1
    #define   MSK32Gbl_encoderResetStatus_SyncReset               0x00000001
    #define        Gbl_encoderResetStatus_SyncReset_assert                  0x1
    #define        Gbl_encoderResetStatus_SyncReset_deassert                0x0
    #define     RA_Gbl_ovpReset                                0x0660
    #define     BA_Gbl_ovpReset_SyncReset                      0x0660
    #define     B16Gbl_ovpReset_SyncReset                      0x0660
    #define   LSb32Gbl_ovpReset_SyncReset                         0
    #define   LSb16Gbl_ovpReset_SyncReset                         0
    #define       bGbl_ovpReset_SyncReset                      1
    #define   MSK32Gbl_ovpReset_SyncReset                         0x00000001
    #define        Gbl_ovpReset_SyncReset_assert                            0x1
    #define        Gbl_ovpReset_SyncReset_deassert                          0x0
    #define     RA_Gbl_ovpResetStatus                          0x0664
    #define     BA_Gbl_ovpResetStatus_SyncReset                0x0664
    #define     B16Gbl_ovpResetStatus_SyncReset                0x0664
    #define   LSb32Gbl_ovpResetStatus_SyncReset                   0
    #define   LSb16Gbl_ovpResetStatus_SyncReset                   0
    #define       bGbl_ovpResetStatus_SyncReset                1
    #define   MSK32Gbl_ovpResetStatus_SyncReset                   0x00000001
    #define        Gbl_ovpResetStatus_SyncReset_assert                      0x1
    #define        Gbl_ovpResetStatus_SyncReset_deassert                    0x0
    #define     RA_Gbl_npuReset                                0x0668
    #define     BA_Gbl_npuReset_SyncReset                      0x0668
    #define     B16Gbl_npuReset_SyncReset                      0x0668
    #define   LSb32Gbl_npuReset_SyncReset                         0
    #define   LSb16Gbl_npuReset_SyncReset                         0
    #define       bGbl_npuReset_SyncReset                      1
    #define   MSK32Gbl_npuReset_SyncReset                         0x00000001
    #define        Gbl_npuReset_SyncReset_assert                            0x1
    #define        Gbl_npuReset_SyncReset_deassert                          0x0
    #define     RA_Gbl_npuResetStatus                          0x066C
    #define     BA_Gbl_npuResetStatus_SyncReset                0x066C
    #define     B16Gbl_npuResetStatus_SyncReset                0x066C
    #define   LSb32Gbl_npuResetStatus_SyncReset                   0
    #define   LSb16Gbl_npuResetStatus_SyncReset                   0
    #define       bGbl_npuResetStatus_SyncReset                1
    #define   MSK32Gbl_npuResetStatus_SyncReset                   0x00000001
    #define        Gbl_npuResetStatus_SyncReset_assert                      0x1
    #define        Gbl_npuResetStatus_SyncReset_deassert                    0x0
    #define     RA_Gbl_almGRstn                                0x0670
    #define     BA_Gbl_almGRstn_SyncReset                      0x0670
    #define     B16Gbl_almGRstn_SyncReset                      0x0670
    #define   LSb32Gbl_almGRstn_SyncReset                         0
    #define   LSb16Gbl_almGRstn_SyncReset                         0
    #define       bGbl_almGRstn_SyncReset                      1
    #define   MSK32Gbl_almGRstn_SyncReset                         0x00000001
    #define        Gbl_almGRstn_SyncReset_assert                            0x1
    #define        Gbl_almGRstn_SyncReset_deassert                          0x0
    #define     RA_Gbl_almResetStatus                          0x0674
    #define     BA_Gbl_almResetStatus_SyncReset                0x0674
    #define     B16Gbl_almResetStatus_SyncReset                0x0674
    #define   LSb32Gbl_almResetStatus_SyncReset                   0
    #define   LSb16Gbl_almResetStatus_SyncReset                   0
    #define       bGbl_almResetStatus_SyncReset                1
    #define   MSK32Gbl_almResetStatus_SyncReset                   0x00000001
    #define        Gbl_almResetStatus_SyncReset_assert                      0x1
    #define        Gbl_almResetStatus_SyncReset_deassert                    0x0
    #define     RA_Gbl_perifReset                              0x0680
    #define     BA_Gbl_perifReset_SyncReset                    0x0680
    #define     B16Gbl_perifReset_SyncReset                    0x0680
    #define   LSb32Gbl_perifReset_SyncReset                       0
    #define   LSb16Gbl_perifReset_SyncReset                       0
    #define       bGbl_perifReset_SyncReset                    1
    #define   MSK32Gbl_perifReset_SyncReset                       0x00000001
    #define        Gbl_perifReset_SyncReset_assert                          0x1
    #define        Gbl_perifReset_SyncReset_deassert                        0x0
    #define     BA_Gbl_perifReset_ahbApbSyncReset              0x0680
    #define     B16Gbl_perifReset_ahbApbSyncReset              0x0680
    #define   LSb32Gbl_perifReset_ahbApbSyncReset                 1
    #define   LSb16Gbl_perifReset_ahbApbSyncReset                 1
    #define       bGbl_perifReset_ahbApbSyncReset              1
    #define   MSK32Gbl_perifReset_ahbApbSyncReset                 0x00000002
    #define        Gbl_perifReset_ahbApbSyncReset_assert                    0x1
    #define        Gbl_perifReset_ahbApbSyncReset_deassert                  0x0
    #define     BA_Gbl_perifReset_sdioSyncReset                0x0680
    #define     B16Gbl_perifReset_sdioSyncReset                0x0680
    #define   LSb32Gbl_perifReset_sdioSyncReset                   2
    #define   LSb16Gbl_perifReset_sdioSyncReset                   2
    #define       bGbl_perifReset_sdioSyncReset                1
    #define   MSK32Gbl_perifReset_sdioSyncReset                   0x00000004
    #define        Gbl_perifReset_sdioSyncReset_assert                      0x1
    #define        Gbl_perifReset_sdioSyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_tspSyncReset                 0x0680
    #define     B16Gbl_perifReset_tspSyncReset                 0x0680
    #define   LSb32Gbl_perifReset_tspSyncReset                    3
    #define   LSb16Gbl_perifReset_tspSyncReset                    3
    #define       bGbl_perifReset_tspSyncReset                 1
    #define   MSK32Gbl_perifReset_tspSyncReset                    0x00000008
    #define        Gbl_perifReset_tspSyncReset_assert                       0x1
    #define        Gbl_perifReset_tspSyncReset_deassert                     0x0
    #define     BA_Gbl_perifReset_tsSSSyncReset                0x0680
    #define     B16Gbl_perifReset_tsSSSyncReset                0x0680
    #define   LSb32Gbl_perifReset_tsSSSyncReset                   4
    #define   LSb16Gbl_perifReset_tsSSSyncReset                   4
    #define       bGbl_perifReset_tsSSSyncReset                1
    #define   MSK32Gbl_perifReset_tsSSSyncReset                   0x00000010
    #define        Gbl_perifReset_tsSSSyncReset_assert                      0x1
    #define        Gbl_perifReset_tsSSSyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_nskSyncReset                 0x0680
    #define     B16Gbl_perifReset_nskSyncReset                 0x0680
    #define   LSb32Gbl_perifReset_nskSyncReset                    5
    #define   LSb16Gbl_perifReset_nskSyncReset                    5
    #define       bGbl_perifReset_nskSyncReset                 1
    #define   MSK32Gbl_perifReset_nskSyncReset                    0x00000020
    #define        Gbl_perifReset_nskSyncReset_assert                       0x1
    #define        Gbl_perifReset_nskSyncReset_deassert                     0x0
    #define     BA_Gbl_perifReset_nocsSyncReset                0x0680
    #define     B16Gbl_perifReset_nocsSyncReset                0x0680
    #define   LSb32Gbl_perifReset_nocsSyncReset                   6
    #define   LSb16Gbl_perifReset_nocsSyncReset                   6
    #define       bGbl_perifReset_nocsSyncReset                1
    #define   MSK32Gbl_perifReset_nocsSyncReset                   0x00000040
    #define        Gbl_perifReset_nocsSyncReset_assert                      0x1
    #define        Gbl_perifReset_nocsSyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_bcmSyncReset                 0x0680
    #define     B16Gbl_perifReset_bcmSyncReset                 0x0680
    #define   LSb32Gbl_perifReset_bcmSyncReset                    7
    #define   LSb16Gbl_perifReset_bcmSyncReset                    7
    #define       bGbl_perifReset_bcmSyncReset                 1
    #define   MSK32Gbl_perifReset_bcmSyncReset                    0x00000080
    #define        Gbl_perifReset_bcmSyncReset_assert                       0x1
    #define        Gbl_perifReset_bcmSyncReset_deassert                     0x0
    #define     BA_Gbl_perifReset_atbSyncReset                 0x0681
    #define     B16Gbl_perifReset_atbSyncReset                 0x0680
    #define   LSb32Gbl_perifReset_atbSyncReset                    8
    #define   LSb16Gbl_perifReset_atbSyncReset                    8
    #define       bGbl_perifReset_atbSyncReset                 1
    #define   MSK32Gbl_perifReset_atbSyncReset                    0x00000100
    #define        Gbl_perifReset_atbSyncReset_assert                       0x1
    #define        Gbl_perifReset_atbSyncReset_deassert                     0x0
    #define     BA_Gbl_perifReset_usb0SyncReset                0x0681
    #define     B16Gbl_perifReset_usb0SyncReset                0x0680
    #define   LSb32Gbl_perifReset_usb0SyncReset                   9
    #define   LSb16Gbl_perifReset_usb0SyncReset                   9
    #define       bGbl_perifReset_usb0SyncReset                1
    #define   MSK32Gbl_perifReset_usb0SyncReset                   0x00000200
    #define        Gbl_perifReset_usb0SyncReset_assert                      0x1
    #define        Gbl_perifReset_usb0SyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_usb3SyncReset                0x0681
    #define     B16Gbl_perifReset_usb3SyncReset                0x0680
    #define   LSb32Gbl_perifReset_usb3SyncReset                   10
    #define   LSb16Gbl_perifReset_usb3SyncReset                   10
    #define       bGbl_perifReset_usb3SyncReset                1
    #define   MSK32Gbl_perifReset_usb3SyncReset                   0x00000400
    #define        Gbl_perifReset_usb3SyncReset_assert                      0x1
    #define        Gbl_perifReset_usb3SyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_emmcSyncReset                0x0681
    #define     B16Gbl_perifReset_emmcSyncReset                0x0680
    #define   LSb32Gbl_perifReset_emmcSyncReset                   11
    #define   LSb16Gbl_perifReset_emmcSyncReset                   11
    #define       bGbl_perifReset_emmcSyncReset                1
    #define   MSK32Gbl_perifReset_emmcSyncReset                   0x00000800
    #define        Gbl_perifReset_emmcSyncReset_assert                      0x1
    #define        Gbl_perifReset_emmcSyncReset_deassert                    0x0
    #define     BA_Gbl_perifReset_pBridgeSyncReset             0x0681
    #define     B16Gbl_perifReset_pBridgeSyncReset             0x0680
    #define   LSb32Gbl_perifReset_pBridgeSyncReset                12
    #define   LSb16Gbl_perifReset_pBridgeSyncReset                12
    #define       bGbl_perifReset_pBridgeSyncReset             1
    #define   MSK32Gbl_perifReset_pBridgeSyncReset                0x00001000
    #define        Gbl_perifReset_pBridgeSyncReset_assert                   0x1
    #define        Gbl_perifReset_pBridgeSyncReset_deassert                 0x0
    #define     BA_Gbl_perifReset_ifcpSyncReset                0x0681
    #define     B16Gbl_perifReset_ifcpSyncReset                0x0680
    #define   LSb32Gbl_perifReset_ifcpSyncReset                   13
    #define   LSb16Gbl_perifReset_ifcpSyncReset                   13
    #define       bGbl_perifReset_ifcpSyncReset                1
    #define   MSK32Gbl_perifReset_ifcpSyncReset                   0x00002000
    #define        Gbl_perifReset_ifcpSyncReset_assert                      0x1
    #define        Gbl_perifReset_ifcpSyncReset_deassert                    0x0
    #define     RA_Gbl_perifResetStatus                        0x0684
    #define     BA_Gbl_perifResetStatus_SyncReset              0x0684
    #define     B16Gbl_perifResetStatus_SyncReset              0x0684
    #define   LSb32Gbl_perifResetStatus_SyncReset                 0
    #define   LSb16Gbl_perifResetStatus_SyncReset                 0
    #define       bGbl_perifResetStatus_SyncReset              1
    #define   MSK32Gbl_perifResetStatus_SyncReset                 0x00000001
    #define        Gbl_perifResetStatus_SyncReset_assert                    0x1
    #define        Gbl_perifResetStatus_SyncReset_deassert                  0x0
    #define     BA_Gbl_perifResetStatus_ahbApbSyncReset        0x0684
    #define     B16Gbl_perifResetStatus_ahbApbSyncReset        0x0684
    #define   LSb32Gbl_perifResetStatus_ahbApbSyncReset           1
    #define   LSb16Gbl_perifResetStatus_ahbApbSyncReset           1
    #define       bGbl_perifResetStatus_ahbApbSyncReset        1
    #define   MSK32Gbl_perifResetStatus_ahbApbSyncReset           0x00000002
    #define        Gbl_perifResetStatus_ahbApbSyncReset_assert              0x1
    #define        Gbl_perifResetStatus_ahbApbSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_sdioSyncReset          0x0684
    #define     B16Gbl_perifResetStatus_sdioSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_sdioSyncReset             2
    #define   LSb16Gbl_perifResetStatus_sdioSyncReset             2
    #define       bGbl_perifResetStatus_sdioSyncReset          1
    #define   MSK32Gbl_perifResetStatus_sdioSyncReset             0x00000004
    #define        Gbl_perifResetStatus_sdioSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_sdioSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_tspSyncReset           0x0684
    #define     B16Gbl_perifResetStatus_tspSyncReset           0x0684
    #define   LSb32Gbl_perifResetStatus_tspSyncReset              3
    #define   LSb16Gbl_perifResetStatus_tspSyncReset              3
    #define       bGbl_perifResetStatus_tspSyncReset           1
    #define   MSK32Gbl_perifResetStatus_tspSyncReset              0x00000008
    #define        Gbl_perifResetStatus_tspSyncReset_assert                 0x1
    #define        Gbl_perifResetStatus_tspSyncReset_deassert               0x0
    #define     BA_Gbl_perifResetStatus_tsSSSyncReset          0x0684
    #define     B16Gbl_perifResetStatus_tsSSSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_tsSSSyncReset             4
    #define   LSb16Gbl_perifResetStatus_tsSSSyncReset             4
    #define       bGbl_perifResetStatus_tsSSSyncReset          1
    #define   MSK32Gbl_perifResetStatus_tsSSSyncReset             0x00000010
    #define        Gbl_perifResetStatus_tsSSSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_tsSSSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_nskSyncReset           0x0684
    #define     B16Gbl_perifResetStatus_nskSyncReset           0x0684
    #define   LSb32Gbl_perifResetStatus_nskSyncReset              5
    #define   LSb16Gbl_perifResetStatus_nskSyncReset              5
    #define       bGbl_perifResetStatus_nskSyncReset           1
    #define   MSK32Gbl_perifResetStatus_nskSyncReset              0x00000020
    #define        Gbl_perifResetStatus_nskSyncReset_assert                 0x1
    #define        Gbl_perifResetStatus_nskSyncReset_deassert               0x0
    #define     BA_Gbl_perifResetStatus_nocsSyncReset          0x0684
    #define     B16Gbl_perifResetStatus_nocsSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_nocsSyncReset             6
    #define   LSb16Gbl_perifResetStatus_nocsSyncReset             6
    #define       bGbl_perifResetStatus_nocsSyncReset          1
    #define   MSK32Gbl_perifResetStatus_nocsSyncReset             0x00000040
    #define        Gbl_perifResetStatus_nocsSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_nocsSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_bcmSyncReset           0x0684
    #define     B16Gbl_perifResetStatus_bcmSyncReset           0x0684
    #define   LSb32Gbl_perifResetStatus_bcmSyncReset              7
    #define   LSb16Gbl_perifResetStatus_bcmSyncReset              7
    #define       bGbl_perifResetStatus_bcmSyncReset           1
    #define   MSK32Gbl_perifResetStatus_bcmSyncReset              0x00000080
    #define        Gbl_perifResetStatus_bcmSyncReset_assert                 0x1
    #define        Gbl_perifResetStatus_bcmSyncReset_deassert               0x0
    #define     BA_Gbl_perifResetStatus_atbSyncReset           0x0685
    #define     B16Gbl_perifResetStatus_atbSyncReset           0x0684
    #define   LSb32Gbl_perifResetStatus_atbSyncReset              8
    #define   LSb16Gbl_perifResetStatus_atbSyncReset              8
    #define       bGbl_perifResetStatus_atbSyncReset           1
    #define   MSK32Gbl_perifResetStatus_atbSyncReset              0x00000100
    #define        Gbl_perifResetStatus_atbSyncReset_assert                 0x1
    #define        Gbl_perifResetStatus_atbSyncReset_deassert               0x0
    #define     BA_Gbl_perifResetStatus_usb0SyncReset          0x0685
    #define     B16Gbl_perifResetStatus_usb0SyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_usb0SyncReset             9
    #define   LSb16Gbl_perifResetStatus_usb0SyncReset             9
    #define       bGbl_perifResetStatus_usb0SyncReset          1
    #define   MSK32Gbl_perifResetStatus_usb0SyncReset             0x00000200
    #define        Gbl_perifResetStatus_usb0SyncReset_assert                0x1
    #define        Gbl_perifResetStatus_usb0SyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_usb3SyncReset          0x0685
    #define     B16Gbl_perifResetStatus_usb3SyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_usb3SyncReset             10
    #define   LSb16Gbl_perifResetStatus_usb3SyncReset             10
    #define       bGbl_perifResetStatus_usb3SyncReset          1
    #define   MSK32Gbl_perifResetStatus_usb3SyncReset             0x00000400
    #define        Gbl_perifResetStatus_usb3SyncReset_assert                0x1
    #define        Gbl_perifResetStatus_usb3SyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_emmcSyncReset          0x0685
    #define     B16Gbl_perifResetStatus_emmcSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_emmcSyncReset             11
    #define   LSb16Gbl_perifResetStatus_emmcSyncReset             11
    #define       bGbl_perifResetStatus_emmcSyncReset          1
    #define   MSK32Gbl_perifResetStatus_emmcSyncReset             0x00000800
    #define        Gbl_perifResetStatus_emmcSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_emmcSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_pBridgeSyncReset       0x0685
    #define     B16Gbl_perifResetStatus_pBridgeSyncReset       0x0684
    #define   LSb32Gbl_perifResetStatus_pBridgeSyncReset          12
    #define   LSb16Gbl_perifResetStatus_pBridgeSyncReset          12
    #define       bGbl_perifResetStatus_pBridgeSyncReset       1
    #define   MSK32Gbl_perifResetStatus_pBridgeSyncReset          0x00001000
    #define        Gbl_perifResetStatus_pBridgeSyncReset_assert              0x1
    #define        Gbl_perifResetStatus_pBridgeSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_tsioSyncReset          0x0685
    #define     B16Gbl_perifResetStatus_tsioSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_tsioSyncReset             13
    #define   LSb16Gbl_perifResetStatus_tsioSyncReset             13
    #define       bGbl_perifResetStatus_tsioSyncReset          1
    #define   MSK32Gbl_perifResetStatus_tsioSyncReset             0x00002000
    #define        Gbl_perifResetStatus_tsioSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_tsioSyncReset_deassert              0x0
    #define     BA_Gbl_perifResetStatus_ifcpSyncReset          0x0685
    #define     B16Gbl_perifResetStatus_ifcpSyncReset          0x0684
    #define   LSb32Gbl_perifResetStatus_ifcpSyncReset             14
    #define   LSb16Gbl_perifResetStatus_ifcpSyncReset             14
    #define       bGbl_perifResetStatus_ifcpSyncReset          1
    #define   MSK32Gbl_perifResetStatus_ifcpSyncReset             0x00004000
    #define        Gbl_perifResetStatus_ifcpSyncReset_assert                0x1
    #define        Gbl_perifResetStatus_ifcpSyncReset_deassert              0x0
    #define     RA_Gbl_perifStickyResetN                       0x0688
    #define     BA_Gbl_perifStickyResetN_usb3PhyRstn           0x0688
    #define     B16Gbl_perifStickyResetN_usb3PhyRstn           0x0688
    #define   LSb32Gbl_perifStickyResetN_usb3PhyRstn              0
    #define   LSb16Gbl_perifStickyResetN_usb3PhyRstn              0
    #define       bGbl_perifStickyResetN_usb3PhyRstn           1
    #define   MSK32Gbl_perifStickyResetN_usb3PhyRstn              0x00000001
    #define        Gbl_perifStickyResetN_usb3PhyRstn_asserted               0x0
    #define        Gbl_perifStickyResetN_usb3PhyRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_pcie0Rstn             0x0688
    #define     B16Gbl_perifStickyResetN_pcie0Rstn             0x0688
    #define   LSb32Gbl_perifStickyResetN_pcie0Rstn                1
    #define   LSb16Gbl_perifStickyResetN_pcie0Rstn                1
    #define       bGbl_perifStickyResetN_pcie0Rstn             1
    #define   MSK32Gbl_perifStickyResetN_pcie0Rstn                0x00000002
    #define        Gbl_perifStickyResetN_pcie0Rstn_asserted                 0x0
    #define        Gbl_perifStickyResetN_pcie0Rstn_deasserted               0x1
    #define     BA_Gbl_perifStickyResetN_usb0PhyRstn           0x0688
    #define     B16Gbl_perifStickyResetN_usb0PhyRstn           0x0688
    #define   LSb32Gbl_perifStickyResetN_usb0PhyRstn              2
    #define   LSb16Gbl_perifStickyResetN_usb0PhyRstn              2
    #define       bGbl_perifStickyResetN_usb0PhyRstn           1
    #define   MSK32Gbl_perifStickyResetN_usb0PhyRstn              0x00000004
    #define        Gbl_perifStickyResetN_usb0PhyRstn_asserted               0x0
    #define        Gbl_perifStickyResetN_usb0PhyRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_usb0CoreRstn          0x0688
    #define     B16Gbl_perifStickyResetN_usb0CoreRstn          0x0688
    #define   LSb32Gbl_perifStickyResetN_usb0CoreRstn             3
    #define   LSb16Gbl_perifStickyResetN_usb0CoreRstn             3
    #define       bGbl_perifStickyResetN_usb0CoreRstn          1
    #define   MSK32Gbl_perifStickyResetN_usb0CoreRstn             0x00000008
    #define        Gbl_perifStickyResetN_usb0CoreRstn_asserted              0x0
    #define        Gbl_perifStickyResetN_usb0CoreRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_usb0MahbRstn          0x0688
    #define     B16Gbl_perifStickyResetN_usb0MahbRstn          0x0688
    #define   LSb32Gbl_perifStickyResetN_usb0MahbRstn             4
    #define   LSb16Gbl_perifStickyResetN_usb0MahbRstn             4
    #define       bGbl_perifStickyResetN_usb0MahbRstn          1
    #define   MSK32Gbl_perifStickyResetN_usb0MahbRstn             0x00000010
    #define        Gbl_perifStickyResetN_usb0MahbRstn_asserted              0x0
    #define        Gbl_perifStickyResetN_usb0MahbRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_sdioPhyRstn           0x0688
    #define     B16Gbl_perifStickyResetN_sdioPhyRstn           0x0688
    #define   LSb32Gbl_perifStickyResetN_sdioPhyRstn              5
    #define   LSb16Gbl_perifStickyResetN_sdioPhyRstn              5
    #define       bGbl_perifStickyResetN_sdioPhyRstn           1
    #define   MSK32Gbl_perifStickyResetN_sdioPhyRstn              0x00000020
    #define        Gbl_perifStickyResetN_sdioPhyRstn_asserted               0x0
    #define        Gbl_perifStickyResetN_sdioPhyRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_emmcPhyRstn           0x0688
    #define     B16Gbl_perifStickyResetN_emmcPhyRstn           0x0688
    #define   LSb32Gbl_perifStickyResetN_emmcPhyRstn              6
    #define   LSb16Gbl_perifStickyResetN_emmcPhyRstn              6
    #define       bGbl_perifStickyResetN_emmcPhyRstn           1
    #define   MSK32Gbl_perifStickyResetN_emmcPhyRstn              0x00000040
    #define        Gbl_perifStickyResetN_emmcPhyRstn_asserted               0x0
    #define        Gbl_perifStickyResetN_emmcPhyRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_pciePhyRstn           0x0688
    #define     B16Gbl_perifStickyResetN_pciePhyRstn           0x0688
    #define   LSb32Gbl_perifStickyResetN_pciePhyRstn              7
    #define   LSb16Gbl_perifStickyResetN_pciePhyRstn              7
    #define       bGbl_perifStickyResetN_pciePhyRstn           1
    #define   MSK32Gbl_perifStickyResetN_pciePhyRstn              0x00000080
    #define        Gbl_perifStickyResetN_pciePhyRstn_asserted               0x0
    #define        Gbl_perifStickyResetN_pciePhyRstn_deasserted              0x1
    #define     BA_Gbl_perifStickyResetN_ispGRstn              0x0689
    #define     B16Gbl_perifStickyResetN_ispGRstn              0x0688
    #define   LSb32Gbl_perifStickyResetN_ispGRstn                 8
    #define   LSb16Gbl_perifStickyResetN_ispGRstn                 8
    #define       bGbl_perifStickyResetN_ispGRstn              1
    #define   MSK32Gbl_perifStickyResetN_ispGRstn                 0x00000100
    #define        Gbl_perifStickyResetN_ispGRstn_asserted                  0x0
    #define        Gbl_perifStickyResetN_ispGRstn_deasserted                0x1
    #define     RA_Gbl_apbPerifResetTrigger                    0x068C
    #define     BA_Gbl_apbPerifResetTrigger_uart0SyncReset     0x068C
    #define     B16Gbl_apbPerifResetTrigger_uart0SyncReset     0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_uart0SyncReset        0
    #define   LSb16Gbl_apbPerifResetTrigger_uart0SyncReset        0
    #define       bGbl_apbPerifResetTrigger_uart0SyncReset     1
    #define   MSK32Gbl_apbPerifResetTrigger_uart0SyncReset        0x00000001
    #define        Gbl_apbPerifResetTrigger_uart0SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_uart0SyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_uart1SyncReset     0x068C
    #define     B16Gbl_apbPerifResetTrigger_uart1SyncReset     0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_uart1SyncReset        1
    #define   LSb16Gbl_apbPerifResetTrigger_uart1SyncReset        1
    #define       bGbl_apbPerifResetTrigger_uart1SyncReset     1
    #define   MSK32Gbl_apbPerifResetTrigger_uart1SyncReset        0x00000002
    #define        Gbl_apbPerifResetTrigger_uart1SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_uart1SyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_i2c0SyncReset      0x068C
    #define     B16Gbl_apbPerifResetTrigger_i2c0SyncReset      0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_i2c0SyncReset         2
    #define   LSb16Gbl_apbPerifResetTrigger_i2c0SyncReset         2
    #define       bGbl_apbPerifResetTrigger_i2c0SyncReset      1
    #define   MSK32Gbl_apbPerifResetTrigger_i2c0SyncReset         0x00000004
    #define        Gbl_apbPerifResetTrigger_i2c0SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_i2c0SyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_i2c1SyncReset      0x068C
    #define     B16Gbl_apbPerifResetTrigger_i2c1SyncReset      0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_i2c1SyncReset         3
    #define   LSb16Gbl_apbPerifResetTrigger_i2c1SyncReset         3
    #define       bGbl_apbPerifResetTrigger_i2c1SyncReset      1
    #define   MSK32Gbl_apbPerifResetTrigger_i2c1SyncReset         0x00000008
    #define        Gbl_apbPerifResetTrigger_i2c1SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_i2c1SyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_spiSyncReset       0x068C
    #define     B16Gbl_apbPerifResetTrigger_spiSyncReset       0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_spiSyncReset          4
    #define   LSb16Gbl_apbPerifResetTrigger_spiSyncReset          4
    #define       bGbl_apbPerifResetTrigger_spiSyncReset       1
    #define   MSK32Gbl_apbPerifResetTrigger_spiSyncReset          0x00000010
    #define        Gbl_apbPerifResetTrigger_spiSyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_spiSyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_timer0SyncReset    0x068C
    #define     B16Gbl_apbPerifResetTrigger_timer0SyncReset    0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_timer0SyncReset       5
    #define   LSb16Gbl_apbPerifResetTrigger_timer0SyncReset       5
    #define       bGbl_apbPerifResetTrigger_timer0SyncReset    1
    #define   MSK32Gbl_apbPerifResetTrigger_timer0SyncReset       0x00000020
    #define        Gbl_apbPerifResetTrigger_timer0SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_timer0SyncReset_deassert              0x0
    #define     BA_Gbl_apbPerifResetTrigger_timer1SyncReset    0x068C
    #define     B16Gbl_apbPerifResetTrigger_timer1SyncReset    0x068C
    #define   LSb32Gbl_apbPerifResetTrigger_timer1SyncReset       6
    #define   LSb16Gbl_apbPerifResetTrigger_timer1SyncReset       6
    #define       bGbl_apbPerifResetTrigger_timer1SyncReset    1
    #define   MSK32Gbl_apbPerifResetTrigger_timer1SyncReset       0x00000040
    #define        Gbl_apbPerifResetTrigger_timer1SyncReset_assert              0x1
    #define        Gbl_apbPerifResetTrigger_timer1SyncReset_deassert              0x0
    #define     RA_Gbl_apbPerifResetStatus                     0x0690
    #define     BA_Gbl_apbPerifResetStatus_uart0SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_uart0SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_uart0SyncResetStatus    0
    #define   LSb16Gbl_apbPerifResetStatus_uart0SyncResetStatus    0
    #define       bGbl_apbPerifResetStatus_uart0SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_uart0SyncResetStatus    0x00000001
    #define        Gbl_apbPerifResetStatus_uart0SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_uart0SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_uart1SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_uart1SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_uart1SyncResetStatus    1
    #define   LSb16Gbl_apbPerifResetStatus_uart1SyncResetStatus    1
    #define       bGbl_apbPerifResetStatus_uart1SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_uart1SyncResetStatus    0x00000002
    #define        Gbl_apbPerifResetStatus_uart1SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_uart1SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_i2c0SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_i2c0SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_i2c0SyncResetStatus    2
    #define   LSb16Gbl_apbPerifResetStatus_i2c0SyncResetStatus    2
    #define       bGbl_apbPerifResetStatus_i2c0SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_i2c0SyncResetStatus    0x00000004
    #define        Gbl_apbPerifResetStatus_i2c0SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_i2c0SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_i2c1SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_i2c1SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_i2c1SyncResetStatus    3
    #define   LSb16Gbl_apbPerifResetStatus_i2c1SyncResetStatus    3
    #define       bGbl_apbPerifResetStatus_i2c1SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_i2c1SyncResetStatus    0x00000008
    #define        Gbl_apbPerifResetStatus_i2c1SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_i2c1SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_i2c2SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_i2c2SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_i2c2SyncResetStatus    4
    #define   LSb16Gbl_apbPerifResetStatus_i2c2SyncResetStatus    4
    #define       bGbl_apbPerifResetStatus_i2c2SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_i2c2SyncResetStatus    0x00000010
    #define        Gbl_apbPerifResetStatus_i2c2SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_i2c2SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_spiSyncResetStatus  0x0690
    #define     B16Gbl_apbPerifResetStatus_spiSyncResetStatus  0x0690
    #define   LSb32Gbl_apbPerifResetStatus_spiSyncResetStatus     5
    #define   LSb16Gbl_apbPerifResetStatus_spiSyncResetStatus     5
    #define       bGbl_apbPerifResetStatus_spiSyncResetStatus  1
    #define   MSK32Gbl_apbPerifResetStatus_spiSyncResetStatus     0x00000020
    #define        Gbl_apbPerifResetStatus_spiSyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_spiSyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_timer0SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_timer0SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_timer0SyncResetStatus    6
    #define   LSb16Gbl_apbPerifResetStatus_timer0SyncResetStatus    6
    #define       bGbl_apbPerifResetStatus_timer0SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_timer0SyncResetStatus    0x00000040
    #define        Gbl_apbPerifResetStatus_timer0SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_timer0SyncResetStatus_deassert              0x0
    #define     BA_Gbl_apbPerifResetStatus_timer1SyncResetStatus 0x0690
    #define     B16Gbl_apbPerifResetStatus_timer1SyncResetStatus 0x0690
    #define   LSb32Gbl_apbPerifResetStatus_timer1SyncResetStatus    7
    #define   LSb16Gbl_apbPerifResetStatus_timer1SyncResetStatus    7
    #define       bGbl_apbPerifResetStatus_timer1SyncResetStatus 1
    #define   MSK32Gbl_apbPerifResetStatus_timer1SyncResetStatus    0x00000080
    #define        Gbl_apbPerifResetStatus_timer1SyncResetStatus_assert              0x1
    #define        Gbl_apbPerifResetStatus_timer1SyncResetStatus_deassert              0x0
    #define     RA_Gbl_clkEnable                               0x0700
    #define     BA_Gbl_clkEnable_usb0CoreClkEn                 0x0700
    #define     B16Gbl_clkEnable_usb0CoreClkEn                 0x0700
    #define   LSb32Gbl_clkEnable_usb0CoreClkEn                    0
    #define   LSb16Gbl_clkEnable_usb0CoreClkEn                    0
    #define       bGbl_clkEnable_usb0CoreClkEn                 1
    #define   MSK32Gbl_clkEnable_usb0CoreClkEn                    0x00000001
    #define        Gbl_clkEnable_usb0CoreClkEn_enable                       0x1
    #define        Gbl_clkEnable_usb0CoreClkEn_disable                      0x0
    #define     BA_Gbl_clkEnable_sdioSysClkEn                  0x0700
    #define     B16Gbl_clkEnable_sdioSysClkEn                  0x0700
    #define   LSb32Gbl_clkEnable_sdioSysClkEn                     1
    #define   LSb16Gbl_clkEnable_sdioSysClkEn                     1
    #define       bGbl_clkEnable_sdioSysClkEn                  1
    #define   MSK32Gbl_clkEnable_sdioSysClkEn                     0x00000002
    #define        Gbl_clkEnable_sdioSysClkEn_enable                        0x1
    #define        Gbl_clkEnable_sdioSysClkEn_disable                       0x0
    #define     BA_Gbl_clkEnable_pcie0SysClkEn                 0x0700
    #define     B16Gbl_clkEnable_pcie0SysClkEn                 0x0700
    #define   LSb32Gbl_clkEnable_pcie0SysClkEn                    2
    #define   LSb16Gbl_clkEnable_pcie0SysClkEn                    2
    #define       bGbl_clkEnable_pcie0SysClkEn                 1
    #define   MSK32Gbl_clkEnable_pcie0SysClkEn                    0x00000004
    #define        Gbl_clkEnable_pcie0SysClkEn_enable                       0x1
    #define        Gbl_clkEnable_pcie0SysClkEn_disable                      0x0
    #define     BA_Gbl_clkEnable_emmcSysClkEn                  0x0700
    #define     B16Gbl_clkEnable_emmcSysClkEn                  0x0700
    #define   LSb32Gbl_clkEnable_emmcSysClkEn                     3
    #define   LSb16Gbl_clkEnable_emmcSysClkEn                     3
    #define       bGbl_clkEnable_emmcSysClkEn                  1
    #define   MSK32Gbl_clkEnable_emmcSysClkEn                     0x00000008
    #define        Gbl_clkEnable_emmcSysClkEn_enable                        0x1
    #define        Gbl_clkEnable_emmcSysClkEn_disable                       0x0
    #define     BA_Gbl_clkEnable_pBridgeCoreClkEn              0x0700
    #define     B16Gbl_clkEnable_pBridgeCoreClkEn              0x0700
    #define   LSb32Gbl_clkEnable_pBridgeCoreClkEn                 4
    #define   LSb16Gbl_clkEnable_pBridgeCoreClkEn                 4
    #define       bGbl_clkEnable_pBridgeCoreClkEn              1
    #define   MSK32Gbl_clkEnable_pBridgeCoreClkEn                 0x00000010
    #define        Gbl_clkEnable_pBridgeCoreClkEn_enable                    0x1
    #define        Gbl_clkEnable_pBridgeCoreClkEn_disable                   0x0
    #define     BA_Gbl_clkEnable_npuAxiClkEn                   0x0700
    #define     B16Gbl_clkEnable_npuAxiClkEn                   0x0700
    #define   LSb32Gbl_clkEnable_npuAxiClkEn                      5
    #define   LSb16Gbl_clkEnable_npuAxiClkEn                      5
    #define       bGbl_clkEnable_npuAxiClkEn                   1
    #define   MSK32Gbl_clkEnable_npuAxiClkEn                      0x00000020
    #define        Gbl_clkEnable_npuAxiClkEn_enable                         0x1
    #define        Gbl_clkEnable_npuAxiClkEn_disable                        0x0
    #define     BA_Gbl_clkEnable_gethRgmiiSysClkEn             0x0700
    #define     B16Gbl_clkEnable_gethRgmiiSysClkEn             0x0700
    #define   LSb32Gbl_clkEnable_gethRgmiiSysClkEn                6
    #define   LSb16Gbl_clkEnable_gethRgmiiSysClkEn                6
    #define       bGbl_clkEnable_gethRgmiiSysClkEn             1
    #define   MSK32Gbl_clkEnable_gethRgmiiSysClkEn                0x00000040
    #define        Gbl_clkEnable_gethRgmiiSysClkEn_enable                   0x1
    #define        Gbl_clkEnable_gethRgmiiSysClkEn_disable                  0x0
    #define     RA_Gbl_ClkSwitch                               0x0710
    #define     BA_Gbl_ClkSwitch_sysPLL_0SWBypass              0x0710
    #define     B16Gbl_ClkSwitch_sysPLL_0SWBypass              0x0710
    #define   LSb32Gbl_ClkSwitch_sysPLL_0SWBypass                 0
    #define   LSb16Gbl_ClkSwitch_sysPLL_0SWBypass                 0
    #define       bGbl_ClkSwitch_sysPLL_0SWBypass              1
    #define   MSK32Gbl_ClkSwitch_sysPLL_0SWBypass                 0x00000001
    #define        Gbl_ClkSwitch_sysPLL_0SWBypass_refClk                    0x1
    #define        Gbl_ClkSwitch_sysPLL_0SWBypass_pllClk                    0x0
    #define     BA_Gbl_ClkSwitch_sysPLL_1SWBypass              0x0710
    #define     B16Gbl_ClkSwitch_sysPLL_1SWBypass              0x0710
    #define   LSb32Gbl_ClkSwitch_sysPLL_1SWBypass                 1
    #define   LSb16Gbl_ClkSwitch_sysPLL_1SWBypass                 1
    #define       bGbl_ClkSwitch_sysPLL_1SWBypass              1
    #define   MSK32Gbl_ClkSwitch_sysPLL_1SWBypass                 0x00000002
    #define        Gbl_ClkSwitch_sysPLL_1SWBypass_refClk                    0x1
    #define        Gbl_ClkSwitch_sysPLL_1SWBypass_pllClk                    0x0
    #define     BA_Gbl_ClkSwitch_sysPLL_2SWBypass              0x0710
    #define     B16Gbl_ClkSwitch_sysPLL_2SWBypass              0x0710
    #define   LSb32Gbl_ClkSwitch_sysPLL_2SWBypass                 2
    #define   LSb16Gbl_ClkSwitch_sysPLL_2SWBypass                 2
    #define       bGbl_ClkSwitch_sysPLL_2SWBypass              1
    #define   MSK32Gbl_ClkSwitch_sysPLL_2SWBypass                 0x00000004
    #define        Gbl_ClkSwitch_sysPLL_2SWBypass_refClk                    0x1
    #define        Gbl_ClkSwitch_sysPLL_2SWBypass_pllClk                    0x0
    #define     BA_Gbl_ClkSwitch_memPLLSWBypass                0x0710
    #define     B16Gbl_ClkSwitch_memPLLSWBypass                0x0710
    #define   LSb32Gbl_ClkSwitch_memPLLSWBypass                   3
    #define   LSb16Gbl_ClkSwitch_memPLLSWBypass                   3
    #define       bGbl_ClkSwitch_memPLLSWBypass                1
    #define   MSK32Gbl_ClkSwitch_memPLLSWBypass                   0x00000008
    #define        Gbl_ClkSwitch_memPLLSWBypass_refClk                      0x1
    #define        Gbl_ClkSwitch_memPLLSWBypass_pllClk                      0x0
    #define     BA_Gbl_ClkSwitch_cpuPLLSWBypass                0x0710
    #define     B16Gbl_ClkSwitch_cpuPLLSWBypass                0x0710
    #define   LSb32Gbl_ClkSwitch_cpuPLLSWBypass                   4
    #define   LSb16Gbl_ClkSwitch_cpuPLLSWBypass                   4
    #define       bGbl_ClkSwitch_cpuPLLSWBypass                1
    #define   MSK32Gbl_ClkSwitch_cpuPLLSWBypass                   0x00000010
    #define        Gbl_ClkSwitch_cpuPLLSWBypass_refClk                      0x1
    #define        Gbl_ClkSwitch_cpuPLLSWBypass_pllClk                      0x0
    #define     RA_Gbl_cpufastRefClk                           0x0720
    #define     RA_Gbl_memfastRefClk                           0x0724
    #define     RA_Gbl_cfgClk                                  0x0740
    #define     RA_Gbl_perifSysClk                             0x0744
    #define     RA_Gbl_atbClk                                  0x0748
    #define     RA_Gbl_decoderClk                              0x074C
    #define     RA_Gbl_encoderClk                              0x0754
    #define     RA_Gbl_ovpCoreClk                              0x0758
    #define     RA_Gbl_gfx3DCoreClk                            0x0760
    #define     RA_Gbl_gfx3DSysClk                             0x0764
    #define     RA_Gbl_avioSysClk                              0x0770
    #define     RA_Gbl_vppSysClk                               0x0774
    #define     RA_Gbl_hpiClk                                  0x0778
    #define     RA_Gbl_avioBiuClk                              0x077C
    #define     RA_Gbl_vipPipeClk                              0x0780
    #define     RA_Gbl_avioFpll400_clk                         0x0784
    #define     RA_Gbl_tspClk                                  0x0790
    #define     RA_Gbl_tspRefClk                               0x0794
    #define     RA_Gbl_nocsClk                                 0x079C
    #define     RA_Gbl_apbCoreClk                              0x07A0
    #define     RA_Gbl_emmcClk                                 0x07B0
    #define     RA_Gbl_sd0Clk                                  0x07B4
    #define     RA_Gbl_gethRgmiiClk                            0x07C0
    #define     RA_Gbl_avioOvpClk                              0x07C4
    #define     RA_Gbl_perifTestClk125mGroup0                  0x07E0
    #define     RA_Gbl_usb2TestClk                             0x07F0
    #define     RA_Gbl_perifTestClk250mGroup0                  0x07F4
    #define     RA_Gbl_usb3CoreClk                             0x07F8
    #define     RA_Gbl_bcmClk                                  0x0810
    #define     RA_Gbl_vxSysClk                                0x0814
    #define     RA_Gbl_npuClk                                  0x0818
    #define     RA_Gbl_sissSysClk                              0x081C
    #define     RA_Gbl_ifcpClk                                 0x0820
    #define     RA_Gbl_issSysClk                               0x0824
    #define     RA_Gbl_ispClk                                  0x0828
    #define     RA_Gbl_ispBeClk                                0x082C
    #define     RA_Gbl_ispDscClk                               0x0830
    #define     RA_Gbl_ispCsi0Clk                              0x0834
    #define     RA_Gbl_ispCsi1Clk                              0x0838
    #define     RA_Gbl_hdmiRxrefClk                            0x083C
    #define     RA_Gbl_mipiRxScanByteClk                       0x0840
    #define     RA_Gbl_usb2TestClk480mGroup0                   0x0844
    #define     RA_Gbl_usb2TestClk480mGroup1                   0x0848
    #define     RA_Gbl_usb2TestClk480mGroup2                   0x084C
    #define     RA_Gbl_usb2TestClk100mGroup0                   0x0850
    #define     RA_Gbl_usb2TestClk100mGroup1                   0x0854
    #define     RA_Gbl_usb2TestClk100mGroup2                   0x0858
    #define     RA_Gbl_usb2TestClk100mGroup3                   0x085C
    #define     RA_Gbl_usb2TestClk100mGroup4                   0x0860
    #define     RA_Gbl_perifTestClk200mGroup0                  0x0864
    #define     RA_Gbl_perifTestClk200mGroup1                  0x0868
    #define     RA_Gbl_perifTestClk500mGroup0                  0x086C
    #define     RA_Gbl_txClkEsc                                0x0870
    #define     RA_Gbl_aioSysClk                               0x0874
    #define     RA_Gbl_SECURE_SCAN_EN                          0x0900
    #define     BA_Gbl_SECURE_SCAN_EN_SET                      0x0900
    #define     B16Gbl_SECURE_SCAN_EN_SET                      0x0900
    #define   LSb32Gbl_SECURE_SCAN_EN_SET                         0
    #define   LSb16Gbl_SECURE_SCAN_EN_SET                         0
    #define       bGbl_SECURE_SCAN_EN_SET                      1
    #define   MSK32Gbl_SECURE_SCAN_EN_SET                         0x00000001
    #define     RA_Gbl_gfx3DDisRamClkGate                      0x0918
    #define     BA_Gbl_gfx3DDisRamClkGate_drcg                 0x0918
    #define     B16Gbl_gfx3DDisRamClkGate_drcg                 0x0918
    #define   LSb32Gbl_gfx3DDisRamClkGate_drcg                    0
    #define   LSb16Gbl_gfx3DDisRamClkGate_drcg                    0
    #define       bGbl_gfx3DDisRamClkGate_drcg                 1
    #define   MSK32Gbl_gfx3DDisRamClkGate_drcg                    0x00000001
    #define        Gbl_gfx3DDisRamClkGate_drcg_drcgActive                   0x1
    #define        Gbl_gfx3DDisRamClkGate_drcg_drcgInactive                 0x0
    #define     RA_Gbl_gic400_ctrl                             0x0960
    #define     BA_Gbl_gic400_ctrl_cgfsdisable                 0x0960
    #define     B16Gbl_gic400_ctrl_cgfsdisable                 0x0960
    #define   LSb32Gbl_gic400_ctrl_cgfsdisable                    0
    #define   LSb16Gbl_gic400_ctrl_cgfsdisable                    0
    #define       bGbl_gic400_ctrl_cgfsdisable                 1
    #define   MSK32Gbl_gic400_ctrl_cgfsdisable                    0x00000001
    #define     RA_Gbl_GFX_CTRL_0                              0x0970
    #define     BA_Gbl_GFX_CTRL_0_timer_enable                 0x0970
    #define     B16Gbl_GFX_CTRL_0_timer_enable                 0x0970
    #define   LSb32Gbl_GFX_CTRL_0_timer_enable                    0
    #define   LSb16Gbl_GFX_CTRL_0_timer_enable                    0
    #define       bGbl_GFX_CTRL_0_timer_enable                 1
    #define   MSK32Gbl_GFX_CTRL_0_timer_enable                    0x00000001
    #define     RA_Gbl_GFX_CTRL_1                              0x0974
    #define     BA_Gbl_GFX_CTRL_1_timer_load                   0x0974
    #define     B16Gbl_GFX_CTRL_1_timer_load                   0x0974
    #define   LSb32Gbl_GFX_CTRL_1_timer_load                      0
    #define   LSb16Gbl_GFX_CTRL_1_timer_load                      0
    #define       bGbl_GFX_CTRL_1_timer_load                   1
    #define   MSK32Gbl_GFX_CTRL_1_timer_load                      0x00000001
    #define     BA_Gbl_GFX_CTRL_1_timer_halt                   0x0974
    #define     B16Gbl_GFX_CTRL_1_timer_halt                   0x0974
    #define   LSb32Gbl_GFX_CTRL_1_timer_halt                      1
    #define   LSb16Gbl_GFX_CTRL_1_timer_halt                      1
    #define       bGbl_GFX_CTRL_1_timer_halt                   1
    #define   MSK32Gbl_GFX_CTRL_1_timer_halt                      0x00000002
    #define     RA_Gbl_GFX_CTRL_2                              0x0978
    #define     BA_Gbl_GFX_CTRL_2_timer_value_lsb              0x0978
    #define     B16Gbl_GFX_CTRL_2_timer_value_lsb              0x0978
    #define   LSb32Gbl_GFX_CTRL_2_timer_value_lsb                 0
    #define   LSb16Gbl_GFX_CTRL_2_timer_value_lsb                 0
    #define       bGbl_GFX_CTRL_2_timer_value_lsb              32
    #define   MSK32Gbl_GFX_CTRL_2_timer_value_lsb                 0xFFFFFFFF
    #define     RA_Gbl_GFX_CTRL_3                              0x097C
    #define     BA_Gbl_GFX_CTRL_3_timer_value_msb              0x097C
    #define     B16Gbl_GFX_CTRL_3_timer_value_msb              0x097C
    #define   LSb32Gbl_GFX_CTRL_3_timer_value_msb                 0
    #define   LSb16Gbl_GFX_CTRL_3_timer_value_msb                 0
    #define       bGbl_GFX_CTRL_3_timer_value_msb              32
    #define   MSK32Gbl_GFX_CTRL_3_timer_value_msb                 0xFFFFFFFF
    #define     RA_Gbl_GFX_TIMER_VALUE                         0x0980
    #define     BA_Gbl_GFX_TIMER_VALUE_timer_binary_value_lsb  0x0980
    #define     B16Gbl_GFX_TIMER_VALUE_timer_binary_value_lsb  0x0980
    #define   LSb32Gbl_GFX_TIMER_VALUE_timer_binary_value_lsb     0
    #define   LSb16Gbl_GFX_TIMER_VALUE_timer_binary_value_lsb     0
    #define       bGbl_GFX_TIMER_VALUE_timer_binary_value_lsb  32
    #define   MSK32Gbl_GFX_TIMER_VALUE_timer_binary_value_lsb     0xFFFFFFFF
    #define     RA_Gbl_GFX_TIMER_VALUE1                        0x0984
    #define     BA_Gbl_GFX_TIMER_VALUE_timer_binary_value_msb  0x0984
    #define     B16Gbl_GFX_TIMER_VALUE_timer_binary_value_msb  0x0984
    #define   LSb32Gbl_GFX_TIMER_VALUE_timer_binary_value_msb     0
    #define   LSb16Gbl_GFX_TIMER_VALUE_timer_binary_value_msb     0
    #define       bGbl_GFX_TIMER_VALUE_timer_binary_value_msb  32
    #define   MSK32Gbl_GFX_TIMER_VALUE_timer_binary_value_msb     0xFFFFFFFF
    #define     RA_Gbl_GFX_STATUS                              0x098C
    #define     BA_Gbl_GFX_STATUS_gfx3d_idle                   0x098C
    #define     B16Gbl_GFX_STATUS_gfx3d_idle                   0x098C
    #define   LSb32Gbl_GFX_STATUS_gfx3d_idle                      0
    #define   LSb16Gbl_GFX_STATUS_gfx3d_idle                      0
    #define       bGbl_GFX_STATUS_gfx3d_idle                   1
    #define   MSK32Gbl_GFX_STATUS_gfx3d_idle                      0x00000001
    #define     RA_Gbl_USBOTG_REFCLK_CTRL0                     0x0990
    #define     BA_Gbl_USBOTG_REFCLK_CTRL0_divval              0x0990
    #define     B16Gbl_USBOTG_REFCLK_CTRL0_divval              0x0990
    #define   LSb32Gbl_USBOTG_REFCLK_CTRL0_divval                 0
    #define   LSb16Gbl_USBOTG_REFCLK_CTRL0_divval                 0
    #define       bGbl_USBOTG_REFCLK_CTRL0_divval              32
    #define   MSK32Gbl_USBOTG_REFCLK_CTRL0_divval                 0xFFFFFFFF
    #define     RA_Gbl_USBOTG_REFCLK_CTRL1                     0x0994
    #define     BA_Gbl_USBOTG_REFCLK_CTRL1_lowcnt              0x0994
    #define     B16Gbl_USBOTG_REFCLK_CTRL1_lowcnt              0x0994
    #define   LSb32Gbl_USBOTG_REFCLK_CTRL1_lowcnt                 0
    #define   LSb16Gbl_USBOTG_REFCLK_CTRL1_lowcnt                 0
    #define       bGbl_USBOTG_REFCLK_CTRL1_lowcnt              32
    #define   MSK32Gbl_USBOTG_REFCLK_CTRL1_lowcnt                 0xFFFFFFFF
    #define     RA_Gbl_PERIF                                   0x0A00
    #define     RA_Gbl_pinMuxCntlBus                           0x8000
    #define     BA_Gbl_pinMuxCntlBus_SDIO_CDn                  0x8000
    #define     B16Gbl_pinMuxCntlBus_SDIO_CDn                  0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SDIO_CDn                     0
    #define   LSb16Gbl_pinMuxCntlBus_SDIO_CDn                     0
    #define       bGbl_pinMuxCntlBus_SDIO_CDn                  3
    #define   MSK32Gbl_pinMuxCntlBus_SDIO_CDn                     0x00000007
    #define        Gbl_pinMuxCntlBus_SDIO_CDn_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_SDIO_CDn_MODE_1                        0x1
    #define        Gbl_pinMuxCntlBus_SDIO_CDn_MODE_2                        0x2
    #define     BA_Gbl_pinMuxCntlBus_SDIO_WP                   0x8000
    #define     B16Gbl_pinMuxCntlBus_SDIO_WP                   0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SDIO_WP                      3
    #define   LSb16Gbl_pinMuxCntlBus_SDIO_WP                      3
    #define       bGbl_pinMuxCntlBus_SDIO_WP                   3
    #define   MSK32Gbl_pinMuxCntlBus_SDIO_WP                      0x00000038
    #define        Gbl_pinMuxCntlBus_SDIO_WP_MODE_0                         0x0
    #define        Gbl_pinMuxCntlBus_SDIO_WP_MODE_1                         0x1
    #define        Gbl_pinMuxCntlBus_SDIO_WP_MODE_2                         0x2
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SS0n                 0x8000
    #define     B16Gbl_pinMuxCntlBus_SPI1_SS0n                 0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SS0n                    6
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SS0n                    6
    #define       bGbl_pinMuxCntlBus_SPI1_SS0n                 3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SS0n                    0x000001C0
    #define        Gbl_pinMuxCntlBus_SPI1_SS0n_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SS0n_MODE_1                       0x1
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SS1n                 0x8001
    #define     B16Gbl_pinMuxCntlBus_SPI1_SS1n                 0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SS1n                    9
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SS1n                    9
    #define       bGbl_pinMuxCntlBus_SPI1_SS1n                 3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SS1n                    0x00000E00
    #define        Gbl_pinMuxCntlBus_SPI1_SS1n_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SS1n_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_SPI1_SS1n_MODE_2                       0x2
    #define        Gbl_pinMuxCntlBus_SPI1_SS1n_MODE_4                       0x4
    #define        Gbl_pinMuxCntlBus_SPI1_SS1n_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SS2n                 0x8001
    #define     B16Gbl_pinMuxCntlBus_SPI1_SS2n                 0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SS2n                    12
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SS2n                    12
    #define       bGbl_pinMuxCntlBus_SPI1_SS2n                 3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SS2n                    0x00007000
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_2                       0x2
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_3                       0x3
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_4                       0x4
    #define        Gbl_pinMuxCntlBus_SPI1_SS2n_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SS3n                 0x8001
    #define     B16Gbl_pinMuxCntlBus_SPI1_SS3n                 0x8000
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SS3n                    15
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SS3n                    15
    #define       bGbl_pinMuxCntlBus_SPI1_SS3n                 3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SS3n                    0x00038000
    #define        Gbl_pinMuxCntlBus_SPI1_SS3n_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SS3n_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_SPI1_SS3n_MODE_2                       0x2
    #define        Gbl_pinMuxCntlBus_SPI1_SS3n_MODE_3                       0x3
    #define        Gbl_pinMuxCntlBus_SPI1_SS3n_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SDO                  0x8002
    #define     B16Gbl_pinMuxCntlBus_SPI1_SDO                  0x8002
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SDO                     18
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SDO                     2
    #define       bGbl_pinMuxCntlBus_SPI1_SDO                  3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SDO                     0x001C0000
    #define        Gbl_pinMuxCntlBus_SPI1_SDO_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SDO_MODE_1                        0x1
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SCLK                 0x8002
    #define     B16Gbl_pinMuxCntlBus_SPI1_SCLK                 0x8002
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SCLK                    21
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SCLK                    5
    #define       bGbl_pinMuxCntlBus_SPI1_SCLK                 3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SCLK                    0x00E00000
    #define        Gbl_pinMuxCntlBus_SPI1_SCLK_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SCLK_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_SPI1_SCLK_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_SPI1_SDI                  0x8003
    #define     B16Gbl_pinMuxCntlBus_SPI1_SDI                  0x8002
    #define   LSb32Gbl_pinMuxCntlBus_SPI1_SDI                     24
    #define   LSb16Gbl_pinMuxCntlBus_SPI1_SDI                     8
    #define       bGbl_pinMuxCntlBus_SPI1_SDI                  3
    #define   MSK32Gbl_pinMuxCntlBus_SPI1_SDI                     0x07000000
    #define        Gbl_pinMuxCntlBus_SPI1_SDI_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_SPI1_SDI_MODE_1                        0x1
    #define     BA_Gbl_pinMuxCntlBus_TW0_SCL                   0x8003
    #define     B16Gbl_pinMuxCntlBus_TW0_SCL                   0x8002
    #define   LSb32Gbl_pinMuxCntlBus_TW0_SCL                      27
    #define   LSb16Gbl_pinMuxCntlBus_TW0_SCL                      11
    #define       bGbl_pinMuxCntlBus_TW0_SCL                   3
    #define   MSK32Gbl_pinMuxCntlBus_TW0_SCL                      0x38000000
    #define        Gbl_pinMuxCntlBus_TW0_SCL_MODE_0                         0x0
    #define        Gbl_pinMuxCntlBus_TW0_SCL_MODE_1                         0x1
    #define        Gbl_pinMuxCntlBus_TW0_SCL_MODE_7                         0x7
    #define     RA_Gbl_pinMuxCntlBus1                          0x8004
    #define     BA_Gbl_pinMuxCntlBus_TW0_SDA                   0x8004
    #define     B16Gbl_pinMuxCntlBus_TW0_SDA                   0x8004
    #define   LSb32Gbl_pinMuxCntlBus_TW0_SDA                      0
    #define   LSb16Gbl_pinMuxCntlBus_TW0_SDA                      0
    #define       bGbl_pinMuxCntlBus_TW0_SDA                   3
    #define   MSK32Gbl_pinMuxCntlBus_TW0_SDA                      0x00000007
    #define        Gbl_pinMuxCntlBus_TW0_SDA_MODE_0                         0x0
    #define        Gbl_pinMuxCntlBus_TW0_SDA_MODE_1                         0x1
    #define        Gbl_pinMuxCntlBus_TW0_SDA_MODE_7                         0x7
    #define     BA_Gbl_pinMuxCntlBus_STS0_CLK                  0x8004
    #define     B16Gbl_pinMuxCntlBus_STS0_CLK                  0x8004
    #define   LSb32Gbl_pinMuxCntlBus_STS0_CLK                     3
    #define   LSb16Gbl_pinMuxCntlBus_STS0_CLK                     3
    #define       bGbl_pinMuxCntlBus_STS0_CLK                  3
    #define   MSK32Gbl_pinMuxCntlBus_STS0_CLK                     0x00000038
    #define        Gbl_pinMuxCntlBus_STS0_CLK_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_STS0_CLK_MODE_1                        0x1
    #define        Gbl_pinMuxCntlBus_STS0_CLK_MODE_2                        0x2
    #define        Gbl_pinMuxCntlBus_STS0_CLK_MODE_4                        0x4
    #define        Gbl_pinMuxCntlBus_STS0_CLK_MODE_7                        0x7
    #define     BA_Gbl_pinMuxCntlBus_STS0_SOP                  0x8004
    #define     B16Gbl_pinMuxCntlBus_STS0_SOP                  0x8004
    #define   LSb32Gbl_pinMuxCntlBus_STS0_SOP                     6
    #define   LSb16Gbl_pinMuxCntlBus_STS0_SOP                     6
    #define       bGbl_pinMuxCntlBus_STS0_SOP                  3
    #define   MSK32Gbl_pinMuxCntlBus_STS0_SOP                     0x000001C0
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_1                        0x1
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_2                        0x2
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_3                        0x3
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_4                        0x4
    #define        Gbl_pinMuxCntlBus_STS0_SOP_MODE_7                        0x7
    #define     BA_Gbl_pinMuxCntlBus_STS0_SD                   0x8005
    #define     B16Gbl_pinMuxCntlBus_STS0_SD                   0x8004
    #define   LSb32Gbl_pinMuxCntlBus_STS0_SD                      9
    #define   LSb16Gbl_pinMuxCntlBus_STS0_SD                      9
    #define       bGbl_pinMuxCntlBus_STS0_SD                   3
    #define   MSK32Gbl_pinMuxCntlBus_STS0_SD                      0x00000E00
    #define        Gbl_pinMuxCntlBus_STS0_SD_MODE_0                         0x0
    #define        Gbl_pinMuxCntlBus_STS0_SD_MODE_1                         0x1
    #define        Gbl_pinMuxCntlBus_STS0_SD_MODE_2                         0x2
    #define        Gbl_pinMuxCntlBus_STS0_SD_MODE_4                         0x4
    #define        Gbl_pinMuxCntlBus_STS0_SD_MODE_7                         0x7
    #define     BA_Gbl_pinMuxCntlBus_STS0_VALD                 0x8005
    #define     B16Gbl_pinMuxCntlBus_STS0_VALD                 0x8004
    #define   LSb32Gbl_pinMuxCntlBus_STS0_VALD                    12
    #define   LSb16Gbl_pinMuxCntlBus_STS0_VALD                    12
    #define       bGbl_pinMuxCntlBus_STS0_VALD                 3
    #define   MSK32Gbl_pinMuxCntlBus_STS0_VALD                    0x00007000
    #define        Gbl_pinMuxCntlBus_STS0_VALD_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_STS0_VALD_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_STS0_VALD_MODE_3                       0x3
    #define        Gbl_pinMuxCntlBus_STS0_VALD_MODE_4                       0x4
    #define        Gbl_pinMuxCntlBus_STS0_VALD_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_STS1_CLK                  0x8005
    #define     B16Gbl_pinMuxCntlBus_STS1_CLK                  0x8004
    #define   LSb32Gbl_pinMuxCntlBus_STS1_CLK                     15
    #define   LSb16Gbl_pinMuxCntlBus_STS1_CLK                     15
    #define       bGbl_pinMuxCntlBus_STS1_CLK                  3
    #define   MSK32Gbl_pinMuxCntlBus_STS1_CLK                     0x00038000
    #define        Gbl_pinMuxCntlBus_STS1_CLK_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_STS1_CLK_MODE_1                        0x1
    #define        Gbl_pinMuxCntlBus_STS1_CLK_MODE_2                        0x2
    #define        Gbl_pinMuxCntlBus_STS1_CLK_MODE_7                        0x7
    #define     BA_Gbl_pinMuxCntlBus_STS1_SOP                  0x8006
    #define     B16Gbl_pinMuxCntlBus_STS1_SOP                  0x8006
    #define   LSb32Gbl_pinMuxCntlBus_STS1_SOP                     18
    #define   LSb16Gbl_pinMuxCntlBus_STS1_SOP                     2
    #define       bGbl_pinMuxCntlBus_STS1_SOP                  3
    #define   MSK32Gbl_pinMuxCntlBus_STS1_SOP                     0x001C0000
    #define        Gbl_pinMuxCntlBus_STS1_SOP_MODE_0                        0x0
    #define        Gbl_pinMuxCntlBus_STS1_SOP_MODE_1                        0x1
    #define        Gbl_pinMuxCntlBus_STS1_SOP_MODE_2                        0x2
    #define        Gbl_pinMuxCntlBus_STS1_SOP_MODE_3                        0x3
    #define        Gbl_pinMuxCntlBus_STS1_SOP_MODE_7                        0x7
    #define     BA_Gbl_pinMuxCntlBus_STS1_SD                   0x8006
    #define     B16Gbl_pinMuxCntlBus_STS1_SD                   0x8006
    #define   LSb32Gbl_pinMuxCntlBus_STS1_SD                      21
    #define   LSb16Gbl_pinMuxCntlBus_STS1_SD                      5
    #define       bGbl_pinMuxCntlBus_STS1_SD                   3
    #define   MSK32Gbl_pinMuxCntlBus_STS1_SD                      0x00E00000
    #define        Gbl_pinMuxCntlBus_STS1_SD_MODE_0                         0x0
    #define        Gbl_pinMuxCntlBus_STS1_SD_MODE_1                         0x1
    #define        Gbl_pinMuxCntlBus_STS1_SD_MODE_2                         0x2
    #define        Gbl_pinMuxCntlBus_STS1_SD_MODE_7                         0x7
    #define     BA_Gbl_pinMuxCntlBus_STS1_VALD                 0x8007
    #define     B16Gbl_pinMuxCntlBus_STS1_VALD                 0x8006
    #define   LSb32Gbl_pinMuxCntlBus_STS1_VALD                    24
    #define   LSb16Gbl_pinMuxCntlBus_STS1_VALD                    8
    #define       bGbl_pinMuxCntlBus_STS1_VALD                 3
    #define   MSK32Gbl_pinMuxCntlBus_STS1_VALD                    0x07000000
    #define        Gbl_pinMuxCntlBus_STS1_VALD_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_STS1_VALD_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_STS1_VALD_MODE_2                       0x2
    #define        Gbl_pinMuxCntlBus_STS1_VALD_MODE_3                       0x3
    #define        Gbl_pinMuxCntlBus_STS1_VALD_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_USB2_DRV_VBUS             0x8007
    #define     B16Gbl_pinMuxCntlBus_USB2_DRV_VBUS             0x8006
    #define   LSb32Gbl_pinMuxCntlBus_USB2_DRV_VBUS                27
    #define   LSb16Gbl_pinMuxCntlBus_USB2_DRV_VBUS                11
    #define       bGbl_pinMuxCntlBus_USB2_DRV_VBUS             3
    #define   MSK32Gbl_pinMuxCntlBus_USB2_DRV_VBUS                0x38000000
    #define        Gbl_pinMuxCntlBus_USB2_DRV_VBUS_MODE_0                   0x0
    #define        Gbl_pinMuxCntlBus_USB2_DRV_VBUS_MODE_1                   0x1
    #define     RA_Gbl_pinMuxCntlBus2                          0x8008
    #define     BA_Gbl_pinMuxCntlBus_RGMII_MDC                 0x8008
    #define     B16Gbl_pinMuxCntlBus_RGMII_MDC                 0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_MDC                    0
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_MDC                    0
    #define       bGbl_pinMuxCntlBus_RGMII_MDC                 3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_MDC                    0x00000007
    #define        Gbl_pinMuxCntlBus_RGMII_MDC_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_RGMII_MDC_MODE_1                       0x1
    #define        Gbl_pinMuxCntlBus_RGMII_MDC_MODE_7                       0x7
    #define     BA_Gbl_pinMuxCntlBus_RGMII_MDIO                0x8008
    #define     B16Gbl_pinMuxCntlBus_RGMII_MDIO                0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_MDIO                   3
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_MDIO                   3
    #define       bGbl_pinMuxCntlBus_RGMII_MDIO                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_MDIO                   0x00000038
    #define        Gbl_pinMuxCntlBus_RGMII_MDIO_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_MDIO_MODE_1                      0x1
    #define        Gbl_pinMuxCntlBus_RGMII_MDIO_MODE_7                      0x7
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXC                 0x8008
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXC                 0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXC                    6
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXC                    6
    #define       bGbl_pinMuxCntlBus_RGMII_TXC                 3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXC                    0x000001C0
    #define        Gbl_pinMuxCntlBus_RGMII_TXC_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXC_MODE_1                       0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXD0                0x8009
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXD0                0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXD0                   9
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXD0                   9
    #define       bGbl_pinMuxCntlBus_RGMII_TXD0                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXD0                   0x00000E00
    #define        Gbl_pinMuxCntlBus_RGMII_TXD0_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXD0_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXD1                0x8009
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXD1                0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXD1                   12
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXD1                   12
    #define       bGbl_pinMuxCntlBus_RGMII_TXD1                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXD1                   0x00007000
    #define        Gbl_pinMuxCntlBus_RGMII_TXD1_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXD1_MODE_1                      0x1
    #define        Gbl_pinMuxCntlBus_RGMII_TXD1_MODE_7                      0x7
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXD2                0x8009
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXD2                0x8008
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXD2                   15
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXD2                   15
    #define       bGbl_pinMuxCntlBus_RGMII_TXD2                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXD2                   0x00038000
    #define        Gbl_pinMuxCntlBus_RGMII_TXD2_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXD2_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXD3                0x800A
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXD3                0x800A
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXD3                   18
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXD3                   2
    #define       bGbl_pinMuxCntlBus_RGMII_TXD3                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXD3                   0x001C0000
    #define        Gbl_pinMuxCntlBus_RGMII_TXD3_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXD3_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_TXCTL               0x800A
    #define     B16Gbl_pinMuxCntlBus_RGMII_TXCTL               0x800A
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_TXCTL                  21
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_TXCTL                  5
    #define       bGbl_pinMuxCntlBus_RGMII_TXCTL               3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_TXCTL                  0x00E00000
    #define        Gbl_pinMuxCntlBus_RGMII_TXCTL_MODE_0                     0x0
    #define        Gbl_pinMuxCntlBus_RGMII_TXCTL_MODE_1                     0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXC                 0x800B
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXC                 0x800A
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXC                    24
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXC                    8
    #define       bGbl_pinMuxCntlBus_RGMII_RXC                 3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXC                    0x07000000
    #define        Gbl_pinMuxCntlBus_RGMII_RXC_MODE_0                       0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXC_MODE_1                       0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXD0                0x800B
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXD0                0x800A
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXD0                   27
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXD0                   11
    #define       bGbl_pinMuxCntlBus_RGMII_RXD0                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXD0                   0x38000000
    #define        Gbl_pinMuxCntlBus_RGMII_RXD0_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXD0_MODE_1                      0x1
    #define     RA_Gbl_pinMuxCntlBus3                          0x800C
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXD1                0x800C
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXD1                0x800C
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXD1                   0
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXD1                   0
    #define       bGbl_pinMuxCntlBus_RGMII_RXD1                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXD1                   0x00000007
    #define        Gbl_pinMuxCntlBus_RGMII_RXD1_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXD1_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXD2                0x800C
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXD2                0x800C
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXD2                   3
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXD2                   3
    #define       bGbl_pinMuxCntlBus_RGMII_RXD2                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXD2                   0x00000038
    #define        Gbl_pinMuxCntlBus_RGMII_RXD2_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXD2_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXD3                0x800C
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXD3                0x800C
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXD3                   6
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXD3                   6
    #define       bGbl_pinMuxCntlBus_RGMII_RXD3                3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXD3                   0x000001C0
    #define        Gbl_pinMuxCntlBus_RGMII_RXD3_MODE_0                      0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXD3_MODE_1                      0x1
    #define     BA_Gbl_pinMuxCntlBus_RGMII_RXCTL               0x800D
    #define     B16Gbl_pinMuxCntlBus_RGMII_RXCTL               0x800C
    #define   LSb32Gbl_pinMuxCntlBus_RGMII_RXCTL                  9
    #define   LSb16Gbl_pinMuxCntlBus_RGMII_RXCTL                  9
    #define       bGbl_pinMuxCntlBus_RGMII_RXCTL               3
    #define   MSK32Gbl_pinMuxCntlBus_RGMII_RXCTL                  0x00000E00
    #define        Gbl_pinMuxCntlBus_RGMII_RXCTL_MODE_0                     0x0
    #define        Gbl_pinMuxCntlBus_RGMII_RXCTL_MODE_1                     0x1
    #define     RA_Gbl_avioPinMuxCntlBus                       0x8400
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_DO0              0x8400
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_DO0              0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_DO0                 0
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_DO0                 0
    #define       bGbl_avioPinMuxCntlBus_I2S1_DO0              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_DO0                 0x00000007
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO0_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO0_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO0_MODE_7                    0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_DO1              0x8400
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_DO1              0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_DO1                 3
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_DO1                 3
    #define       bGbl_avioPinMuxCntlBus_I2S1_DO1              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_DO1                 0x00000038
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO1_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO1_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO1_MODE_3                    0x3
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO1_MODE_7                    0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_DO2              0x8400
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_DO2              0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_DO2                 6
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_DO2                 6
    #define       bGbl_avioPinMuxCntlBus_I2S1_DO2              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_DO2                 0x000001C0
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_2                    0x2
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_3                    0x3
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_4                    0x4
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO2_MODE_7                    0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_DO3              0x8401
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_DO3              0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_DO3                 9
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_DO3                 9
    #define       bGbl_avioPinMuxCntlBus_I2S1_DO3              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_DO3                 0x00000E00
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_2                    0x2
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_3                    0x3
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_4                    0x4
    #define        Gbl_avioPinMuxCntlBus_I2S1_DO3_MODE_7                    0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_LRCKIO           0x8401
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_LRCKIO           0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_LRCKIO              12
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_LRCKIO              12
    #define       bGbl_avioPinMuxCntlBus_I2S1_LRCKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_LRCKIO              0x00007000
    #define        Gbl_avioPinMuxCntlBus_I2S1_LRCKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_LRCKIO_MODE_1                 0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_LRCKIO_MODE_2                 0x2
    #define        Gbl_avioPinMuxCntlBus_I2S1_LRCKIO_MODE_3                 0x3
    #define        Gbl_avioPinMuxCntlBus_I2S1_LRCKIO_MODE_7                 0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_BCLKIO           0x8401
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_BCLKIO           0x8400
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_BCLKIO              15
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_BCLKIO              15
    #define       bGbl_avioPinMuxCntlBus_I2S1_BCLKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_BCLKIO              0x00038000
    #define        Gbl_avioPinMuxCntlBus_I2S1_BCLKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_BCLKIO_MODE_1                 0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_BCLKIO_MODE_2                 0x2
    #define        Gbl_avioPinMuxCntlBus_I2S1_BCLKIO_MODE_7                 0x7
    #define     BA_Gbl_avioPinMuxCntlBus_SPDIFO                0x8402
    #define     B16Gbl_avioPinMuxCntlBus_SPDIFO                0x8402
    #define   LSb32Gbl_avioPinMuxCntlBus_SPDIFO                   18
    #define   LSb16Gbl_avioPinMuxCntlBus_SPDIFO                   2
    #define       bGbl_avioPinMuxCntlBus_SPDIFO                3
    #define   MSK32Gbl_avioPinMuxCntlBus_SPDIFO                   0x001C0000
    #define        Gbl_avioPinMuxCntlBus_SPDIFO_MODE_0                      0x0
    #define        Gbl_avioPinMuxCntlBus_SPDIFO_MODE_1                      0x1
    #define        Gbl_avioPinMuxCntlBus_SPDIFO_MODE_4                      0x4
    #define     BA_Gbl_avioPinMuxCntlBus_SPDIFI                0x8402
    #define     B16Gbl_avioPinMuxCntlBus_SPDIFI                0x8402
    #define   LSb32Gbl_avioPinMuxCntlBus_SPDIFI                   21
    #define   LSb16Gbl_avioPinMuxCntlBus_SPDIFI                   5
    #define       bGbl_avioPinMuxCntlBus_SPDIFI                3
    #define   MSK32Gbl_avioPinMuxCntlBus_SPDIFI                   0x00E00000
    #define        Gbl_avioPinMuxCntlBus_SPDIFI_MODE_0                      0x0
    #define        Gbl_avioPinMuxCntlBus_SPDIFI_MODE_1                      0x1
    #define        Gbl_avioPinMuxCntlBus_SPDIFI_MODE_2                      0x2
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_LRCKIO           0x8403
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_LRCKIO           0x8402
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_LRCKIO              24
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_LRCKIO              8
    #define       bGbl_avioPinMuxCntlBus_I2S2_LRCKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_LRCKIO              0x07000000
    #define        Gbl_avioPinMuxCntlBus_I2S2_LRCKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_LRCKIO_MODE_1                 0x1
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_BCLKIO           0x8403
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_BCLKIO           0x8402
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_BCLKIO              27
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_BCLKIO              11
    #define       bGbl_avioPinMuxCntlBus_I2S2_BCLKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_BCLKIO              0x38000000
    #define        Gbl_avioPinMuxCntlBus_I2S2_BCLKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_BCLKIO_MODE_1                 0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_BCLKIO_MODE_2                 0x2
    #define     RA_Gbl_avioPinMuxCntlBus1                      0x8404
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_DI0              0x8404
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_DI0              0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_DI0                 0
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_DI0                 0
    #define       bGbl_avioPinMuxCntlBus_I2S2_DI0              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_DI0                 0x00000007
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI0_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI0_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI0_MODE_2                    0x2
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_DI1              0x8404
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_DI1              0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_DI1                 3
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_DI1                 3
    #define       bGbl_avioPinMuxCntlBus_I2S2_DI1              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_DI1                 0x00000038
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI1_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI1_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI1_MODE_2                    0x2
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI1_MODE_3                    0x3
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_DI2              0x8404
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_DI2              0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_DI2                 6
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_DI2                 6
    #define       bGbl_avioPinMuxCntlBus_I2S2_DI2              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_DI2                 0x000001C0
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI2_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI2_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI2_MODE_2                    0x2
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI2_MODE_3                    0x3
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_DI3              0x8405
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_DI3              0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_DI3                 9
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_DI3                 9
    #define       bGbl_avioPinMuxCntlBus_I2S2_DI3              3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_DI3                 0x00000E00
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI3_MODE_0                    0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI3_MODE_1                    0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI3_MODE_2                    0x2
    #define        Gbl_avioPinMuxCntlBus_I2S2_DI3_MODE_3                    0x3
    #define     BA_Gbl_avioPinMuxCntlBus_I2S1_MCLK             0x8405
    #define     B16Gbl_avioPinMuxCntlBus_I2S1_MCLK             0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S1_MCLK                12
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S1_MCLK                12
    #define       bGbl_avioPinMuxCntlBus_I2S1_MCLK             3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S1_MCLK                0x00007000
    #define        Gbl_avioPinMuxCntlBus_I2S1_MCLK_MODE_0                   0x0
    #define        Gbl_avioPinMuxCntlBus_I2S1_MCLK_MODE_1                   0x1
    #define        Gbl_avioPinMuxCntlBus_I2S1_MCLK_MODE_3                   0x3
    #define        Gbl_avioPinMuxCntlBus_I2S1_MCLK_MODE_7                   0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S2_MCLK             0x8405
    #define     B16Gbl_avioPinMuxCntlBus_I2S2_MCLK             0x8404
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S2_MCLK                15
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S2_MCLK                15
    #define       bGbl_avioPinMuxCntlBus_I2S2_MCLK             3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S2_MCLK                0x00038000
    #define        Gbl_avioPinMuxCntlBus_I2S2_MCLK_MODE_0                   0x0
    #define        Gbl_avioPinMuxCntlBus_I2S2_MCLK_MODE_1                   0x1
    #define        Gbl_avioPinMuxCntlBus_I2S2_MCLK_MODE_2                   0x2
    #define        Gbl_avioPinMuxCntlBus_I2S2_MCLK_MODE_4                   0x4
    #define     BA_Gbl_avioPinMuxCntlBus_TX_EDDC_SCL           0x8406
    #define     B16Gbl_avioPinMuxCntlBus_TX_EDDC_SCL           0x8406
    #define   LSb32Gbl_avioPinMuxCntlBus_TX_EDDC_SCL              18
    #define   LSb16Gbl_avioPinMuxCntlBus_TX_EDDC_SCL              2
    #define       bGbl_avioPinMuxCntlBus_TX_EDDC_SCL           3
    #define   MSK32Gbl_avioPinMuxCntlBus_TX_EDDC_SCL              0x001C0000
    #define        Gbl_avioPinMuxCntlBus_TX_EDDC_SCL_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_TX_EDDC_SCL_MODE_1                 0x1
    #define     BA_Gbl_avioPinMuxCntlBus_TX_EDDC_SDA           0x8406
    #define     B16Gbl_avioPinMuxCntlBus_TX_EDDC_SDA           0x8406
    #define   LSb32Gbl_avioPinMuxCntlBus_TX_EDDC_SDA              21
    #define   LSb16Gbl_avioPinMuxCntlBus_TX_EDDC_SDA              5
    #define       bGbl_avioPinMuxCntlBus_TX_EDDC_SDA           3
    #define   MSK32Gbl_avioPinMuxCntlBus_TX_EDDC_SDA              0x00E00000
    #define        Gbl_avioPinMuxCntlBus_TX_EDDC_SDA_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_TX_EDDC_SDA_MODE_1                 0x1
    #define     BA_Gbl_avioPinMuxCntlBus_I2S3_DO               0x8407
    #define     B16Gbl_avioPinMuxCntlBus_I2S3_DO               0x8406
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S3_DO                  24
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S3_DO                  8
    #define       bGbl_avioPinMuxCntlBus_I2S3_DO               3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S3_DO                  0x07000000
    #define        Gbl_avioPinMuxCntlBus_I2S3_DO_MODE_0                     0x0
    #define        Gbl_avioPinMuxCntlBus_I2S3_DO_MODE_1                     0x1
    #define        Gbl_avioPinMuxCntlBus_I2S3_DO_MODE_3                     0x3
    #define        Gbl_avioPinMuxCntlBus_I2S3_DO_MODE_7                     0x7
    #define     BA_Gbl_avioPinMuxCntlBus_I2S3_LRCKIO           0x8407
    #define     B16Gbl_avioPinMuxCntlBus_I2S3_LRCKIO           0x8406
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S3_LRCKIO              27
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S3_LRCKIO              11
    #define       bGbl_avioPinMuxCntlBus_I2S3_LRCKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S3_LRCKIO              0x38000000
    #define        Gbl_avioPinMuxCntlBus_I2S3_LRCKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S3_LRCKIO_MODE_1                 0x1
    #define        Gbl_avioPinMuxCntlBus_I2S3_LRCKIO_MODE_3                 0x3
    #define     RA_Gbl_avioPinMuxCntlBus2                      0x8408
    #define     BA_Gbl_avioPinMuxCntlBus_I2S3_BCLKIO           0x8408
    #define     B16Gbl_avioPinMuxCntlBus_I2S3_BCLKIO           0x8408
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S3_BCLKIO              0
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S3_BCLKIO              0
    #define       bGbl_avioPinMuxCntlBus_I2S3_BCLKIO           3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S3_BCLKIO              0x00000007
    #define        Gbl_avioPinMuxCntlBus_I2S3_BCLKIO_MODE_0                 0x0
    #define        Gbl_avioPinMuxCntlBus_I2S3_BCLKIO_MODE_1                 0x1
    #define        Gbl_avioPinMuxCntlBus_I2S3_BCLKIO_MODE_3                 0x3
    #define     BA_Gbl_avioPinMuxCntlBus_I2S3_DI               0x8408
    #define     B16Gbl_avioPinMuxCntlBus_I2S3_DI               0x8408
    #define   LSb32Gbl_avioPinMuxCntlBus_I2S3_DI                  3
    #define   LSb16Gbl_avioPinMuxCntlBus_I2S3_DI                  3
    #define       bGbl_avioPinMuxCntlBus_I2S3_DI               3
    #define   MSK32Gbl_avioPinMuxCntlBus_I2S3_DI                  0x00000038
    #define        Gbl_avioPinMuxCntlBus_I2S3_DI_MODE_0                     0x0
    #define        Gbl_avioPinMuxCntlBus_I2S3_DI_MODE_1                     0x1
    #define        Gbl_avioPinMuxCntlBus_I2S3_DI_MODE_3                     0x3
    #define     RA_Gbl_SDIO_CDnCntl                            0x8800
    #define     BA_Gbl_SDIO_CDnCntl_DS0                        0x8800
    #define     B16Gbl_SDIO_CDnCntl_DS0                        0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_DS0                           0
    #define   LSb16Gbl_SDIO_CDnCntl_DS0                           0
    #define       bGbl_SDIO_CDnCntl_DS0                        1
    #define   MSK32Gbl_SDIO_CDnCntl_DS0                           0x00000001
    #define     BA_Gbl_SDIO_CDnCntl_DS1                        0x8800
    #define     B16Gbl_SDIO_CDnCntl_DS1                        0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_DS1                           1
    #define   LSb16Gbl_SDIO_CDnCntl_DS1                           1
    #define       bGbl_SDIO_CDnCntl_DS1                        1
    #define   MSK32Gbl_SDIO_CDnCntl_DS1                           0x00000002
    #define     BA_Gbl_SDIO_CDnCntl_DS2                        0x8800
    #define     B16Gbl_SDIO_CDnCntl_DS2                        0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_DS2                           2
    #define   LSb16Gbl_SDIO_CDnCntl_DS2                           2
    #define       bGbl_SDIO_CDnCntl_DS2                        1
    #define   MSK32Gbl_SDIO_CDnCntl_DS2                           0x00000004
    #define     BA_Gbl_SDIO_CDnCntl_DS3                        0x8800
    #define     B16Gbl_SDIO_CDnCntl_DS3                        0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_DS3                           3
    #define   LSb16Gbl_SDIO_CDnCntl_DS3                           3
    #define       bGbl_SDIO_CDnCntl_DS3                        1
    #define   MSK32Gbl_SDIO_CDnCntl_DS3                           0x00000008
    #define     BA_Gbl_SDIO_CDnCntl_IE                         0x8800
    #define     B16Gbl_SDIO_CDnCntl_IE                         0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_IE                            4
    #define   LSb16Gbl_SDIO_CDnCntl_IE                            4
    #define       bGbl_SDIO_CDnCntl_IE                         1
    #define   MSK32Gbl_SDIO_CDnCntl_IE                            0x00000010
    #define     BA_Gbl_SDIO_CDnCntl_PE                         0x8800
    #define     B16Gbl_SDIO_CDnCntl_PE                         0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_PE                            5
    #define   LSb16Gbl_SDIO_CDnCntl_PE                            5
    #define       bGbl_SDIO_CDnCntl_PE                         1
    #define   MSK32Gbl_SDIO_CDnCntl_PE                            0x00000020
    #define     BA_Gbl_SDIO_CDnCntl_PS                         0x8800
    #define     B16Gbl_SDIO_CDnCntl_PS                         0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_PS                            6
    #define   LSb16Gbl_SDIO_CDnCntl_PS                            6
    #define       bGbl_SDIO_CDnCntl_PS                         1
    #define   MSK32Gbl_SDIO_CDnCntl_PS                            0x00000040
    #define     BA_Gbl_SDIO_CDnCntl_SL                         0x8800
    #define     B16Gbl_SDIO_CDnCntl_SL                         0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_SL                            7
    #define   LSb16Gbl_SDIO_CDnCntl_SL                            7
    #define       bGbl_SDIO_CDnCntl_SL                         1
    #define   MSK32Gbl_SDIO_CDnCntl_SL                            0x00000080
    #define     BA_Gbl_SDIO_CDnCntl_SPU                        0x8801
    #define     B16Gbl_SDIO_CDnCntl_SPU                        0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_SPU                           8
    #define   LSb16Gbl_SDIO_CDnCntl_SPU                           8
    #define       bGbl_SDIO_CDnCntl_SPU                        1
    #define   MSK32Gbl_SDIO_CDnCntl_SPU                           0x00000100
    #define     BA_Gbl_SDIO_CDnCntl_ST                         0x8801
    #define     B16Gbl_SDIO_CDnCntl_ST                         0x8800
    #define   LSb32Gbl_SDIO_CDnCntl_ST                            9
    #define   LSb16Gbl_SDIO_CDnCntl_ST                            9
    #define       bGbl_SDIO_CDnCntl_ST                         1
    #define   MSK32Gbl_SDIO_CDnCntl_ST                            0x00000200
    #define     RA_Gbl_SDIO_WPCntl                             0x8804
    #define     BA_Gbl_SDIO_WPCntl_DS0                         0x8804
    #define     B16Gbl_SDIO_WPCntl_DS0                         0x8804
    #define   LSb32Gbl_SDIO_WPCntl_DS0                            0
    #define   LSb16Gbl_SDIO_WPCntl_DS0                            0
    #define       bGbl_SDIO_WPCntl_DS0                         1
    #define   MSK32Gbl_SDIO_WPCntl_DS0                            0x00000001
    #define     BA_Gbl_SDIO_WPCntl_DS1                         0x8804
    #define     B16Gbl_SDIO_WPCntl_DS1                         0x8804
    #define   LSb32Gbl_SDIO_WPCntl_DS1                            1
    #define   LSb16Gbl_SDIO_WPCntl_DS1                            1
    #define       bGbl_SDIO_WPCntl_DS1                         1
    #define   MSK32Gbl_SDIO_WPCntl_DS1                            0x00000002
    #define     BA_Gbl_SDIO_WPCntl_DS2                         0x8804
    #define     B16Gbl_SDIO_WPCntl_DS2                         0x8804
    #define   LSb32Gbl_SDIO_WPCntl_DS2                            2
    #define   LSb16Gbl_SDIO_WPCntl_DS2                            2
    #define       bGbl_SDIO_WPCntl_DS2                         1
    #define   MSK32Gbl_SDIO_WPCntl_DS2                            0x00000004
    #define     BA_Gbl_SDIO_WPCntl_DS3                         0x8804
    #define     B16Gbl_SDIO_WPCntl_DS3                         0x8804
    #define   LSb32Gbl_SDIO_WPCntl_DS3                            3
    #define   LSb16Gbl_SDIO_WPCntl_DS3                            3
    #define       bGbl_SDIO_WPCntl_DS3                         1
    #define   MSK32Gbl_SDIO_WPCntl_DS3                            0x00000008
    #define     BA_Gbl_SDIO_WPCntl_IE                          0x8804
    #define     B16Gbl_SDIO_WPCntl_IE                          0x8804
    #define   LSb32Gbl_SDIO_WPCntl_IE                             4
    #define   LSb16Gbl_SDIO_WPCntl_IE                             4
    #define       bGbl_SDIO_WPCntl_IE                          1
    #define   MSK32Gbl_SDIO_WPCntl_IE                             0x00000010
    #define     BA_Gbl_SDIO_WPCntl_PE                          0x8804
    #define     B16Gbl_SDIO_WPCntl_PE                          0x8804
    #define   LSb32Gbl_SDIO_WPCntl_PE                             5
    #define   LSb16Gbl_SDIO_WPCntl_PE                             5
    #define       bGbl_SDIO_WPCntl_PE                          1
    #define   MSK32Gbl_SDIO_WPCntl_PE                             0x00000020
    #define     BA_Gbl_SDIO_WPCntl_PS                          0x8804
    #define     B16Gbl_SDIO_WPCntl_PS                          0x8804
    #define   LSb32Gbl_SDIO_WPCntl_PS                             6
    #define   LSb16Gbl_SDIO_WPCntl_PS                             6
    #define       bGbl_SDIO_WPCntl_PS                          1
    #define   MSK32Gbl_SDIO_WPCntl_PS                             0x00000040
    #define     BA_Gbl_SDIO_WPCntl_SL                          0x8804
    #define     B16Gbl_SDIO_WPCntl_SL                          0x8804
    #define   LSb32Gbl_SDIO_WPCntl_SL                             7
    #define   LSb16Gbl_SDIO_WPCntl_SL                             7
    #define       bGbl_SDIO_WPCntl_SL                          1
    #define   MSK32Gbl_SDIO_WPCntl_SL                             0x00000080
    #define     BA_Gbl_SDIO_WPCntl_SPU                         0x8805
    #define     B16Gbl_SDIO_WPCntl_SPU                         0x8804
    #define   LSb32Gbl_SDIO_WPCntl_SPU                            8
    #define   LSb16Gbl_SDIO_WPCntl_SPU                            8
    #define       bGbl_SDIO_WPCntl_SPU                         1
    #define   MSK32Gbl_SDIO_WPCntl_SPU                            0x00000100
    #define     BA_Gbl_SDIO_WPCntl_ST                          0x8805
    #define     B16Gbl_SDIO_WPCntl_ST                          0x8804
    #define   LSb32Gbl_SDIO_WPCntl_ST                             9
    #define   LSb16Gbl_SDIO_WPCntl_ST                             9
    #define       bGbl_SDIO_WPCntl_ST                          1
    #define   MSK32Gbl_SDIO_WPCntl_ST                             0x00000200
    #define     RA_Gbl_SPI1_SS0nCntl                           0x8808
    #define     BA_Gbl_SPI1_SS0nCntl_DS0                       0x8808
    #define     B16Gbl_SPI1_SS0nCntl_DS0                       0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_DS0                          0
    #define   LSb16Gbl_SPI1_SS0nCntl_DS0                          0
    #define       bGbl_SPI1_SS0nCntl_DS0                       1
    #define   MSK32Gbl_SPI1_SS0nCntl_DS0                          0x00000001
    #define     BA_Gbl_SPI1_SS0nCntl_DS1                       0x8808
    #define     B16Gbl_SPI1_SS0nCntl_DS1                       0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_DS1                          1
    #define   LSb16Gbl_SPI1_SS0nCntl_DS1                          1
    #define       bGbl_SPI1_SS0nCntl_DS1                       1
    #define   MSK32Gbl_SPI1_SS0nCntl_DS1                          0x00000002
    #define     BA_Gbl_SPI1_SS0nCntl_DS2                       0x8808
    #define     B16Gbl_SPI1_SS0nCntl_DS2                       0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_DS2                          2
    #define   LSb16Gbl_SPI1_SS0nCntl_DS2                          2
    #define       bGbl_SPI1_SS0nCntl_DS2                       1
    #define   MSK32Gbl_SPI1_SS0nCntl_DS2                          0x00000004
    #define     BA_Gbl_SPI1_SS0nCntl_IE                        0x8808
    #define     B16Gbl_SPI1_SS0nCntl_IE                        0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_IE                           3
    #define   LSb16Gbl_SPI1_SS0nCntl_IE                           3
    #define       bGbl_SPI1_SS0nCntl_IE                        1
    #define   MSK32Gbl_SPI1_SS0nCntl_IE                           0x00000008
    #define     BA_Gbl_SPI1_SS0nCntl_PD                        0x8808
    #define     B16Gbl_SPI1_SS0nCntl_PD                        0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_PD                           4
    #define   LSb16Gbl_SPI1_SS0nCntl_PD                           4
    #define       bGbl_SPI1_SS0nCntl_PD                        1
    #define   MSK32Gbl_SPI1_SS0nCntl_PD                           0x00000010
    #define     BA_Gbl_SPI1_SS0nCntl_PU                        0x8808
    #define     B16Gbl_SPI1_SS0nCntl_PU                        0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_PU                           5
    #define   LSb16Gbl_SPI1_SS0nCntl_PU                           5
    #define       bGbl_SPI1_SS0nCntl_PU                        1
    #define   MSK32Gbl_SPI1_SS0nCntl_PU                           0x00000020
    #define     BA_Gbl_SPI1_SS0nCntl_SL                        0x8808
    #define     B16Gbl_SPI1_SS0nCntl_SL                        0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_SL                           6
    #define   LSb16Gbl_SPI1_SS0nCntl_SL                           6
    #define       bGbl_SPI1_SS0nCntl_SL                        1
    #define   MSK32Gbl_SPI1_SS0nCntl_SL                           0x00000040
    #define     BA_Gbl_SPI1_SS0nCntl_ST                        0x8808
    #define     B16Gbl_SPI1_SS0nCntl_ST                        0x8808
    #define   LSb32Gbl_SPI1_SS0nCntl_ST                           7
    #define   LSb16Gbl_SPI1_SS0nCntl_ST                           7
    #define       bGbl_SPI1_SS0nCntl_ST                        1
    #define   MSK32Gbl_SPI1_SS0nCntl_ST                           0x00000080
    #define     RA_Gbl_SPI1_SS1nCntl                           0x880C
    #define     BA_Gbl_SPI1_SS1nCntl_DS0                       0x880C
    #define     B16Gbl_SPI1_SS1nCntl_DS0                       0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_DS0                          0
    #define   LSb16Gbl_SPI1_SS1nCntl_DS0                          0
    #define       bGbl_SPI1_SS1nCntl_DS0                       1
    #define   MSK32Gbl_SPI1_SS1nCntl_DS0                          0x00000001
    #define     BA_Gbl_SPI1_SS1nCntl_DS1                       0x880C
    #define     B16Gbl_SPI1_SS1nCntl_DS1                       0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_DS1                          1
    #define   LSb16Gbl_SPI1_SS1nCntl_DS1                          1
    #define       bGbl_SPI1_SS1nCntl_DS1                       1
    #define   MSK32Gbl_SPI1_SS1nCntl_DS1                          0x00000002
    #define     BA_Gbl_SPI1_SS1nCntl_DS2                       0x880C
    #define     B16Gbl_SPI1_SS1nCntl_DS2                       0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_DS2                          2
    #define   LSb16Gbl_SPI1_SS1nCntl_DS2                          2
    #define       bGbl_SPI1_SS1nCntl_DS2                       1
    #define   MSK32Gbl_SPI1_SS1nCntl_DS2                          0x00000004
    #define     BA_Gbl_SPI1_SS1nCntl_IE                        0x880C
    #define     B16Gbl_SPI1_SS1nCntl_IE                        0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_IE                           3
    #define   LSb16Gbl_SPI1_SS1nCntl_IE                           3
    #define       bGbl_SPI1_SS1nCntl_IE                        1
    #define   MSK32Gbl_SPI1_SS1nCntl_IE                           0x00000008
    #define     BA_Gbl_SPI1_SS1nCntl_PD                        0x880C
    #define     B16Gbl_SPI1_SS1nCntl_PD                        0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_PD                           4
    #define   LSb16Gbl_SPI1_SS1nCntl_PD                           4
    #define       bGbl_SPI1_SS1nCntl_PD                        1
    #define   MSK32Gbl_SPI1_SS1nCntl_PD                           0x00000010
    #define     BA_Gbl_SPI1_SS1nCntl_PU                        0x880C
    #define     B16Gbl_SPI1_SS1nCntl_PU                        0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_PU                           5
    #define   LSb16Gbl_SPI1_SS1nCntl_PU                           5
    #define       bGbl_SPI1_SS1nCntl_PU                        1
    #define   MSK32Gbl_SPI1_SS1nCntl_PU                           0x00000020
    #define     BA_Gbl_SPI1_SS1nCntl_SL                        0x880C
    #define     B16Gbl_SPI1_SS1nCntl_SL                        0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_SL                           6
    #define   LSb16Gbl_SPI1_SS1nCntl_SL                           6
    #define       bGbl_SPI1_SS1nCntl_SL                        1
    #define   MSK32Gbl_SPI1_SS1nCntl_SL                           0x00000040
    #define     BA_Gbl_SPI1_SS1nCntl_ST                        0x880C
    #define     B16Gbl_SPI1_SS1nCntl_ST                        0x880C
    #define   LSb32Gbl_SPI1_SS1nCntl_ST                           7
    #define   LSb16Gbl_SPI1_SS1nCntl_ST                           7
    #define       bGbl_SPI1_SS1nCntl_ST                        1
    #define   MSK32Gbl_SPI1_SS1nCntl_ST                           0x00000080
    #define     RA_Gbl_SPI1_SS2nCntl                           0x8810
    #define     BA_Gbl_SPI1_SS2nCntl_DS0                       0x8810
    #define     B16Gbl_SPI1_SS2nCntl_DS0                       0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_DS0                          0
    #define   LSb16Gbl_SPI1_SS2nCntl_DS0                          0
    #define       bGbl_SPI1_SS2nCntl_DS0                       1
    #define   MSK32Gbl_SPI1_SS2nCntl_DS0                          0x00000001
    #define     BA_Gbl_SPI1_SS2nCntl_DS1                       0x8810
    #define     B16Gbl_SPI1_SS2nCntl_DS1                       0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_DS1                          1
    #define   LSb16Gbl_SPI1_SS2nCntl_DS1                          1
    #define       bGbl_SPI1_SS2nCntl_DS1                       1
    #define   MSK32Gbl_SPI1_SS2nCntl_DS1                          0x00000002
    #define     BA_Gbl_SPI1_SS2nCntl_DS2                       0x8810
    #define     B16Gbl_SPI1_SS2nCntl_DS2                       0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_DS2                          2
    #define   LSb16Gbl_SPI1_SS2nCntl_DS2                          2
    #define       bGbl_SPI1_SS2nCntl_DS2                       1
    #define   MSK32Gbl_SPI1_SS2nCntl_DS2                          0x00000004
    #define     BA_Gbl_SPI1_SS2nCntl_DS3                       0x8810
    #define     B16Gbl_SPI1_SS2nCntl_DS3                       0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_DS3                          3
    #define   LSb16Gbl_SPI1_SS2nCntl_DS3                          3
    #define       bGbl_SPI1_SS2nCntl_DS3                       1
    #define   MSK32Gbl_SPI1_SS2nCntl_DS3                          0x00000008
    #define     BA_Gbl_SPI1_SS2nCntl_IE                        0x8810
    #define     B16Gbl_SPI1_SS2nCntl_IE                        0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_IE                           4
    #define   LSb16Gbl_SPI1_SS2nCntl_IE                           4
    #define       bGbl_SPI1_SS2nCntl_IE                        1
    #define   MSK32Gbl_SPI1_SS2nCntl_IE                           0x00000010
    #define     BA_Gbl_SPI1_SS2nCntl_PE                        0x8810
    #define     B16Gbl_SPI1_SS2nCntl_PE                        0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_PE                           5
    #define   LSb16Gbl_SPI1_SS2nCntl_PE                           5
    #define       bGbl_SPI1_SS2nCntl_PE                        1
    #define   MSK32Gbl_SPI1_SS2nCntl_PE                           0x00000020
    #define     BA_Gbl_SPI1_SS2nCntl_PS                        0x8810
    #define     B16Gbl_SPI1_SS2nCntl_PS                        0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_PS                           6
    #define   LSb16Gbl_SPI1_SS2nCntl_PS                           6
    #define       bGbl_SPI1_SS2nCntl_PS                        1
    #define   MSK32Gbl_SPI1_SS2nCntl_PS                           0x00000040
    #define     BA_Gbl_SPI1_SS2nCntl_SL                        0x8810
    #define     B16Gbl_SPI1_SS2nCntl_SL                        0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_SL                           7
    #define   LSb16Gbl_SPI1_SS2nCntl_SL                           7
    #define       bGbl_SPI1_SS2nCntl_SL                        1
    #define   MSK32Gbl_SPI1_SS2nCntl_SL                           0x00000080
    #define     BA_Gbl_SPI1_SS2nCntl_SPU                       0x8811
    #define     B16Gbl_SPI1_SS2nCntl_SPU                       0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_SPU                          8
    #define   LSb16Gbl_SPI1_SS2nCntl_SPU                          8
    #define       bGbl_SPI1_SS2nCntl_SPU                       1
    #define   MSK32Gbl_SPI1_SS2nCntl_SPU                          0x00000100
    #define     BA_Gbl_SPI1_SS2nCntl_ST                        0x8811
    #define     B16Gbl_SPI1_SS2nCntl_ST                        0x8810
    #define   LSb32Gbl_SPI1_SS2nCntl_ST                           9
    #define   LSb16Gbl_SPI1_SS2nCntl_ST                           9
    #define       bGbl_SPI1_SS2nCntl_ST                        1
    #define   MSK32Gbl_SPI1_SS2nCntl_ST                           0x00000200
    #define     RA_Gbl_SPI1_SS3nCntl                           0x8814
    #define     BA_Gbl_SPI1_SS3nCntl_DS0                       0x8814
    #define     B16Gbl_SPI1_SS3nCntl_DS0                       0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_DS0                          0
    #define   LSb16Gbl_SPI1_SS3nCntl_DS0                          0
    #define       bGbl_SPI1_SS3nCntl_DS0                       1
    #define   MSK32Gbl_SPI1_SS3nCntl_DS0                          0x00000001
    #define     BA_Gbl_SPI1_SS3nCntl_DS1                       0x8814
    #define     B16Gbl_SPI1_SS3nCntl_DS1                       0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_DS1                          1
    #define   LSb16Gbl_SPI1_SS3nCntl_DS1                          1
    #define       bGbl_SPI1_SS3nCntl_DS1                       1
    #define   MSK32Gbl_SPI1_SS3nCntl_DS1                          0x00000002
    #define     BA_Gbl_SPI1_SS3nCntl_DS2                       0x8814
    #define     B16Gbl_SPI1_SS3nCntl_DS2                       0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_DS2                          2
    #define   LSb16Gbl_SPI1_SS3nCntl_DS2                          2
    #define       bGbl_SPI1_SS3nCntl_DS2                       1
    #define   MSK32Gbl_SPI1_SS3nCntl_DS2                          0x00000004
    #define     BA_Gbl_SPI1_SS3nCntl_DS3                       0x8814
    #define     B16Gbl_SPI1_SS3nCntl_DS3                       0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_DS3                          3
    #define   LSb16Gbl_SPI1_SS3nCntl_DS3                          3
    #define       bGbl_SPI1_SS3nCntl_DS3                       1
    #define   MSK32Gbl_SPI1_SS3nCntl_DS3                          0x00000008
    #define     BA_Gbl_SPI1_SS3nCntl_IE                        0x8814
    #define     B16Gbl_SPI1_SS3nCntl_IE                        0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_IE                           4
    #define   LSb16Gbl_SPI1_SS3nCntl_IE                           4
    #define       bGbl_SPI1_SS3nCntl_IE                        1
    #define   MSK32Gbl_SPI1_SS3nCntl_IE                           0x00000010
    #define     BA_Gbl_SPI1_SS3nCntl_PE                        0x8814
    #define     B16Gbl_SPI1_SS3nCntl_PE                        0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_PE                           5
    #define   LSb16Gbl_SPI1_SS3nCntl_PE                           5
    #define       bGbl_SPI1_SS3nCntl_PE                        1
    #define   MSK32Gbl_SPI1_SS3nCntl_PE                           0x00000020
    #define     BA_Gbl_SPI1_SS3nCntl_PS                        0x8814
    #define     B16Gbl_SPI1_SS3nCntl_PS                        0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_PS                           6
    #define   LSb16Gbl_SPI1_SS3nCntl_PS                           6
    #define       bGbl_SPI1_SS3nCntl_PS                        1
    #define   MSK32Gbl_SPI1_SS3nCntl_PS                           0x00000040
    #define     BA_Gbl_SPI1_SS3nCntl_SL                        0x8814
    #define     B16Gbl_SPI1_SS3nCntl_SL                        0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_SL                           7
    #define   LSb16Gbl_SPI1_SS3nCntl_SL                           7
    #define       bGbl_SPI1_SS3nCntl_SL                        1
    #define   MSK32Gbl_SPI1_SS3nCntl_SL                           0x00000080
    #define     BA_Gbl_SPI1_SS3nCntl_SPU                       0x8815
    #define     B16Gbl_SPI1_SS3nCntl_SPU                       0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_SPU                          8
    #define   LSb16Gbl_SPI1_SS3nCntl_SPU                          8
    #define       bGbl_SPI1_SS3nCntl_SPU                       1
    #define   MSK32Gbl_SPI1_SS3nCntl_SPU                          0x00000100
    #define     BA_Gbl_SPI1_SS3nCntl_ST                        0x8815
    #define     B16Gbl_SPI1_SS3nCntl_ST                        0x8814
    #define   LSb32Gbl_SPI1_SS3nCntl_ST                           9
    #define   LSb16Gbl_SPI1_SS3nCntl_ST                           9
    #define       bGbl_SPI1_SS3nCntl_ST                        1
    #define   MSK32Gbl_SPI1_SS3nCntl_ST                           0x00000200
    #define     RA_Gbl_SPI1_SDOCntl                            0x8818
    #define     BA_Gbl_SPI1_SDOCntl_DS0                        0x8818
    #define     B16Gbl_SPI1_SDOCntl_DS0                        0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_DS0                           0
    #define   LSb16Gbl_SPI1_SDOCntl_DS0                           0
    #define       bGbl_SPI1_SDOCntl_DS0                        1
    #define   MSK32Gbl_SPI1_SDOCntl_DS0                           0x00000001
    #define     BA_Gbl_SPI1_SDOCntl_DS1                        0x8818
    #define     B16Gbl_SPI1_SDOCntl_DS1                        0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_DS1                           1
    #define   LSb16Gbl_SPI1_SDOCntl_DS1                           1
    #define       bGbl_SPI1_SDOCntl_DS1                        1
    #define   MSK32Gbl_SPI1_SDOCntl_DS1                           0x00000002
    #define     BA_Gbl_SPI1_SDOCntl_DS2                        0x8818
    #define     B16Gbl_SPI1_SDOCntl_DS2                        0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_DS2                           2
    #define   LSb16Gbl_SPI1_SDOCntl_DS2                           2
    #define       bGbl_SPI1_SDOCntl_DS2                        1
    #define   MSK32Gbl_SPI1_SDOCntl_DS2                           0x00000004
    #define     BA_Gbl_SPI1_SDOCntl_IE                         0x8818
    #define     B16Gbl_SPI1_SDOCntl_IE                         0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_IE                            3
    #define   LSb16Gbl_SPI1_SDOCntl_IE                            3
    #define       bGbl_SPI1_SDOCntl_IE                         1
    #define   MSK32Gbl_SPI1_SDOCntl_IE                            0x00000008
    #define     BA_Gbl_SPI1_SDOCntl_PD                         0x8818
    #define     B16Gbl_SPI1_SDOCntl_PD                         0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_PD                            4
    #define   LSb16Gbl_SPI1_SDOCntl_PD                            4
    #define       bGbl_SPI1_SDOCntl_PD                         1
    #define   MSK32Gbl_SPI1_SDOCntl_PD                            0x00000010
    #define     BA_Gbl_SPI1_SDOCntl_PU                         0x8818
    #define     B16Gbl_SPI1_SDOCntl_PU                         0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_PU                            5
    #define   LSb16Gbl_SPI1_SDOCntl_PU                            5
    #define       bGbl_SPI1_SDOCntl_PU                         1
    #define   MSK32Gbl_SPI1_SDOCntl_PU                            0x00000020
    #define     BA_Gbl_SPI1_SDOCntl_SL                         0x8818
    #define     B16Gbl_SPI1_SDOCntl_SL                         0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_SL                            6
    #define   LSb16Gbl_SPI1_SDOCntl_SL                            6
    #define       bGbl_SPI1_SDOCntl_SL                         1
    #define   MSK32Gbl_SPI1_SDOCntl_SL                            0x00000040
    #define     BA_Gbl_SPI1_SDOCntl_ST                         0x8818
    #define     B16Gbl_SPI1_SDOCntl_ST                         0x8818
    #define   LSb32Gbl_SPI1_SDOCntl_ST                            7
    #define   LSb16Gbl_SPI1_SDOCntl_ST                            7
    #define       bGbl_SPI1_SDOCntl_ST                         1
    #define   MSK32Gbl_SPI1_SDOCntl_ST                            0x00000080
    #define     RA_Gbl_SPI1_SCLKCntl                           0x881C
    #define     BA_Gbl_SPI1_SCLKCntl_DS0                       0x881C
    #define     B16Gbl_SPI1_SCLKCntl_DS0                       0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_DS0                          0
    #define   LSb16Gbl_SPI1_SCLKCntl_DS0                          0
    #define       bGbl_SPI1_SCLKCntl_DS0                       1
    #define   MSK32Gbl_SPI1_SCLKCntl_DS0                          0x00000001
    #define     BA_Gbl_SPI1_SCLKCntl_DS1                       0x881C
    #define     B16Gbl_SPI1_SCLKCntl_DS1                       0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_DS1                          1
    #define   LSb16Gbl_SPI1_SCLKCntl_DS1                          1
    #define       bGbl_SPI1_SCLKCntl_DS1                       1
    #define   MSK32Gbl_SPI1_SCLKCntl_DS1                          0x00000002
    #define     BA_Gbl_SPI1_SCLKCntl_DS2                       0x881C
    #define     B16Gbl_SPI1_SCLKCntl_DS2                       0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_DS2                          2
    #define   LSb16Gbl_SPI1_SCLKCntl_DS2                          2
    #define       bGbl_SPI1_SCLKCntl_DS2                       1
    #define   MSK32Gbl_SPI1_SCLKCntl_DS2                          0x00000004
    #define     BA_Gbl_SPI1_SCLKCntl_IE                        0x881C
    #define     B16Gbl_SPI1_SCLKCntl_IE                        0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_IE                           3
    #define   LSb16Gbl_SPI1_SCLKCntl_IE                           3
    #define       bGbl_SPI1_SCLKCntl_IE                        1
    #define   MSK32Gbl_SPI1_SCLKCntl_IE                           0x00000008
    #define     BA_Gbl_SPI1_SCLKCntl_PD                        0x881C
    #define     B16Gbl_SPI1_SCLKCntl_PD                        0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_PD                           4
    #define   LSb16Gbl_SPI1_SCLKCntl_PD                           4
    #define       bGbl_SPI1_SCLKCntl_PD                        1
    #define   MSK32Gbl_SPI1_SCLKCntl_PD                           0x00000010
    #define     BA_Gbl_SPI1_SCLKCntl_PU                        0x881C
    #define     B16Gbl_SPI1_SCLKCntl_PU                        0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_PU                           5
    #define   LSb16Gbl_SPI1_SCLKCntl_PU                           5
    #define       bGbl_SPI1_SCLKCntl_PU                        1
    #define   MSK32Gbl_SPI1_SCLKCntl_PU                           0x00000020
    #define     BA_Gbl_SPI1_SCLKCntl_SL                        0x881C
    #define     B16Gbl_SPI1_SCLKCntl_SL                        0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_SL                           6
    #define   LSb16Gbl_SPI1_SCLKCntl_SL                           6
    #define       bGbl_SPI1_SCLKCntl_SL                        1
    #define   MSK32Gbl_SPI1_SCLKCntl_SL                           0x00000040
    #define     BA_Gbl_SPI1_SCLKCntl_ST                        0x881C
    #define     B16Gbl_SPI1_SCLKCntl_ST                        0x881C
    #define   LSb32Gbl_SPI1_SCLKCntl_ST                           7
    #define   LSb16Gbl_SPI1_SCLKCntl_ST                           7
    #define       bGbl_SPI1_SCLKCntl_ST                        1
    #define   MSK32Gbl_SPI1_SCLKCntl_ST                           0x00000080
    #define     RA_Gbl_SPI1_SDICntl                            0x8820
    #define     BA_Gbl_SPI1_SDICntl_DS0                        0x8820
    #define     B16Gbl_SPI1_SDICntl_DS0                        0x8820
    #define   LSb32Gbl_SPI1_SDICntl_DS0                           0
    #define   LSb16Gbl_SPI1_SDICntl_DS0                           0
    #define       bGbl_SPI1_SDICntl_DS0                        1
    #define   MSK32Gbl_SPI1_SDICntl_DS0                           0x00000001
    #define     BA_Gbl_SPI1_SDICntl_DS1                        0x8820
    #define     B16Gbl_SPI1_SDICntl_DS1                        0x8820
    #define   LSb32Gbl_SPI1_SDICntl_DS1                           1
    #define   LSb16Gbl_SPI1_SDICntl_DS1                           1
    #define       bGbl_SPI1_SDICntl_DS1                        1
    #define   MSK32Gbl_SPI1_SDICntl_DS1                           0x00000002
    #define     BA_Gbl_SPI1_SDICntl_DS2                        0x8820
    #define     B16Gbl_SPI1_SDICntl_DS2                        0x8820
    #define   LSb32Gbl_SPI1_SDICntl_DS2                           2
    #define   LSb16Gbl_SPI1_SDICntl_DS2                           2
    #define       bGbl_SPI1_SDICntl_DS2                        1
    #define   MSK32Gbl_SPI1_SDICntl_DS2                           0x00000004
    #define     BA_Gbl_SPI1_SDICntl_IE                         0x8820
    #define     B16Gbl_SPI1_SDICntl_IE                         0x8820
    #define   LSb32Gbl_SPI1_SDICntl_IE                            3
    #define   LSb16Gbl_SPI1_SDICntl_IE                            3
    #define       bGbl_SPI1_SDICntl_IE                         1
    #define   MSK32Gbl_SPI1_SDICntl_IE                            0x00000008
    #define     BA_Gbl_SPI1_SDICntl_PD                         0x8820
    #define     B16Gbl_SPI1_SDICntl_PD                         0x8820
    #define   LSb32Gbl_SPI1_SDICntl_PD                            4
    #define   LSb16Gbl_SPI1_SDICntl_PD                            4
    #define       bGbl_SPI1_SDICntl_PD                         1
    #define   MSK32Gbl_SPI1_SDICntl_PD                            0x00000010
    #define     BA_Gbl_SPI1_SDICntl_PU                         0x8820
    #define     B16Gbl_SPI1_SDICntl_PU                         0x8820
    #define   LSb32Gbl_SPI1_SDICntl_PU                            5
    #define   LSb16Gbl_SPI1_SDICntl_PU                            5
    #define       bGbl_SPI1_SDICntl_PU                         1
    #define   MSK32Gbl_SPI1_SDICntl_PU                            0x00000020
    #define     BA_Gbl_SPI1_SDICntl_SL                         0x8820
    #define     B16Gbl_SPI1_SDICntl_SL                         0x8820
    #define   LSb32Gbl_SPI1_SDICntl_SL                            6
    #define   LSb16Gbl_SPI1_SDICntl_SL                            6
    #define       bGbl_SPI1_SDICntl_SL                         1
    #define   MSK32Gbl_SPI1_SDICntl_SL                            0x00000040
    #define     BA_Gbl_SPI1_SDICntl_ST                         0x8820
    #define     B16Gbl_SPI1_SDICntl_ST                         0x8820
    #define   LSb32Gbl_SPI1_SDICntl_ST                            7
    #define   LSb16Gbl_SPI1_SDICntl_ST                            7
    #define       bGbl_SPI1_SDICntl_ST                         1
    #define   MSK32Gbl_SPI1_SDICntl_ST                            0x00000080
    #define     RA_Gbl_TW0_SCLCntl                             0x8824
    #define     BA_Gbl_TW0_SCLCntl_DS0                         0x8824
    #define     B16Gbl_TW0_SCLCntl_DS0                         0x8824
    #define   LSb32Gbl_TW0_SCLCntl_DS0                            0
    #define   LSb16Gbl_TW0_SCLCntl_DS0                            0
    #define       bGbl_TW0_SCLCntl_DS0                         1
    #define   MSK32Gbl_TW0_SCLCntl_DS0                            0x00000001
    #define     BA_Gbl_TW0_SCLCntl_DS1                         0x8824
    #define     B16Gbl_TW0_SCLCntl_DS1                         0x8824
    #define   LSb32Gbl_TW0_SCLCntl_DS1                            1
    #define   LSb16Gbl_TW0_SCLCntl_DS1                            1
    #define       bGbl_TW0_SCLCntl_DS1                         1
    #define   MSK32Gbl_TW0_SCLCntl_DS1                            0x00000002
    #define     BA_Gbl_TW0_SCLCntl_DS2                         0x8824
    #define     B16Gbl_TW0_SCLCntl_DS2                         0x8824
    #define   LSb32Gbl_TW0_SCLCntl_DS2                            2
    #define   LSb16Gbl_TW0_SCLCntl_DS2                            2
    #define       bGbl_TW0_SCLCntl_DS2                         1
    #define   MSK32Gbl_TW0_SCLCntl_DS2                            0x00000004
    #define     BA_Gbl_TW0_SCLCntl_DS3                         0x8824
    #define     B16Gbl_TW0_SCLCntl_DS3                         0x8824
    #define   LSb32Gbl_TW0_SCLCntl_DS3                            3
    #define   LSb16Gbl_TW0_SCLCntl_DS3                            3
    #define       bGbl_TW0_SCLCntl_DS3                         1
    #define   MSK32Gbl_TW0_SCLCntl_DS3                            0x00000008
    #define     BA_Gbl_TW0_SCLCntl_IE                          0x8824
    #define     B16Gbl_TW0_SCLCntl_IE                          0x8824
    #define   LSb32Gbl_TW0_SCLCntl_IE                             4
    #define   LSb16Gbl_TW0_SCLCntl_IE                             4
    #define       bGbl_TW0_SCLCntl_IE                          1
    #define   MSK32Gbl_TW0_SCLCntl_IE                             0x00000010
    #define     BA_Gbl_TW0_SCLCntl_PE                          0x8824
    #define     B16Gbl_TW0_SCLCntl_PE                          0x8824
    #define   LSb32Gbl_TW0_SCLCntl_PE                             5
    #define   LSb16Gbl_TW0_SCLCntl_PE                             5
    #define       bGbl_TW0_SCLCntl_PE                          1
    #define   MSK32Gbl_TW0_SCLCntl_PE                             0x00000020
    #define     BA_Gbl_TW0_SCLCntl_PS                          0x8824
    #define     B16Gbl_TW0_SCLCntl_PS                          0x8824
    #define   LSb32Gbl_TW0_SCLCntl_PS                             6
    #define   LSb16Gbl_TW0_SCLCntl_PS                             6
    #define       bGbl_TW0_SCLCntl_PS                          1
    #define   MSK32Gbl_TW0_SCLCntl_PS                             0x00000040
    #define     BA_Gbl_TW0_SCLCntl_SL                          0x8824
    #define     B16Gbl_TW0_SCLCntl_SL                          0x8824
    #define   LSb32Gbl_TW0_SCLCntl_SL                             7
    #define   LSb16Gbl_TW0_SCLCntl_SL                             7
    #define       bGbl_TW0_SCLCntl_SL                          1
    #define   MSK32Gbl_TW0_SCLCntl_SL                             0x00000080
    #define     BA_Gbl_TW0_SCLCntl_SPU                         0x8825
    #define     B16Gbl_TW0_SCLCntl_SPU                         0x8824
    #define   LSb32Gbl_TW0_SCLCntl_SPU                            8
    #define   LSb16Gbl_TW0_SCLCntl_SPU                            8
    #define       bGbl_TW0_SCLCntl_SPU                         1
    #define   MSK32Gbl_TW0_SCLCntl_SPU                            0x00000100
    #define     BA_Gbl_TW0_SCLCntl_ST                          0x8825
    #define     B16Gbl_TW0_SCLCntl_ST                          0x8824
    #define   LSb32Gbl_TW0_SCLCntl_ST                             9
    #define   LSb16Gbl_TW0_SCLCntl_ST                             9
    #define       bGbl_TW0_SCLCntl_ST                          1
    #define   MSK32Gbl_TW0_SCLCntl_ST                             0x00000200
    #define     RA_Gbl_TW0_SDACntl                             0x8828
    #define     BA_Gbl_TW0_SDACntl_DS0                         0x8828
    #define     B16Gbl_TW0_SDACntl_DS0                         0x8828
    #define   LSb32Gbl_TW0_SDACntl_DS0                            0
    #define   LSb16Gbl_TW0_SDACntl_DS0                            0
    #define       bGbl_TW0_SDACntl_DS0                         1
    #define   MSK32Gbl_TW0_SDACntl_DS0                            0x00000001
    #define     BA_Gbl_TW0_SDACntl_DS1                         0x8828
    #define     B16Gbl_TW0_SDACntl_DS1                         0x8828
    #define   LSb32Gbl_TW0_SDACntl_DS1                            1
    #define   LSb16Gbl_TW0_SDACntl_DS1                            1
    #define       bGbl_TW0_SDACntl_DS1                         1
    #define   MSK32Gbl_TW0_SDACntl_DS1                            0x00000002
    #define     BA_Gbl_TW0_SDACntl_DS2                         0x8828
    #define     B16Gbl_TW0_SDACntl_DS2                         0x8828
    #define   LSb32Gbl_TW0_SDACntl_DS2                            2
    #define   LSb16Gbl_TW0_SDACntl_DS2                            2
    #define       bGbl_TW0_SDACntl_DS2                         1
    #define   MSK32Gbl_TW0_SDACntl_DS2                            0x00000004
    #define     BA_Gbl_TW0_SDACntl_DS3                         0x8828
    #define     B16Gbl_TW0_SDACntl_DS3                         0x8828
    #define   LSb32Gbl_TW0_SDACntl_DS3                            3
    #define   LSb16Gbl_TW0_SDACntl_DS3                            3
    #define       bGbl_TW0_SDACntl_DS3                         1
    #define   MSK32Gbl_TW0_SDACntl_DS3                            0x00000008
    #define     BA_Gbl_TW0_SDACntl_IE                          0x8828
    #define     B16Gbl_TW0_SDACntl_IE                          0x8828
    #define   LSb32Gbl_TW0_SDACntl_IE                             4
    #define   LSb16Gbl_TW0_SDACntl_IE                             4
    #define       bGbl_TW0_SDACntl_IE                          1
    #define   MSK32Gbl_TW0_SDACntl_IE                             0x00000010
    #define     BA_Gbl_TW0_SDACntl_PE                          0x8828
    #define     B16Gbl_TW0_SDACntl_PE                          0x8828
    #define   LSb32Gbl_TW0_SDACntl_PE                             5
    #define   LSb16Gbl_TW0_SDACntl_PE                             5
    #define       bGbl_TW0_SDACntl_PE                          1
    #define   MSK32Gbl_TW0_SDACntl_PE                             0x00000020
    #define     BA_Gbl_TW0_SDACntl_PS                          0x8828
    #define     B16Gbl_TW0_SDACntl_PS                          0x8828
    #define   LSb32Gbl_TW0_SDACntl_PS                             6
    #define   LSb16Gbl_TW0_SDACntl_PS                             6
    #define       bGbl_TW0_SDACntl_PS                          1
    #define   MSK32Gbl_TW0_SDACntl_PS                             0x00000040
    #define     BA_Gbl_TW0_SDACntl_SL                          0x8828
    #define     B16Gbl_TW0_SDACntl_SL                          0x8828
    #define   LSb32Gbl_TW0_SDACntl_SL                             7
    #define   LSb16Gbl_TW0_SDACntl_SL                             7
    #define       bGbl_TW0_SDACntl_SL                          1
    #define   MSK32Gbl_TW0_SDACntl_SL                             0x00000080
    #define     BA_Gbl_TW0_SDACntl_SPU                         0x8829
    #define     B16Gbl_TW0_SDACntl_SPU                         0x8828
    #define   LSb32Gbl_TW0_SDACntl_SPU                            8
    #define   LSb16Gbl_TW0_SDACntl_SPU                            8
    #define       bGbl_TW0_SDACntl_SPU                         1
    #define   MSK32Gbl_TW0_SDACntl_SPU                            0x00000100
    #define     BA_Gbl_TW0_SDACntl_ST                          0x8829
    #define     B16Gbl_TW0_SDACntl_ST                          0x8828
    #define   LSb32Gbl_TW0_SDACntl_ST                             9
    #define   LSb16Gbl_TW0_SDACntl_ST                             9
    #define       bGbl_TW0_SDACntl_ST                          1
    #define   MSK32Gbl_TW0_SDACntl_ST                             0x00000200
    #define     RA_Gbl_STS0_CLKCntl                            0x882C
    #define     BA_Gbl_STS0_CLKCntl_DS0                        0x882C
    #define     B16Gbl_STS0_CLKCntl_DS0                        0x882C
    #define   LSb32Gbl_STS0_CLKCntl_DS0                           0
    #define   LSb16Gbl_STS0_CLKCntl_DS0                           0
    #define       bGbl_STS0_CLKCntl_DS0                        1
    #define   MSK32Gbl_STS0_CLKCntl_DS0                           0x00000001
    #define     BA_Gbl_STS0_CLKCntl_DS1                        0x882C
    #define     B16Gbl_STS0_CLKCntl_DS1                        0x882C
    #define   LSb32Gbl_STS0_CLKCntl_DS1                           1
    #define   LSb16Gbl_STS0_CLKCntl_DS1                           1
    #define       bGbl_STS0_CLKCntl_DS1                        1
    #define   MSK32Gbl_STS0_CLKCntl_DS1                           0x00000002
    #define     BA_Gbl_STS0_CLKCntl_DS2                        0x882C
    #define     B16Gbl_STS0_CLKCntl_DS2                        0x882C
    #define   LSb32Gbl_STS0_CLKCntl_DS2                           2
    #define   LSb16Gbl_STS0_CLKCntl_DS2                           2
    #define       bGbl_STS0_CLKCntl_DS2                        1
    #define   MSK32Gbl_STS0_CLKCntl_DS2                           0x00000004
    #define     BA_Gbl_STS0_CLKCntl_IE                         0x882C
    #define     B16Gbl_STS0_CLKCntl_IE                         0x882C
    #define   LSb32Gbl_STS0_CLKCntl_IE                            3
    #define   LSb16Gbl_STS0_CLKCntl_IE                            3
    #define       bGbl_STS0_CLKCntl_IE                         1
    #define   MSK32Gbl_STS0_CLKCntl_IE                            0x00000008
    #define     BA_Gbl_STS0_CLKCntl_PD                         0x882C
    #define     B16Gbl_STS0_CLKCntl_PD                         0x882C
    #define   LSb32Gbl_STS0_CLKCntl_PD                            4
    #define   LSb16Gbl_STS0_CLKCntl_PD                            4
    #define       bGbl_STS0_CLKCntl_PD                         1
    #define   MSK32Gbl_STS0_CLKCntl_PD                            0x00000010
    #define     BA_Gbl_STS0_CLKCntl_PU                         0x882C
    #define     B16Gbl_STS0_CLKCntl_PU                         0x882C
    #define   LSb32Gbl_STS0_CLKCntl_PU                            5
    #define   LSb16Gbl_STS0_CLKCntl_PU                            5
    #define       bGbl_STS0_CLKCntl_PU                         1
    #define   MSK32Gbl_STS0_CLKCntl_PU                            0x00000020
    #define     BA_Gbl_STS0_CLKCntl_SL                         0x882C
    #define     B16Gbl_STS0_CLKCntl_SL                         0x882C
    #define   LSb32Gbl_STS0_CLKCntl_SL                            6
    #define   LSb16Gbl_STS0_CLKCntl_SL                            6
    #define       bGbl_STS0_CLKCntl_SL                         1
    #define   MSK32Gbl_STS0_CLKCntl_SL                            0x00000040
    #define     BA_Gbl_STS0_CLKCntl_ST                         0x882C
    #define     B16Gbl_STS0_CLKCntl_ST                         0x882C
    #define   LSb32Gbl_STS0_CLKCntl_ST                            7
    #define   LSb16Gbl_STS0_CLKCntl_ST                            7
    #define       bGbl_STS0_CLKCntl_ST                         1
    #define   MSK32Gbl_STS0_CLKCntl_ST                            0x00000080
    #define     RA_Gbl_STS0_SOPCntl                            0x8830
    #define     BA_Gbl_STS0_SOPCntl_DS0                        0x8830
    #define     B16Gbl_STS0_SOPCntl_DS0                        0x8830
    #define   LSb32Gbl_STS0_SOPCntl_DS0                           0
    #define   LSb16Gbl_STS0_SOPCntl_DS0                           0
    #define       bGbl_STS0_SOPCntl_DS0                        1
    #define   MSK32Gbl_STS0_SOPCntl_DS0                           0x00000001
    #define     BA_Gbl_STS0_SOPCntl_DS1                        0x8830
    #define     B16Gbl_STS0_SOPCntl_DS1                        0x8830
    #define   LSb32Gbl_STS0_SOPCntl_DS1                           1
    #define   LSb16Gbl_STS0_SOPCntl_DS1                           1
    #define       bGbl_STS0_SOPCntl_DS1                        1
    #define   MSK32Gbl_STS0_SOPCntl_DS1                           0x00000002
    #define     BA_Gbl_STS0_SOPCntl_DS2                        0x8830
    #define     B16Gbl_STS0_SOPCntl_DS2                        0x8830
    #define   LSb32Gbl_STS0_SOPCntl_DS2                           2
    #define   LSb16Gbl_STS0_SOPCntl_DS2                           2
    #define       bGbl_STS0_SOPCntl_DS2                        1
    #define   MSK32Gbl_STS0_SOPCntl_DS2                           0x00000004
    #define     BA_Gbl_STS0_SOPCntl_IE                         0x8830
    #define     B16Gbl_STS0_SOPCntl_IE                         0x8830
    #define   LSb32Gbl_STS0_SOPCntl_IE                            3
    #define   LSb16Gbl_STS0_SOPCntl_IE                            3
    #define       bGbl_STS0_SOPCntl_IE                         1
    #define   MSK32Gbl_STS0_SOPCntl_IE                            0x00000008
    #define     BA_Gbl_STS0_SOPCntl_PD                         0x8830
    #define     B16Gbl_STS0_SOPCntl_PD                         0x8830
    #define   LSb32Gbl_STS0_SOPCntl_PD                            4
    #define   LSb16Gbl_STS0_SOPCntl_PD                            4
    #define       bGbl_STS0_SOPCntl_PD                         1
    #define   MSK32Gbl_STS0_SOPCntl_PD                            0x00000010
    #define     BA_Gbl_STS0_SOPCntl_PU                         0x8830
    #define     B16Gbl_STS0_SOPCntl_PU                         0x8830
    #define   LSb32Gbl_STS0_SOPCntl_PU                            5
    #define   LSb16Gbl_STS0_SOPCntl_PU                            5
    #define       bGbl_STS0_SOPCntl_PU                         1
    #define   MSK32Gbl_STS0_SOPCntl_PU                            0x00000020
    #define     BA_Gbl_STS0_SOPCntl_SL                         0x8830
    #define     B16Gbl_STS0_SOPCntl_SL                         0x8830
    #define   LSb32Gbl_STS0_SOPCntl_SL                            6
    #define   LSb16Gbl_STS0_SOPCntl_SL                            6
    #define       bGbl_STS0_SOPCntl_SL                         1
    #define   MSK32Gbl_STS0_SOPCntl_SL                            0x00000040
    #define     BA_Gbl_STS0_SOPCntl_ST                         0x8830
    #define     B16Gbl_STS0_SOPCntl_ST                         0x8830
    #define   LSb32Gbl_STS0_SOPCntl_ST                            7
    #define   LSb16Gbl_STS0_SOPCntl_ST                            7
    #define       bGbl_STS0_SOPCntl_ST                         1
    #define   MSK32Gbl_STS0_SOPCntl_ST                            0x00000080
    #define     RA_Gbl_STS0_SDCntl                             0x8834
    #define     BA_Gbl_STS0_SDCntl_DS0                         0x8834
    #define     B16Gbl_STS0_SDCntl_DS0                         0x8834
    #define   LSb32Gbl_STS0_SDCntl_DS0                            0
    #define   LSb16Gbl_STS0_SDCntl_DS0                            0
    #define       bGbl_STS0_SDCntl_DS0                         1
    #define   MSK32Gbl_STS0_SDCntl_DS0                            0x00000001
    #define     BA_Gbl_STS0_SDCntl_DS1                         0x8834
    #define     B16Gbl_STS0_SDCntl_DS1                         0x8834
    #define   LSb32Gbl_STS0_SDCntl_DS1                            1
    #define   LSb16Gbl_STS0_SDCntl_DS1                            1
    #define       bGbl_STS0_SDCntl_DS1                         1
    #define   MSK32Gbl_STS0_SDCntl_DS1                            0x00000002
    #define     BA_Gbl_STS0_SDCntl_DS2                         0x8834
    #define     B16Gbl_STS0_SDCntl_DS2                         0x8834
    #define   LSb32Gbl_STS0_SDCntl_DS2                            2
    #define   LSb16Gbl_STS0_SDCntl_DS2                            2
    #define       bGbl_STS0_SDCntl_DS2                         1
    #define   MSK32Gbl_STS0_SDCntl_DS2                            0x00000004
    #define     BA_Gbl_STS0_SDCntl_IE                          0x8834
    #define     B16Gbl_STS0_SDCntl_IE                          0x8834
    #define   LSb32Gbl_STS0_SDCntl_IE                             3
    #define   LSb16Gbl_STS0_SDCntl_IE                             3
    #define       bGbl_STS0_SDCntl_IE                          1
    #define   MSK32Gbl_STS0_SDCntl_IE                             0x00000008
    #define     BA_Gbl_STS0_SDCntl_PD                          0x8834
    #define     B16Gbl_STS0_SDCntl_PD                          0x8834
    #define   LSb32Gbl_STS0_SDCntl_PD                             4
    #define   LSb16Gbl_STS0_SDCntl_PD                             4
    #define       bGbl_STS0_SDCntl_PD                          1
    #define   MSK32Gbl_STS0_SDCntl_PD                             0x00000010
    #define     BA_Gbl_STS0_SDCntl_PU                          0x8834
    #define     B16Gbl_STS0_SDCntl_PU                          0x8834
    #define   LSb32Gbl_STS0_SDCntl_PU                             5
    #define   LSb16Gbl_STS0_SDCntl_PU                             5
    #define       bGbl_STS0_SDCntl_PU                          1
    #define   MSK32Gbl_STS0_SDCntl_PU                             0x00000020
    #define     BA_Gbl_STS0_SDCntl_SL                          0x8834
    #define     B16Gbl_STS0_SDCntl_SL                          0x8834
    #define   LSb32Gbl_STS0_SDCntl_SL                             6
    #define   LSb16Gbl_STS0_SDCntl_SL                             6
    #define       bGbl_STS0_SDCntl_SL                          1
    #define   MSK32Gbl_STS0_SDCntl_SL                             0x00000040
    #define     BA_Gbl_STS0_SDCntl_ST                          0x8834
    #define     B16Gbl_STS0_SDCntl_ST                          0x8834
    #define   LSb32Gbl_STS0_SDCntl_ST                             7
    #define   LSb16Gbl_STS0_SDCntl_ST                             7
    #define       bGbl_STS0_SDCntl_ST                          1
    #define   MSK32Gbl_STS0_SDCntl_ST                             0x00000080
    #define     RA_Gbl_STS0_VALDCntl                           0x8838
    #define     BA_Gbl_STS0_VALDCntl_DS0                       0x8838
    #define     B16Gbl_STS0_VALDCntl_DS0                       0x8838
    #define   LSb32Gbl_STS0_VALDCntl_DS0                          0
    #define   LSb16Gbl_STS0_VALDCntl_DS0                          0
    #define       bGbl_STS0_VALDCntl_DS0                       1
    #define   MSK32Gbl_STS0_VALDCntl_DS0                          0x00000001
    #define     BA_Gbl_STS0_VALDCntl_DS1                       0x8838
    #define     B16Gbl_STS0_VALDCntl_DS1                       0x8838
    #define   LSb32Gbl_STS0_VALDCntl_DS1                          1
    #define   LSb16Gbl_STS0_VALDCntl_DS1                          1
    #define       bGbl_STS0_VALDCntl_DS1                       1
    #define   MSK32Gbl_STS0_VALDCntl_DS1                          0x00000002
    #define     BA_Gbl_STS0_VALDCntl_DS2                       0x8838
    #define     B16Gbl_STS0_VALDCntl_DS2                       0x8838
    #define   LSb32Gbl_STS0_VALDCntl_DS2                          2
    #define   LSb16Gbl_STS0_VALDCntl_DS2                          2
    #define       bGbl_STS0_VALDCntl_DS2                       1
    #define   MSK32Gbl_STS0_VALDCntl_DS2                          0x00000004
    #define     BA_Gbl_STS0_VALDCntl_IE                        0x8838
    #define     B16Gbl_STS0_VALDCntl_IE                        0x8838
    #define   LSb32Gbl_STS0_VALDCntl_IE                           3
    #define   LSb16Gbl_STS0_VALDCntl_IE                           3
    #define       bGbl_STS0_VALDCntl_IE                        1
    #define   MSK32Gbl_STS0_VALDCntl_IE                           0x00000008
    #define     BA_Gbl_STS0_VALDCntl_PD                        0x8838
    #define     B16Gbl_STS0_VALDCntl_PD                        0x8838
    #define   LSb32Gbl_STS0_VALDCntl_PD                           4
    #define   LSb16Gbl_STS0_VALDCntl_PD                           4
    #define       bGbl_STS0_VALDCntl_PD                        1
    #define   MSK32Gbl_STS0_VALDCntl_PD                           0x00000010
    #define     BA_Gbl_STS0_VALDCntl_PU                        0x8838
    #define     B16Gbl_STS0_VALDCntl_PU                        0x8838
    #define   LSb32Gbl_STS0_VALDCntl_PU                           5
    #define   LSb16Gbl_STS0_VALDCntl_PU                           5
    #define       bGbl_STS0_VALDCntl_PU                        1
    #define   MSK32Gbl_STS0_VALDCntl_PU                           0x00000020
    #define     BA_Gbl_STS0_VALDCntl_SL                        0x8838
    #define     B16Gbl_STS0_VALDCntl_SL                        0x8838
    #define   LSb32Gbl_STS0_VALDCntl_SL                           6
    #define   LSb16Gbl_STS0_VALDCntl_SL                           6
    #define       bGbl_STS0_VALDCntl_SL                        1
    #define   MSK32Gbl_STS0_VALDCntl_SL                           0x00000040
    #define     BA_Gbl_STS0_VALDCntl_ST                        0x8838
    #define     B16Gbl_STS0_VALDCntl_ST                        0x8838
    #define   LSb32Gbl_STS0_VALDCntl_ST                           7
    #define   LSb16Gbl_STS0_VALDCntl_ST                           7
    #define       bGbl_STS0_VALDCntl_ST                        1
    #define   MSK32Gbl_STS0_VALDCntl_ST                           0x00000080
    #define     RA_Gbl_STS1_CLKCntl                            0x883C
    #define     BA_Gbl_STS1_CLKCntl_DS0                        0x883C
    #define     B16Gbl_STS1_CLKCntl_DS0                        0x883C
    #define   LSb32Gbl_STS1_CLKCntl_DS0                           0
    #define   LSb16Gbl_STS1_CLKCntl_DS0                           0
    #define       bGbl_STS1_CLKCntl_DS0                        1
    #define   MSK32Gbl_STS1_CLKCntl_DS0                           0x00000001
    #define     BA_Gbl_STS1_CLKCntl_DS1                        0x883C
    #define     B16Gbl_STS1_CLKCntl_DS1                        0x883C
    #define   LSb32Gbl_STS1_CLKCntl_DS1                           1
    #define   LSb16Gbl_STS1_CLKCntl_DS1                           1
    #define       bGbl_STS1_CLKCntl_DS1                        1
    #define   MSK32Gbl_STS1_CLKCntl_DS1                           0x00000002
    #define     BA_Gbl_STS1_CLKCntl_DS2                        0x883C
    #define     B16Gbl_STS1_CLKCntl_DS2                        0x883C
    #define   LSb32Gbl_STS1_CLKCntl_DS2                           2
    #define   LSb16Gbl_STS1_CLKCntl_DS2                           2
    #define       bGbl_STS1_CLKCntl_DS2                        1
    #define   MSK32Gbl_STS1_CLKCntl_DS2                           0x00000004
    #define     BA_Gbl_STS1_CLKCntl_IE                         0x883C
    #define     B16Gbl_STS1_CLKCntl_IE                         0x883C
    #define   LSb32Gbl_STS1_CLKCntl_IE                            3
    #define   LSb16Gbl_STS1_CLKCntl_IE                            3
    #define       bGbl_STS1_CLKCntl_IE                         1
    #define   MSK32Gbl_STS1_CLKCntl_IE                            0x00000008
    #define     BA_Gbl_STS1_CLKCntl_PD                         0x883C
    #define     B16Gbl_STS1_CLKCntl_PD                         0x883C
    #define   LSb32Gbl_STS1_CLKCntl_PD                            4
    #define   LSb16Gbl_STS1_CLKCntl_PD                            4
    #define       bGbl_STS1_CLKCntl_PD                         1
    #define   MSK32Gbl_STS1_CLKCntl_PD                            0x00000010
    #define     BA_Gbl_STS1_CLKCntl_PU                         0x883C
    #define     B16Gbl_STS1_CLKCntl_PU                         0x883C
    #define   LSb32Gbl_STS1_CLKCntl_PU                            5
    #define   LSb16Gbl_STS1_CLKCntl_PU                            5
    #define       bGbl_STS1_CLKCntl_PU                         1
    #define   MSK32Gbl_STS1_CLKCntl_PU                            0x00000020
    #define     BA_Gbl_STS1_CLKCntl_SL                         0x883C
    #define     B16Gbl_STS1_CLKCntl_SL                         0x883C
    #define   LSb32Gbl_STS1_CLKCntl_SL                            6
    #define   LSb16Gbl_STS1_CLKCntl_SL                            6
    #define       bGbl_STS1_CLKCntl_SL                         1
    #define   MSK32Gbl_STS1_CLKCntl_SL                            0x00000040
    #define     BA_Gbl_STS1_CLKCntl_ST                         0x883C
    #define     B16Gbl_STS1_CLKCntl_ST                         0x883C
    #define   LSb32Gbl_STS1_CLKCntl_ST                            7
    #define   LSb16Gbl_STS1_CLKCntl_ST                            7
    #define       bGbl_STS1_CLKCntl_ST                         1
    #define   MSK32Gbl_STS1_CLKCntl_ST                            0x00000080
    #define     RA_Gbl_STS1_SOPCntl                            0x8840
    #define     BA_Gbl_STS1_SOPCntl_DS0                        0x8840
    #define     B16Gbl_STS1_SOPCntl_DS0                        0x8840
    #define   LSb32Gbl_STS1_SOPCntl_DS0                           0
    #define   LSb16Gbl_STS1_SOPCntl_DS0                           0
    #define       bGbl_STS1_SOPCntl_DS0                        1
    #define   MSK32Gbl_STS1_SOPCntl_DS0                           0x00000001
    #define     BA_Gbl_STS1_SOPCntl_DS1                        0x8840
    #define     B16Gbl_STS1_SOPCntl_DS1                        0x8840
    #define   LSb32Gbl_STS1_SOPCntl_DS1                           1
    #define   LSb16Gbl_STS1_SOPCntl_DS1                           1
    #define       bGbl_STS1_SOPCntl_DS1                        1
    #define   MSK32Gbl_STS1_SOPCntl_DS1                           0x00000002
    #define     BA_Gbl_STS1_SOPCntl_DS2                        0x8840
    #define     B16Gbl_STS1_SOPCntl_DS2                        0x8840
    #define   LSb32Gbl_STS1_SOPCntl_DS2                           2
    #define   LSb16Gbl_STS1_SOPCntl_DS2                           2
    #define       bGbl_STS1_SOPCntl_DS2                        1
    #define   MSK32Gbl_STS1_SOPCntl_DS2                           0x00000004
    #define     BA_Gbl_STS1_SOPCntl_IE                         0x8840
    #define     B16Gbl_STS1_SOPCntl_IE                         0x8840
    #define   LSb32Gbl_STS1_SOPCntl_IE                            3
    #define   LSb16Gbl_STS1_SOPCntl_IE                            3
    #define       bGbl_STS1_SOPCntl_IE                         1
    #define   MSK32Gbl_STS1_SOPCntl_IE                            0x00000008
    #define     BA_Gbl_STS1_SOPCntl_PD                         0x8840
    #define     B16Gbl_STS1_SOPCntl_PD                         0x8840
    #define   LSb32Gbl_STS1_SOPCntl_PD                            4
    #define   LSb16Gbl_STS1_SOPCntl_PD                            4
    #define       bGbl_STS1_SOPCntl_PD                         1
    #define   MSK32Gbl_STS1_SOPCntl_PD                            0x00000010
    #define     BA_Gbl_STS1_SOPCntl_PU                         0x8840
    #define     B16Gbl_STS1_SOPCntl_PU                         0x8840
    #define   LSb32Gbl_STS1_SOPCntl_PU                            5
    #define   LSb16Gbl_STS1_SOPCntl_PU                            5
    #define       bGbl_STS1_SOPCntl_PU                         1
    #define   MSK32Gbl_STS1_SOPCntl_PU                            0x00000020
    #define     BA_Gbl_STS1_SOPCntl_SL                         0x8840
    #define     B16Gbl_STS1_SOPCntl_SL                         0x8840
    #define   LSb32Gbl_STS1_SOPCntl_SL                            6
    #define   LSb16Gbl_STS1_SOPCntl_SL                            6
    #define       bGbl_STS1_SOPCntl_SL                         1
    #define   MSK32Gbl_STS1_SOPCntl_SL                            0x00000040
    #define     BA_Gbl_STS1_SOPCntl_ST                         0x8840
    #define     B16Gbl_STS1_SOPCntl_ST                         0x8840
    #define   LSb32Gbl_STS1_SOPCntl_ST                            7
    #define   LSb16Gbl_STS1_SOPCntl_ST                            7
    #define       bGbl_STS1_SOPCntl_ST                         1
    #define   MSK32Gbl_STS1_SOPCntl_ST                            0x00000080
    #define     RA_Gbl_STS1_SDCntl                             0x8844
    #define     BA_Gbl_STS1_SDCntl_DS0                         0x8844
    #define     B16Gbl_STS1_SDCntl_DS0                         0x8844
    #define   LSb32Gbl_STS1_SDCntl_DS0                            0
    #define   LSb16Gbl_STS1_SDCntl_DS0                            0
    #define       bGbl_STS1_SDCntl_DS0                         1
    #define   MSK32Gbl_STS1_SDCntl_DS0                            0x00000001
    #define     BA_Gbl_STS1_SDCntl_DS1                         0x8844
    #define     B16Gbl_STS1_SDCntl_DS1                         0x8844
    #define   LSb32Gbl_STS1_SDCntl_DS1                            1
    #define   LSb16Gbl_STS1_SDCntl_DS1                            1
    #define       bGbl_STS1_SDCntl_DS1                         1
    #define   MSK32Gbl_STS1_SDCntl_DS1                            0x00000002
    #define     BA_Gbl_STS1_SDCntl_DS2                         0x8844
    #define     B16Gbl_STS1_SDCntl_DS2                         0x8844
    #define   LSb32Gbl_STS1_SDCntl_DS2                            2
    #define   LSb16Gbl_STS1_SDCntl_DS2                            2
    #define       bGbl_STS1_SDCntl_DS2                         1
    #define   MSK32Gbl_STS1_SDCntl_DS2                            0x00000004
    #define     BA_Gbl_STS1_SDCntl_IE                          0x8844
    #define     B16Gbl_STS1_SDCntl_IE                          0x8844
    #define   LSb32Gbl_STS1_SDCntl_IE                             3
    #define   LSb16Gbl_STS1_SDCntl_IE                             3
    #define       bGbl_STS1_SDCntl_IE                          1
    #define   MSK32Gbl_STS1_SDCntl_IE                             0x00000008
    #define     BA_Gbl_STS1_SDCntl_PD                          0x8844
    #define     B16Gbl_STS1_SDCntl_PD                          0x8844
    #define   LSb32Gbl_STS1_SDCntl_PD                             4
    #define   LSb16Gbl_STS1_SDCntl_PD                             4
    #define       bGbl_STS1_SDCntl_PD                          1
    #define   MSK32Gbl_STS1_SDCntl_PD                             0x00000010
    #define     BA_Gbl_STS1_SDCntl_PU                          0x8844
    #define     B16Gbl_STS1_SDCntl_PU                          0x8844
    #define   LSb32Gbl_STS1_SDCntl_PU                             5
    #define   LSb16Gbl_STS1_SDCntl_PU                             5
    #define       bGbl_STS1_SDCntl_PU                          1
    #define   MSK32Gbl_STS1_SDCntl_PU                             0x00000020
    #define     BA_Gbl_STS1_SDCntl_SL                          0x8844
    #define     B16Gbl_STS1_SDCntl_SL                          0x8844
    #define   LSb32Gbl_STS1_SDCntl_SL                             6
    #define   LSb16Gbl_STS1_SDCntl_SL                             6
    #define       bGbl_STS1_SDCntl_SL                          1
    #define   MSK32Gbl_STS1_SDCntl_SL                             0x00000040
    #define     BA_Gbl_STS1_SDCntl_ST                          0x8844
    #define     B16Gbl_STS1_SDCntl_ST                          0x8844
    #define   LSb32Gbl_STS1_SDCntl_ST                             7
    #define   LSb16Gbl_STS1_SDCntl_ST                             7
    #define       bGbl_STS1_SDCntl_ST                          1
    #define   MSK32Gbl_STS1_SDCntl_ST                             0x00000080
    #define     RA_Gbl_STS1_VALDCntl                           0x8848
    #define     BA_Gbl_STS1_VALDCntl_DS0                       0x8848
    #define     B16Gbl_STS1_VALDCntl_DS0                       0x8848
    #define   LSb32Gbl_STS1_VALDCntl_DS0                          0
    #define   LSb16Gbl_STS1_VALDCntl_DS0                          0
    #define       bGbl_STS1_VALDCntl_DS0                       1
    #define   MSK32Gbl_STS1_VALDCntl_DS0                          0x00000001
    #define     BA_Gbl_STS1_VALDCntl_DS1                       0x8848
    #define     B16Gbl_STS1_VALDCntl_DS1                       0x8848
    #define   LSb32Gbl_STS1_VALDCntl_DS1                          1
    #define   LSb16Gbl_STS1_VALDCntl_DS1                          1
    #define       bGbl_STS1_VALDCntl_DS1                       1
    #define   MSK32Gbl_STS1_VALDCntl_DS1                          0x00000002
    #define     BA_Gbl_STS1_VALDCntl_DS2                       0x8848
    #define     B16Gbl_STS1_VALDCntl_DS2                       0x8848
    #define   LSb32Gbl_STS1_VALDCntl_DS2                          2
    #define   LSb16Gbl_STS1_VALDCntl_DS2                          2
    #define       bGbl_STS1_VALDCntl_DS2                       1
    #define   MSK32Gbl_STS1_VALDCntl_DS2                          0x00000004
    #define     BA_Gbl_STS1_VALDCntl_IE                        0x8848
    #define     B16Gbl_STS1_VALDCntl_IE                        0x8848
    #define   LSb32Gbl_STS1_VALDCntl_IE                           3
    #define   LSb16Gbl_STS1_VALDCntl_IE                           3
    #define       bGbl_STS1_VALDCntl_IE                        1
    #define   MSK32Gbl_STS1_VALDCntl_IE                           0x00000008
    #define     BA_Gbl_STS1_VALDCntl_PD                        0x8848
    #define     B16Gbl_STS1_VALDCntl_PD                        0x8848
    #define   LSb32Gbl_STS1_VALDCntl_PD                           4
    #define   LSb16Gbl_STS1_VALDCntl_PD                           4
    #define       bGbl_STS1_VALDCntl_PD                        1
    #define   MSK32Gbl_STS1_VALDCntl_PD                           0x00000010
    #define     BA_Gbl_STS1_VALDCntl_PU                        0x8848
    #define     B16Gbl_STS1_VALDCntl_PU                        0x8848
    #define   LSb32Gbl_STS1_VALDCntl_PU                           5
    #define   LSb16Gbl_STS1_VALDCntl_PU                           5
    #define       bGbl_STS1_VALDCntl_PU                        1
    #define   MSK32Gbl_STS1_VALDCntl_PU                           0x00000020
    #define     BA_Gbl_STS1_VALDCntl_SL                        0x8848
    #define     B16Gbl_STS1_VALDCntl_SL                        0x8848
    #define   LSb32Gbl_STS1_VALDCntl_SL                           6
    #define   LSb16Gbl_STS1_VALDCntl_SL                           6
    #define       bGbl_STS1_VALDCntl_SL                        1
    #define   MSK32Gbl_STS1_VALDCntl_SL                           0x00000040
    #define     BA_Gbl_STS1_VALDCntl_ST                        0x8848
    #define     B16Gbl_STS1_VALDCntl_ST                        0x8848
    #define   LSb32Gbl_STS1_VALDCntl_ST                           7
    #define   LSb16Gbl_STS1_VALDCntl_ST                           7
    #define       bGbl_STS1_VALDCntl_ST                        1
    #define   MSK32Gbl_STS1_VALDCntl_ST                           0x00000080
    #define     RA_Gbl_USB2_DRV_VBUSCntl                       0x884C
    #define     BA_Gbl_USB2_DRV_VBUSCntl_DS0                   0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_DS0                   0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_DS0                      0
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_DS0                      0
    #define       bGbl_USB2_DRV_VBUSCntl_DS0                   1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_DS0                      0x00000001
    #define     BA_Gbl_USB2_DRV_VBUSCntl_DS1                   0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_DS1                   0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_DS1                      1
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_DS1                      1
    #define       bGbl_USB2_DRV_VBUSCntl_DS1                   1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_DS1                      0x00000002
    #define     BA_Gbl_USB2_DRV_VBUSCntl_DS2                   0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_DS2                   0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_DS2                      2
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_DS2                      2
    #define       bGbl_USB2_DRV_VBUSCntl_DS2                   1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_DS2                      0x00000004
    #define     BA_Gbl_USB2_DRV_VBUSCntl_IE                    0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_IE                    0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_IE                       3
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_IE                       3
    #define       bGbl_USB2_DRV_VBUSCntl_IE                    1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_IE                       0x00000008
    #define     BA_Gbl_USB2_DRV_VBUSCntl_PD                    0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_PD                    0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_PD                       4
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_PD                       4
    #define       bGbl_USB2_DRV_VBUSCntl_PD                    1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_PD                       0x00000010
    #define     BA_Gbl_USB2_DRV_VBUSCntl_PU                    0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_PU                    0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_PU                       5
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_PU                       5
    #define       bGbl_USB2_DRV_VBUSCntl_PU                    1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_PU                       0x00000020
    #define     BA_Gbl_USB2_DRV_VBUSCntl_SL                    0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_SL                    0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_SL                       6
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_SL                       6
    #define       bGbl_USB2_DRV_VBUSCntl_SL                    1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_SL                       0x00000040
    #define     BA_Gbl_USB2_DRV_VBUSCntl_ST                    0x884C
    #define     B16Gbl_USB2_DRV_VBUSCntl_ST                    0x884C
    #define   LSb32Gbl_USB2_DRV_VBUSCntl_ST                       7
    #define   LSb16Gbl_USB2_DRV_VBUSCntl_ST                       7
    #define       bGbl_USB2_DRV_VBUSCntl_ST                    1
    #define   MSK32Gbl_USB2_DRV_VBUSCntl_ST                       0x00000080
    #define     RA_Gbl_RGMII_MDCCntl                           0x8850
    #define     BA_Gbl_RGMII_MDCCntl_DS0                       0x8850
    #define     B16Gbl_RGMII_MDCCntl_DS0                       0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_DS0                          0
    #define   LSb16Gbl_RGMII_MDCCntl_DS0                          0
    #define       bGbl_RGMII_MDCCntl_DS0                       1
    #define   MSK32Gbl_RGMII_MDCCntl_DS0                          0x00000001
    #define     BA_Gbl_RGMII_MDCCntl_DS1                       0x8850
    #define     B16Gbl_RGMII_MDCCntl_DS1                       0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_DS1                          1
    #define   LSb16Gbl_RGMII_MDCCntl_DS1                          1
    #define       bGbl_RGMII_MDCCntl_DS1                       1
    #define   MSK32Gbl_RGMII_MDCCntl_DS1                          0x00000002
    #define     BA_Gbl_RGMII_MDCCntl_DS2                       0x8850
    #define     B16Gbl_RGMII_MDCCntl_DS2                       0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_DS2                          2
    #define   LSb16Gbl_RGMII_MDCCntl_DS2                          2
    #define       bGbl_RGMII_MDCCntl_DS2                       1
    #define   MSK32Gbl_RGMII_MDCCntl_DS2                          0x00000004
    #define     BA_Gbl_RGMII_MDCCntl_IE                        0x8850
    #define     B16Gbl_RGMII_MDCCntl_IE                        0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_IE                           3
    #define   LSb16Gbl_RGMII_MDCCntl_IE                           3
    #define       bGbl_RGMII_MDCCntl_IE                        1
    #define   MSK32Gbl_RGMII_MDCCntl_IE                           0x00000008
    #define     BA_Gbl_RGMII_MDCCntl_PD                        0x8850
    #define     B16Gbl_RGMII_MDCCntl_PD                        0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_PD                           4
    #define   LSb16Gbl_RGMII_MDCCntl_PD                           4
    #define       bGbl_RGMII_MDCCntl_PD                        1
    #define   MSK32Gbl_RGMII_MDCCntl_PD                           0x00000010
    #define     BA_Gbl_RGMII_MDCCntl_PU                        0x8850
    #define     B16Gbl_RGMII_MDCCntl_PU                        0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_PU                           5
    #define   LSb16Gbl_RGMII_MDCCntl_PU                           5
    #define       bGbl_RGMII_MDCCntl_PU                        1
    #define   MSK32Gbl_RGMII_MDCCntl_PU                           0x00000020
    #define     BA_Gbl_RGMII_MDCCntl_SL                        0x8850
    #define     B16Gbl_RGMII_MDCCntl_SL                        0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_SL                           6
    #define   LSb16Gbl_RGMII_MDCCntl_SL                           6
    #define       bGbl_RGMII_MDCCntl_SL                        1
    #define   MSK32Gbl_RGMII_MDCCntl_SL                           0x00000040
    #define     BA_Gbl_RGMII_MDCCntl_ST                        0x8850
    #define     B16Gbl_RGMII_MDCCntl_ST                        0x8850
    #define   LSb32Gbl_RGMII_MDCCntl_ST                           7
    #define   LSb16Gbl_RGMII_MDCCntl_ST                           7
    #define       bGbl_RGMII_MDCCntl_ST                        1
    #define   MSK32Gbl_RGMII_MDCCntl_ST                           0x00000080
    #define     RA_Gbl_RGMII_MDIOCntl                          0x8854
    #define     BA_Gbl_RGMII_MDIOCntl_DS0                      0x8854
    #define     B16Gbl_RGMII_MDIOCntl_DS0                      0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_DS0                         0
    #define   LSb16Gbl_RGMII_MDIOCntl_DS0                         0
    #define       bGbl_RGMII_MDIOCntl_DS0                      1
    #define   MSK32Gbl_RGMII_MDIOCntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_MDIOCntl_DS1                      0x8854
    #define     B16Gbl_RGMII_MDIOCntl_DS1                      0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_DS1                         1
    #define   LSb16Gbl_RGMII_MDIOCntl_DS1                         1
    #define       bGbl_RGMII_MDIOCntl_DS1                      1
    #define   MSK32Gbl_RGMII_MDIOCntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_MDIOCntl_DS2                      0x8854
    #define     B16Gbl_RGMII_MDIOCntl_DS2                      0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_DS2                         2
    #define   LSb16Gbl_RGMII_MDIOCntl_DS2                         2
    #define       bGbl_RGMII_MDIOCntl_DS2                      1
    #define   MSK32Gbl_RGMII_MDIOCntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_MDIOCntl_IE                       0x8854
    #define     B16Gbl_RGMII_MDIOCntl_IE                       0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_IE                          3
    #define   LSb16Gbl_RGMII_MDIOCntl_IE                          3
    #define       bGbl_RGMII_MDIOCntl_IE                       1
    #define   MSK32Gbl_RGMII_MDIOCntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_MDIOCntl_PD                       0x8854
    #define     B16Gbl_RGMII_MDIOCntl_PD                       0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_PD                          4
    #define   LSb16Gbl_RGMII_MDIOCntl_PD                          4
    #define       bGbl_RGMII_MDIOCntl_PD                       1
    #define   MSK32Gbl_RGMII_MDIOCntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_MDIOCntl_PU                       0x8854
    #define     B16Gbl_RGMII_MDIOCntl_PU                       0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_PU                          5
    #define   LSb16Gbl_RGMII_MDIOCntl_PU                          5
    #define       bGbl_RGMII_MDIOCntl_PU                       1
    #define   MSK32Gbl_RGMII_MDIOCntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_MDIOCntl_SL                       0x8854
    #define     B16Gbl_RGMII_MDIOCntl_SL                       0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_SL                          6
    #define   LSb16Gbl_RGMII_MDIOCntl_SL                          6
    #define       bGbl_RGMII_MDIOCntl_SL                       1
    #define   MSK32Gbl_RGMII_MDIOCntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_MDIOCntl_ST                       0x8854
    #define     B16Gbl_RGMII_MDIOCntl_ST                       0x8854
    #define   LSb32Gbl_RGMII_MDIOCntl_ST                          7
    #define   LSb16Gbl_RGMII_MDIOCntl_ST                          7
    #define       bGbl_RGMII_MDIOCntl_ST                       1
    #define   MSK32Gbl_RGMII_MDIOCntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_TXCCntl                           0x8858
    #define     BA_Gbl_RGMII_TXCCntl_DS0                       0x8858
    #define     B16Gbl_RGMII_TXCCntl_DS0                       0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_DS0                          0
    #define   LSb16Gbl_RGMII_TXCCntl_DS0                          0
    #define       bGbl_RGMII_TXCCntl_DS0                       1
    #define   MSK32Gbl_RGMII_TXCCntl_DS0                          0x00000001
    #define     BA_Gbl_RGMII_TXCCntl_DS1                       0x8858
    #define     B16Gbl_RGMII_TXCCntl_DS1                       0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_DS1                          1
    #define   LSb16Gbl_RGMII_TXCCntl_DS1                          1
    #define       bGbl_RGMII_TXCCntl_DS1                       1
    #define   MSK32Gbl_RGMII_TXCCntl_DS1                          0x00000002
    #define     BA_Gbl_RGMII_TXCCntl_DS2                       0x8858
    #define     B16Gbl_RGMII_TXCCntl_DS2                       0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_DS2                          2
    #define   LSb16Gbl_RGMII_TXCCntl_DS2                          2
    #define       bGbl_RGMII_TXCCntl_DS2                       1
    #define   MSK32Gbl_RGMII_TXCCntl_DS2                          0x00000004
    #define     BA_Gbl_RGMII_TXCCntl_IE                        0x8858
    #define     B16Gbl_RGMII_TXCCntl_IE                        0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_IE                           3
    #define   LSb16Gbl_RGMII_TXCCntl_IE                           3
    #define       bGbl_RGMII_TXCCntl_IE                        1
    #define   MSK32Gbl_RGMII_TXCCntl_IE                           0x00000008
    #define     BA_Gbl_RGMII_TXCCntl_PD                        0x8858
    #define     B16Gbl_RGMII_TXCCntl_PD                        0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_PD                           4
    #define   LSb16Gbl_RGMII_TXCCntl_PD                           4
    #define       bGbl_RGMII_TXCCntl_PD                        1
    #define   MSK32Gbl_RGMII_TXCCntl_PD                           0x00000010
    #define     BA_Gbl_RGMII_TXCCntl_PU                        0x8858
    #define     B16Gbl_RGMII_TXCCntl_PU                        0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_PU                           5
    #define   LSb16Gbl_RGMII_TXCCntl_PU                           5
    #define       bGbl_RGMII_TXCCntl_PU                        1
    #define   MSK32Gbl_RGMII_TXCCntl_PU                           0x00000020
    #define     BA_Gbl_RGMII_TXCCntl_SL                        0x8858
    #define     B16Gbl_RGMII_TXCCntl_SL                        0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_SL                           6
    #define   LSb16Gbl_RGMII_TXCCntl_SL                           6
    #define       bGbl_RGMII_TXCCntl_SL                        1
    #define   MSK32Gbl_RGMII_TXCCntl_SL                           0x00000040
    #define     BA_Gbl_RGMII_TXCCntl_ST                        0x8858
    #define     B16Gbl_RGMII_TXCCntl_ST                        0x8858
    #define   LSb32Gbl_RGMII_TXCCntl_ST                           7
    #define   LSb16Gbl_RGMII_TXCCntl_ST                           7
    #define       bGbl_RGMII_TXCCntl_ST                        1
    #define   MSK32Gbl_RGMII_TXCCntl_ST                           0x00000080
    #define     RA_Gbl_RGMII_TXD0Cntl                          0x885C
    #define     BA_Gbl_RGMII_TXD0Cntl_DS0                      0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_DS0                      0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_TXD0Cntl_DS0                         0
    #define       bGbl_RGMII_TXD0Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_TXD0Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_TXD0Cntl_DS1                      0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_DS1                      0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_TXD0Cntl_DS1                         1
    #define       bGbl_RGMII_TXD0Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_TXD0Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_TXD0Cntl_DS2                      0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_DS2                      0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_TXD0Cntl_DS2                         2
    #define       bGbl_RGMII_TXD0Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_TXD0Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_TXD0Cntl_IE                       0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_IE                       0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_IE                          3
    #define   LSb16Gbl_RGMII_TXD0Cntl_IE                          3
    #define       bGbl_RGMII_TXD0Cntl_IE                       1
    #define   MSK32Gbl_RGMII_TXD0Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_TXD0Cntl_PD                       0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_PD                       0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_PD                          4
    #define   LSb16Gbl_RGMII_TXD0Cntl_PD                          4
    #define       bGbl_RGMII_TXD0Cntl_PD                       1
    #define   MSK32Gbl_RGMII_TXD0Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_TXD0Cntl_PU                       0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_PU                       0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_PU                          5
    #define   LSb16Gbl_RGMII_TXD0Cntl_PU                          5
    #define       bGbl_RGMII_TXD0Cntl_PU                       1
    #define   MSK32Gbl_RGMII_TXD0Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_TXD0Cntl_SL                       0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_SL                       0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_SL                          6
    #define   LSb16Gbl_RGMII_TXD0Cntl_SL                          6
    #define       bGbl_RGMII_TXD0Cntl_SL                       1
    #define   MSK32Gbl_RGMII_TXD0Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_TXD0Cntl_ST                       0x885C
    #define     B16Gbl_RGMII_TXD0Cntl_ST                       0x885C
    #define   LSb32Gbl_RGMII_TXD0Cntl_ST                          7
    #define   LSb16Gbl_RGMII_TXD0Cntl_ST                          7
    #define       bGbl_RGMII_TXD0Cntl_ST                       1
    #define   MSK32Gbl_RGMII_TXD0Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_TXD1Cntl                          0x8860
    #define     BA_Gbl_RGMII_TXD1Cntl_DS0                      0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_DS0                      0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_TXD1Cntl_DS0                         0
    #define       bGbl_RGMII_TXD1Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_TXD1Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_TXD1Cntl_DS1                      0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_DS1                      0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_TXD1Cntl_DS1                         1
    #define       bGbl_RGMII_TXD1Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_TXD1Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_TXD1Cntl_DS2                      0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_DS2                      0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_TXD1Cntl_DS2                         2
    #define       bGbl_RGMII_TXD1Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_TXD1Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_TXD1Cntl_IE                       0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_IE                       0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_IE                          3
    #define   LSb16Gbl_RGMII_TXD1Cntl_IE                          3
    #define       bGbl_RGMII_TXD1Cntl_IE                       1
    #define   MSK32Gbl_RGMII_TXD1Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_TXD1Cntl_PD                       0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_PD                       0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_PD                          4
    #define   LSb16Gbl_RGMII_TXD1Cntl_PD                          4
    #define       bGbl_RGMII_TXD1Cntl_PD                       1
    #define   MSK32Gbl_RGMII_TXD1Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_TXD1Cntl_PU                       0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_PU                       0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_PU                          5
    #define   LSb16Gbl_RGMII_TXD1Cntl_PU                          5
    #define       bGbl_RGMII_TXD1Cntl_PU                       1
    #define   MSK32Gbl_RGMII_TXD1Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_TXD1Cntl_SL                       0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_SL                       0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_SL                          6
    #define   LSb16Gbl_RGMII_TXD1Cntl_SL                          6
    #define       bGbl_RGMII_TXD1Cntl_SL                       1
    #define   MSK32Gbl_RGMII_TXD1Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_TXD1Cntl_ST                       0x8860
    #define     B16Gbl_RGMII_TXD1Cntl_ST                       0x8860
    #define   LSb32Gbl_RGMII_TXD1Cntl_ST                          7
    #define   LSb16Gbl_RGMII_TXD1Cntl_ST                          7
    #define       bGbl_RGMII_TXD1Cntl_ST                       1
    #define   MSK32Gbl_RGMII_TXD1Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_TXD2Cntl                          0x8864
    #define     BA_Gbl_RGMII_TXD2Cntl_DS0                      0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_DS0                      0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_TXD2Cntl_DS0                         0
    #define       bGbl_RGMII_TXD2Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_TXD2Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_TXD2Cntl_DS1                      0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_DS1                      0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_TXD2Cntl_DS1                         1
    #define       bGbl_RGMII_TXD2Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_TXD2Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_TXD2Cntl_DS2                      0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_DS2                      0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_TXD2Cntl_DS2                         2
    #define       bGbl_RGMII_TXD2Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_TXD2Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_TXD2Cntl_IE                       0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_IE                       0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_IE                          3
    #define   LSb16Gbl_RGMII_TXD2Cntl_IE                          3
    #define       bGbl_RGMII_TXD2Cntl_IE                       1
    #define   MSK32Gbl_RGMII_TXD2Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_TXD2Cntl_PD                       0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_PD                       0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_PD                          4
    #define   LSb16Gbl_RGMII_TXD2Cntl_PD                          4
    #define       bGbl_RGMII_TXD2Cntl_PD                       1
    #define   MSK32Gbl_RGMII_TXD2Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_TXD2Cntl_PU                       0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_PU                       0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_PU                          5
    #define   LSb16Gbl_RGMII_TXD2Cntl_PU                          5
    #define       bGbl_RGMII_TXD2Cntl_PU                       1
    #define   MSK32Gbl_RGMII_TXD2Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_TXD2Cntl_SL                       0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_SL                       0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_SL                          6
    #define   LSb16Gbl_RGMII_TXD2Cntl_SL                          6
    #define       bGbl_RGMII_TXD2Cntl_SL                       1
    #define   MSK32Gbl_RGMII_TXD2Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_TXD2Cntl_ST                       0x8864
    #define     B16Gbl_RGMII_TXD2Cntl_ST                       0x8864
    #define   LSb32Gbl_RGMII_TXD2Cntl_ST                          7
    #define   LSb16Gbl_RGMII_TXD2Cntl_ST                          7
    #define       bGbl_RGMII_TXD2Cntl_ST                       1
    #define   MSK32Gbl_RGMII_TXD2Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_TXD3Cntl                          0x8868
    #define     BA_Gbl_RGMII_TXD3Cntl_DS0                      0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_DS0                      0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_TXD3Cntl_DS0                         0
    #define       bGbl_RGMII_TXD3Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_TXD3Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_TXD3Cntl_DS1                      0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_DS1                      0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_TXD3Cntl_DS1                         1
    #define       bGbl_RGMII_TXD3Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_TXD3Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_TXD3Cntl_DS2                      0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_DS2                      0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_TXD3Cntl_DS2                         2
    #define       bGbl_RGMII_TXD3Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_TXD3Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_TXD3Cntl_IE                       0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_IE                       0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_IE                          3
    #define   LSb16Gbl_RGMII_TXD3Cntl_IE                          3
    #define       bGbl_RGMII_TXD3Cntl_IE                       1
    #define   MSK32Gbl_RGMII_TXD3Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_TXD3Cntl_PD                       0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_PD                       0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_PD                          4
    #define   LSb16Gbl_RGMII_TXD3Cntl_PD                          4
    #define       bGbl_RGMII_TXD3Cntl_PD                       1
    #define   MSK32Gbl_RGMII_TXD3Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_TXD3Cntl_PU                       0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_PU                       0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_PU                          5
    #define   LSb16Gbl_RGMII_TXD3Cntl_PU                          5
    #define       bGbl_RGMII_TXD3Cntl_PU                       1
    #define   MSK32Gbl_RGMII_TXD3Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_TXD3Cntl_SL                       0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_SL                       0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_SL                          6
    #define   LSb16Gbl_RGMII_TXD3Cntl_SL                          6
    #define       bGbl_RGMII_TXD3Cntl_SL                       1
    #define   MSK32Gbl_RGMII_TXD3Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_TXD3Cntl_ST                       0x8868
    #define     B16Gbl_RGMII_TXD3Cntl_ST                       0x8868
    #define   LSb32Gbl_RGMII_TXD3Cntl_ST                          7
    #define   LSb16Gbl_RGMII_TXD3Cntl_ST                          7
    #define       bGbl_RGMII_TXD3Cntl_ST                       1
    #define   MSK32Gbl_RGMII_TXD3Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_TXCTLCntl                         0x886C
    #define     BA_Gbl_RGMII_TXCTLCntl_DS0                     0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_DS0                     0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_DS0                        0
    #define   LSb16Gbl_RGMII_TXCTLCntl_DS0                        0
    #define       bGbl_RGMII_TXCTLCntl_DS0                     1
    #define   MSK32Gbl_RGMII_TXCTLCntl_DS0                        0x00000001
    #define     BA_Gbl_RGMII_TXCTLCntl_DS1                     0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_DS1                     0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_DS1                        1
    #define   LSb16Gbl_RGMII_TXCTLCntl_DS1                        1
    #define       bGbl_RGMII_TXCTLCntl_DS1                     1
    #define   MSK32Gbl_RGMII_TXCTLCntl_DS1                        0x00000002
    #define     BA_Gbl_RGMII_TXCTLCntl_DS2                     0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_DS2                     0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_DS2                        2
    #define   LSb16Gbl_RGMII_TXCTLCntl_DS2                        2
    #define       bGbl_RGMII_TXCTLCntl_DS2                     1
    #define   MSK32Gbl_RGMII_TXCTLCntl_DS2                        0x00000004
    #define     BA_Gbl_RGMII_TXCTLCntl_IE                      0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_IE                      0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_IE                         3
    #define   LSb16Gbl_RGMII_TXCTLCntl_IE                         3
    #define       bGbl_RGMII_TXCTLCntl_IE                      1
    #define   MSK32Gbl_RGMII_TXCTLCntl_IE                         0x00000008
    #define     BA_Gbl_RGMII_TXCTLCntl_PD                      0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_PD                      0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_PD                         4
    #define   LSb16Gbl_RGMII_TXCTLCntl_PD                         4
    #define       bGbl_RGMII_TXCTLCntl_PD                      1
    #define   MSK32Gbl_RGMII_TXCTLCntl_PD                         0x00000010
    #define     BA_Gbl_RGMII_TXCTLCntl_PU                      0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_PU                      0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_PU                         5
    #define   LSb16Gbl_RGMII_TXCTLCntl_PU                         5
    #define       bGbl_RGMII_TXCTLCntl_PU                      1
    #define   MSK32Gbl_RGMII_TXCTLCntl_PU                         0x00000020
    #define     BA_Gbl_RGMII_TXCTLCntl_SL                      0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_SL                      0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_SL                         6
    #define   LSb16Gbl_RGMII_TXCTLCntl_SL                         6
    #define       bGbl_RGMII_TXCTLCntl_SL                      1
    #define   MSK32Gbl_RGMII_TXCTLCntl_SL                         0x00000040
    #define     BA_Gbl_RGMII_TXCTLCntl_ST                      0x886C
    #define     B16Gbl_RGMII_TXCTLCntl_ST                      0x886C
    #define   LSb32Gbl_RGMII_TXCTLCntl_ST                         7
    #define   LSb16Gbl_RGMII_TXCTLCntl_ST                         7
    #define       bGbl_RGMII_TXCTLCntl_ST                      1
    #define   MSK32Gbl_RGMII_TXCTLCntl_ST                         0x00000080
    #define     RA_Gbl_RGMII_RXCCntl                           0x8870
    #define     BA_Gbl_RGMII_RXCCntl_DS0                       0x8870
    #define     B16Gbl_RGMII_RXCCntl_DS0                       0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_DS0                          0
    #define   LSb16Gbl_RGMII_RXCCntl_DS0                          0
    #define       bGbl_RGMII_RXCCntl_DS0                       1
    #define   MSK32Gbl_RGMII_RXCCntl_DS0                          0x00000001
    #define     BA_Gbl_RGMII_RXCCntl_DS1                       0x8870
    #define     B16Gbl_RGMII_RXCCntl_DS1                       0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_DS1                          1
    #define   LSb16Gbl_RGMII_RXCCntl_DS1                          1
    #define       bGbl_RGMII_RXCCntl_DS1                       1
    #define   MSK32Gbl_RGMII_RXCCntl_DS1                          0x00000002
    #define     BA_Gbl_RGMII_RXCCntl_DS2                       0x8870
    #define     B16Gbl_RGMII_RXCCntl_DS2                       0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_DS2                          2
    #define   LSb16Gbl_RGMII_RXCCntl_DS2                          2
    #define       bGbl_RGMII_RXCCntl_DS2                       1
    #define   MSK32Gbl_RGMII_RXCCntl_DS2                          0x00000004
    #define     BA_Gbl_RGMII_RXCCntl_IE                        0x8870
    #define     B16Gbl_RGMII_RXCCntl_IE                        0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_IE                           3
    #define   LSb16Gbl_RGMII_RXCCntl_IE                           3
    #define       bGbl_RGMII_RXCCntl_IE                        1
    #define   MSK32Gbl_RGMII_RXCCntl_IE                           0x00000008
    #define     BA_Gbl_RGMII_RXCCntl_PD                        0x8870
    #define     B16Gbl_RGMII_RXCCntl_PD                        0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_PD                           4
    #define   LSb16Gbl_RGMII_RXCCntl_PD                           4
    #define       bGbl_RGMII_RXCCntl_PD                        1
    #define   MSK32Gbl_RGMII_RXCCntl_PD                           0x00000010
    #define     BA_Gbl_RGMII_RXCCntl_PU                        0x8870
    #define     B16Gbl_RGMII_RXCCntl_PU                        0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_PU                           5
    #define   LSb16Gbl_RGMII_RXCCntl_PU                           5
    #define       bGbl_RGMII_RXCCntl_PU                        1
    #define   MSK32Gbl_RGMII_RXCCntl_PU                           0x00000020
    #define     BA_Gbl_RGMII_RXCCntl_SL                        0x8870
    #define     B16Gbl_RGMII_RXCCntl_SL                        0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_SL                           6
    #define   LSb16Gbl_RGMII_RXCCntl_SL                           6
    #define       bGbl_RGMII_RXCCntl_SL                        1
    #define   MSK32Gbl_RGMII_RXCCntl_SL                           0x00000040
    #define     BA_Gbl_RGMII_RXCCntl_ST                        0x8870
    #define     B16Gbl_RGMII_RXCCntl_ST                        0x8870
    #define   LSb32Gbl_RGMII_RXCCntl_ST                           7
    #define   LSb16Gbl_RGMII_RXCCntl_ST                           7
    #define       bGbl_RGMII_RXCCntl_ST                        1
    #define   MSK32Gbl_RGMII_RXCCntl_ST                           0x00000080
    #define     RA_Gbl_RGMII_RXD0Cntl                          0x8874
    #define     BA_Gbl_RGMII_RXD0Cntl_DS0                      0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_DS0                      0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_RXD0Cntl_DS0                         0
    #define       bGbl_RGMII_RXD0Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_RXD0Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_RXD0Cntl_DS1                      0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_DS1                      0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_RXD0Cntl_DS1                         1
    #define       bGbl_RGMII_RXD0Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_RXD0Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_RXD0Cntl_DS2                      0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_DS2                      0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_RXD0Cntl_DS2                         2
    #define       bGbl_RGMII_RXD0Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_RXD0Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_RXD0Cntl_IE                       0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_IE                       0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_IE                          3
    #define   LSb16Gbl_RGMII_RXD0Cntl_IE                          3
    #define       bGbl_RGMII_RXD0Cntl_IE                       1
    #define   MSK32Gbl_RGMII_RXD0Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_RXD0Cntl_PD                       0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_PD                       0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_PD                          4
    #define   LSb16Gbl_RGMII_RXD0Cntl_PD                          4
    #define       bGbl_RGMII_RXD0Cntl_PD                       1
    #define   MSK32Gbl_RGMII_RXD0Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_RXD0Cntl_PU                       0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_PU                       0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_PU                          5
    #define   LSb16Gbl_RGMII_RXD0Cntl_PU                          5
    #define       bGbl_RGMII_RXD0Cntl_PU                       1
    #define   MSK32Gbl_RGMII_RXD0Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_RXD0Cntl_SL                       0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_SL                       0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_SL                          6
    #define   LSb16Gbl_RGMII_RXD0Cntl_SL                          6
    #define       bGbl_RGMII_RXD0Cntl_SL                       1
    #define   MSK32Gbl_RGMII_RXD0Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_RXD0Cntl_ST                       0x8874
    #define     B16Gbl_RGMII_RXD0Cntl_ST                       0x8874
    #define   LSb32Gbl_RGMII_RXD0Cntl_ST                          7
    #define   LSb16Gbl_RGMII_RXD0Cntl_ST                          7
    #define       bGbl_RGMII_RXD0Cntl_ST                       1
    #define   MSK32Gbl_RGMII_RXD0Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_RXD1Cntl                          0x8878
    #define     BA_Gbl_RGMII_RXD1Cntl_DS0                      0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_DS0                      0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_RXD1Cntl_DS0                         0
    #define       bGbl_RGMII_RXD1Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_RXD1Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_RXD1Cntl_DS1                      0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_DS1                      0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_RXD1Cntl_DS1                         1
    #define       bGbl_RGMII_RXD1Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_RXD1Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_RXD1Cntl_DS2                      0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_DS2                      0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_RXD1Cntl_DS2                         2
    #define       bGbl_RGMII_RXD1Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_RXD1Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_RXD1Cntl_IE                       0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_IE                       0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_IE                          3
    #define   LSb16Gbl_RGMII_RXD1Cntl_IE                          3
    #define       bGbl_RGMII_RXD1Cntl_IE                       1
    #define   MSK32Gbl_RGMII_RXD1Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_RXD1Cntl_PD                       0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_PD                       0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_PD                          4
    #define   LSb16Gbl_RGMII_RXD1Cntl_PD                          4
    #define       bGbl_RGMII_RXD1Cntl_PD                       1
    #define   MSK32Gbl_RGMII_RXD1Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_RXD1Cntl_PU                       0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_PU                       0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_PU                          5
    #define   LSb16Gbl_RGMII_RXD1Cntl_PU                          5
    #define       bGbl_RGMII_RXD1Cntl_PU                       1
    #define   MSK32Gbl_RGMII_RXD1Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_RXD1Cntl_SL                       0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_SL                       0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_SL                          6
    #define   LSb16Gbl_RGMII_RXD1Cntl_SL                          6
    #define       bGbl_RGMII_RXD1Cntl_SL                       1
    #define   MSK32Gbl_RGMII_RXD1Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_RXD1Cntl_ST                       0x8878
    #define     B16Gbl_RGMII_RXD1Cntl_ST                       0x8878
    #define   LSb32Gbl_RGMII_RXD1Cntl_ST                          7
    #define   LSb16Gbl_RGMII_RXD1Cntl_ST                          7
    #define       bGbl_RGMII_RXD1Cntl_ST                       1
    #define   MSK32Gbl_RGMII_RXD1Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_RXD2Cntl                          0x887C
    #define     BA_Gbl_RGMII_RXD2Cntl_DS0                      0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_DS0                      0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_RXD2Cntl_DS0                         0
    #define       bGbl_RGMII_RXD2Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_RXD2Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_RXD2Cntl_DS1                      0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_DS1                      0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_RXD2Cntl_DS1                         1
    #define       bGbl_RGMII_RXD2Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_RXD2Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_RXD2Cntl_DS2                      0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_DS2                      0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_RXD2Cntl_DS2                         2
    #define       bGbl_RGMII_RXD2Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_RXD2Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_RXD2Cntl_IE                       0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_IE                       0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_IE                          3
    #define   LSb16Gbl_RGMII_RXD2Cntl_IE                          3
    #define       bGbl_RGMII_RXD2Cntl_IE                       1
    #define   MSK32Gbl_RGMII_RXD2Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_RXD2Cntl_PD                       0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_PD                       0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_PD                          4
    #define   LSb16Gbl_RGMII_RXD2Cntl_PD                          4
    #define       bGbl_RGMII_RXD2Cntl_PD                       1
    #define   MSK32Gbl_RGMII_RXD2Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_RXD2Cntl_PU                       0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_PU                       0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_PU                          5
    #define   LSb16Gbl_RGMII_RXD2Cntl_PU                          5
    #define       bGbl_RGMII_RXD2Cntl_PU                       1
    #define   MSK32Gbl_RGMII_RXD2Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_RXD2Cntl_SL                       0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_SL                       0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_SL                          6
    #define   LSb16Gbl_RGMII_RXD2Cntl_SL                          6
    #define       bGbl_RGMII_RXD2Cntl_SL                       1
    #define   MSK32Gbl_RGMII_RXD2Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_RXD2Cntl_ST                       0x887C
    #define     B16Gbl_RGMII_RXD2Cntl_ST                       0x887C
    #define   LSb32Gbl_RGMII_RXD2Cntl_ST                          7
    #define   LSb16Gbl_RGMII_RXD2Cntl_ST                          7
    #define       bGbl_RGMII_RXD2Cntl_ST                       1
    #define   MSK32Gbl_RGMII_RXD2Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_RXD3Cntl                          0x8880
    #define     BA_Gbl_RGMII_RXD3Cntl_DS0                      0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_DS0                      0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_DS0                         0
    #define   LSb16Gbl_RGMII_RXD3Cntl_DS0                         0
    #define       bGbl_RGMII_RXD3Cntl_DS0                      1
    #define   MSK32Gbl_RGMII_RXD3Cntl_DS0                         0x00000001
    #define     BA_Gbl_RGMII_RXD3Cntl_DS1                      0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_DS1                      0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_DS1                         1
    #define   LSb16Gbl_RGMII_RXD3Cntl_DS1                         1
    #define       bGbl_RGMII_RXD3Cntl_DS1                      1
    #define   MSK32Gbl_RGMII_RXD3Cntl_DS1                         0x00000002
    #define     BA_Gbl_RGMII_RXD3Cntl_DS2                      0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_DS2                      0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_DS2                         2
    #define   LSb16Gbl_RGMII_RXD3Cntl_DS2                         2
    #define       bGbl_RGMII_RXD3Cntl_DS2                      1
    #define   MSK32Gbl_RGMII_RXD3Cntl_DS2                         0x00000004
    #define     BA_Gbl_RGMII_RXD3Cntl_IE                       0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_IE                       0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_IE                          3
    #define   LSb16Gbl_RGMII_RXD3Cntl_IE                          3
    #define       bGbl_RGMII_RXD3Cntl_IE                       1
    #define   MSK32Gbl_RGMII_RXD3Cntl_IE                          0x00000008
    #define     BA_Gbl_RGMII_RXD3Cntl_PD                       0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_PD                       0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_PD                          4
    #define   LSb16Gbl_RGMII_RXD3Cntl_PD                          4
    #define       bGbl_RGMII_RXD3Cntl_PD                       1
    #define   MSK32Gbl_RGMII_RXD3Cntl_PD                          0x00000010
    #define     BA_Gbl_RGMII_RXD3Cntl_PU                       0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_PU                       0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_PU                          5
    #define   LSb16Gbl_RGMII_RXD3Cntl_PU                          5
    #define       bGbl_RGMII_RXD3Cntl_PU                       1
    #define   MSK32Gbl_RGMII_RXD3Cntl_PU                          0x00000020
    #define     BA_Gbl_RGMII_RXD3Cntl_SL                       0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_SL                       0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_SL                          6
    #define   LSb16Gbl_RGMII_RXD3Cntl_SL                          6
    #define       bGbl_RGMII_RXD3Cntl_SL                       1
    #define   MSK32Gbl_RGMII_RXD3Cntl_SL                          0x00000040
    #define     BA_Gbl_RGMII_RXD3Cntl_ST                       0x8880
    #define     B16Gbl_RGMII_RXD3Cntl_ST                       0x8880
    #define   LSb32Gbl_RGMII_RXD3Cntl_ST                          7
    #define   LSb16Gbl_RGMII_RXD3Cntl_ST                          7
    #define       bGbl_RGMII_RXD3Cntl_ST                       1
    #define   MSK32Gbl_RGMII_RXD3Cntl_ST                          0x00000080
    #define     RA_Gbl_RGMII_RXCTLCntl                         0x8884
    #define     BA_Gbl_RGMII_RXCTLCntl_DS0                     0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_DS0                     0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_DS0                        0
    #define   LSb16Gbl_RGMII_RXCTLCntl_DS0                        0
    #define       bGbl_RGMII_RXCTLCntl_DS0                     1
    #define   MSK32Gbl_RGMII_RXCTLCntl_DS0                        0x00000001
    #define     BA_Gbl_RGMII_RXCTLCntl_DS1                     0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_DS1                     0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_DS1                        1
    #define   LSb16Gbl_RGMII_RXCTLCntl_DS1                        1
    #define       bGbl_RGMII_RXCTLCntl_DS1                     1
    #define   MSK32Gbl_RGMII_RXCTLCntl_DS1                        0x00000002
    #define     BA_Gbl_RGMII_RXCTLCntl_DS2                     0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_DS2                     0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_DS2                        2
    #define   LSb16Gbl_RGMII_RXCTLCntl_DS2                        2
    #define       bGbl_RGMII_RXCTLCntl_DS2                     1
    #define   MSK32Gbl_RGMII_RXCTLCntl_DS2                        0x00000004
    #define     BA_Gbl_RGMII_RXCTLCntl_IE                      0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_IE                      0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_IE                         3
    #define   LSb16Gbl_RGMII_RXCTLCntl_IE                         3
    #define       bGbl_RGMII_RXCTLCntl_IE                      1
    #define   MSK32Gbl_RGMII_RXCTLCntl_IE                         0x00000008
    #define     BA_Gbl_RGMII_RXCTLCntl_PD                      0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_PD                      0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_PD                         4
    #define   LSb16Gbl_RGMII_RXCTLCntl_PD                         4
    #define       bGbl_RGMII_RXCTLCntl_PD                      1
    #define   MSK32Gbl_RGMII_RXCTLCntl_PD                         0x00000010
    #define     BA_Gbl_RGMII_RXCTLCntl_PU                      0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_PU                      0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_PU                         5
    #define   LSb16Gbl_RGMII_RXCTLCntl_PU                         5
    #define       bGbl_RGMII_RXCTLCntl_PU                      1
    #define   MSK32Gbl_RGMII_RXCTLCntl_PU                         0x00000020
    #define     BA_Gbl_RGMII_RXCTLCntl_SL                      0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_SL                      0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_SL                         6
    #define   LSb16Gbl_RGMII_RXCTLCntl_SL                         6
    #define       bGbl_RGMII_RXCTLCntl_SL                      1
    #define   MSK32Gbl_RGMII_RXCTLCntl_SL                         0x00000040
    #define     BA_Gbl_RGMII_RXCTLCntl_ST                      0x8884
    #define     B16Gbl_RGMII_RXCTLCntl_ST                      0x8884
    #define   LSb32Gbl_RGMII_RXCTLCntl_ST                         7
    #define   LSb16Gbl_RGMII_RXCTLCntl_ST                         7
    #define       bGbl_RGMII_RXCTLCntl_ST                      1
    #define   MSK32Gbl_RGMII_RXCTLCntl_ST                         0x00000080
    #define     RA_Gbl_I2S1_DO0Cntl                            0x8C00
    #define     BA_Gbl_I2S1_DO0Cntl_DS0                        0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_DS0                        0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_DS0                           0
    #define   LSb16Gbl_I2S1_DO0Cntl_DS0                           0
    #define       bGbl_I2S1_DO0Cntl_DS0                        1
    #define   MSK32Gbl_I2S1_DO0Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S1_DO0Cntl_DS1                        0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_DS1                        0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_DS1                           1
    #define   LSb16Gbl_I2S1_DO0Cntl_DS1                           1
    #define       bGbl_I2S1_DO0Cntl_DS1                        1
    #define   MSK32Gbl_I2S1_DO0Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S1_DO0Cntl_DS2                        0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_DS2                        0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_DS2                           2
    #define   LSb16Gbl_I2S1_DO0Cntl_DS2                           2
    #define       bGbl_I2S1_DO0Cntl_DS2                        1
    #define   MSK32Gbl_I2S1_DO0Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S1_DO0Cntl_IE                         0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_IE                         0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_IE                            3
    #define   LSb16Gbl_I2S1_DO0Cntl_IE                            3
    #define       bGbl_I2S1_DO0Cntl_IE                         1
    #define   MSK32Gbl_I2S1_DO0Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S1_DO0Cntl_PD                         0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_PD                         0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_PD                            4
    #define   LSb16Gbl_I2S1_DO0Cntl_PD                            4
    #define       bGbl_I2S1_DO0Cntl_PD                         1
    #define   MSK32Gbl_I2S1_DO0Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S1_DO0Cntl_PU                         0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_PU                         0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_PU                            5
    #define   LSb16Gbl_I2S1_DO0Cntl_PU                            5
    #define       bGbl_I2S1_DO0Cntl_PU                         1
    #define   MSK32Gbl_I2S1_DO0Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S1_DO0Cntl_SL                         0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_SL                         0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_SL                            6
    #define   LSb16Gbl_I2S1_DO0Cntl_SL                            6
    #define       bGbl_I2S1_DO0Cntl_SL                         1
    #define   MSK32Gbl_I2S1_DO0Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S1_DO0Cntl_ST                         0x8C00
    #define     B16Gbl_I2S1_DO0Cntl_ST                         0x8C00
    #define   LSb32Gbl_I2S1_DO0Cntl_ST                            7
    #define   LSb16Gbl_I2S1_DO0Cntl_ST                            7
    #define       bGbl_I2S1_DO0Cntl_ST                         1
    #define   MSK32Gbl_I2S1_DO0Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S1_DO1Cntl                            0x8C04
    #define     BA_Gbl_I2S1_DO1Cntl_DS0                        0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_DS0                        0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_DS0                           0
    #define   LSb16Gbl_I2S1_DO1Cntl_DS0                           0
    #define       bGbl_I2S1_DO1Cntl_DS0                        1
    #define   MSK32Gbl_I2S1_DO1Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S1_DO1Cntl_DS1                        0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_DS1                        0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_DS1                           1
    #define   LSb16Gbl_I2S1_DO1Cntl_DS1                           1
    #define       bGbl_I2S1_DO1Cntl_DS1                        1
    #define   MSK32Gbl_I2S1_DO1Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S1_DO1Cntl_DS2                        0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_DS2                        0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_DS2                           2
    #define   LSb16Gbl_I2S1_DO1Cntl_DS2                           2
    #define       bGbl_I2S1_DO1Cntl_DS2                        1
    #define   MSK32Gbl_I2S1_DO1Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S1_DO1Cntl_IE                         0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_IE                         0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_IE                            3
    #define   LSb16Gbl_I2S1_DO1Cntl_IE                            3
    #define       bGbl_I2S1_DO1Cntl_IE                         1
    #define   MSK32Gbl_I2S1_DO1Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S1_DO1Cntl_PD                         0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_PD                         0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_PD                            4
    #define   LSb16Gbl_I2S1_DO1Cntl_PD                            4
    #define       bGbl_I2S1_DO1Cntl_PD                         1
    #define   MSK32Gbl_I2S1_DO1Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S1_DO1Cntl_PU                         0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_PU                         0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_PU                            5
    #define   LSb16Gbl_I2S1_DO1Cntl_PU                            5
    #define       bGbl_I2S1_DO1Cntl_PU                         1
    #define   MSK32Gbl_I2S1_DO1Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S1_DO1Cntl_SL                         0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_SL                         0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_SL                            6
    #define   LSb16Gbl_I2S1_DO1Cntl_SL                            6
    #define       bGbl_I2S1_DO1Cntl_SL                         1
    #define   MSK32Gbl_I2S1_DO1Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S1_DO1Cntl_ST                         0x8C04
    #define     B16Gbl_I2S1_DO1Cntl_ST                         0x8C04
    #define   LSb32Gbl_I2S1_DO1Cntl_ST                            7
    #define   LSb16Gbl_I2S1_DO1Cntl_ST                            7
    #define       bGbl_I2S1_DO1Cntl_ST                         1
    #define   MSK32Gbl_I2S1_DO1Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S1_DO2Cntl                            0x8C08
    #define     BA_Gbl_I2S1_DO2Cntl_DS0                        0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_DS0                        0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_DS0                           0
    #define   LSb16Gbl_I2S1_DO2Cntl_DS0                           0
    #define       bGbl_I2S1_DO2Cntl_DS0                        1
    #define   MSK32Gbl_I2S1_DO2Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S1_DO2Cntl_DS1                        0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_DS1                        0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_DS1                           1
    #define   LSb16Gbl_I2S1_DO2Cntl_DS1                           1
    #define       bGbl_I2S1_DO2Cntl_DS1                        1
    #define   MSK32Gbl_I2S1_DO2Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S1_DO2Cntl_DS2                        0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_DS2                        0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_DS2                           2
    #define   LSb16Gbl_I2S1_DO2Cntl_DS2                           2
    #define       bGbl_I2S1_DO2Cntl_DS2                        1
    #define   MSK32Gbl_I2S1_DO2Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S1_DO2Cntl_IE                         0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_IE                         0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_IE                            3
    #define   LSb16Gbl_I2S1_DO2Cntl_IE                            3
    #define       bGbl_I2S1_DO2Cntl_IE                         1
    #define   MSK32Gbl_I2S1_DO2Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S1_DO2Cntl_PD                         0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_PD                         0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_PD                            4
    #define   LSb16Gbl_I2S1_DO2Cntl_PD                            4
    #define       bGbl_I2S1_DO2Cntl_PD                         1
    #define   MSK32Gbl_I2S1_DO2Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S1_DO2Cntl_PU                         0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_PU                         0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_PU                            5
    #define   LSb16Gbl_I2S1_DO2Cntl_PU                            5
    #define       bGbl_I2S1_DO2Cntl_PU                         1
    #define   MSK32Gbl_I2S1_DO2Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S1_DO2Cntl_SL                         0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_SL                         0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_SL                            6
    #define   LSb16Gbl_I2S1_DO2Cntl_SL                            6
    #define       bGbl_I2S1_DO2Cntl_SL                         1
    #define   MSK32Gbl_I2S1_DO2Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S1_DO2Cntl_ST                         0x8C08
    #define     B16Gbl_I2S1_DO2Cntl_ST                         0x8C08
    #define   LSb32Gbl_I2S1_DO2Cntl_ST                            7
    #define   LSb16Gbl_I2S1_DO2Cntl_ST                            7
    #define       bGbl_I2S1_DO2Cntl_ST                         1
    #define   MSK32Gbl_I2S1_DO2Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S1_DO3Cntl                            0x8C0C
    #define     BA_Gbl_I2S1_DO3Cntl_DS0                        0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_DS0                        0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_DS0                           0
    #define   LSb16Gbl_I2S1_DO3Cntl_DS0                           0
    #define       bGbl_I2S1_DO3Cntl_DS0                        1
    #define   MSK32Gbl_I2S1_DO3Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S1_DO3Cntl_DS1                        0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_DS1                        0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_DS1                           1
    #define   LSb16Gbl_I2S1_DO3Cntl_DS1                           1
    #define       bGbl_I2S1_DO3Cntl_DS1                        1
    #define   MSK32Gbl_I2S1_DO3Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S1_DO3Cntl_DS2                        0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_DS2                        0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_DS2                           2
    #define   LSb16Gbl_I2S1_DO3Cntl_DS2                           2
    #define       bGbl_I2S1_DO3Cntl_DS2                        1
    #define   MSK32Gbl_I2S1_DO3Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S1_DO3Cntl_IE                         0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_IE                         0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_IE                            3
    #define   LSb16Gbl_I2S1_DO3Cntl_IE                            3
    #define       bGbl_I2S1_DO3Cntl_IE                         1
    #define   MSK32Gbl_I2S1_DO3Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S1_DO3Cntl_PD                         0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_PD                         0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_PD                            4
    #define   LSb16Gbl_I2S1_DO3Cntl_PD                            4
    #define       bGbl_I2S1_DO3Cntl_PD                         1
    #define   MSK32Gbl_I2S1_DO3Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S1_DO3Cntl_PU                         0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_PU                         0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_PU                            5
    #define   LSb16Gbl_I2S1_DO3Cntl_PU                            5
    #define       bGbl_I2S1_DO3Cntl_PU                         1
    #define   MSK32Gbl_I2S1_DO3Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S1_DO3Cntl_SL                         0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_SL                         0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_SL                            6
    #define   LSb16Gbl_I2S1_DO3Cntl_SL                            6
    #define       bGbl_I2S1_DO3Cntl_SL                         1
    #define   MSK32Gbl_I2S1_DO3Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S1_DO3Cntl_ST                         0x8C0C
    #define     B16Gbl_I2S1_DO3Cntl_ST                         0x8C0C
    #define   LSb32Gbl_I2S1_DO3Cntl_ST                            7
    #define   LSb16Gbl_I2S1_DO3Cntl_ST                            7
    #define       bGbl_I2S1_DO3Cntl_ST                         1
    #define   MSK32Gbl_I2S1_DO3Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S1_LRCKIOCntl                         0x8C10
    #define     BA_Gbl_I2S1_LRCKIOCntl_DS0                     0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_DS0                     0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S1_LRCKIOCntl_DS0                        0
    #define       bGbl_I2S1_LRCKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S1_LRCKIOCntl_DS1                     0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_DS1                     0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S1_LRCKIOCntl_DS1                        1
    #define       bGbl_I2S1_LRCKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S1_LRCKIOCntl_DS2                     0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_DS2                     0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S1_LRCKIOCntl_DS2                        2
    #define       bGbl_I2S1_LRCKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S1_LRCKIOCntl_IE                      0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_IE                      0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_IE                         3
    #define   LSb16Gbl_I2S1_LRCKIOCntl_IE                         3
    #define       bGbl_I2S1_LRCKIOCntl_IE                      1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S1_LRCKIOCntl_PD                      0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_PD                      0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_PD                         4
    #define   LSb16Gbl_I2S1_LRCKIOCntl_PD                         4
    #define       bGbl_I2S1_LRCKIOCntl_PD                      1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S1_LRCKIOCntl_PU                      0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_PU                      0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_PU                         5
    #define   LSb16Gbl_I2S1_LRCKIOCntl_PU                         5
    #define       bGbl_I2S1_LRCKIOCntl_PU                      1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S1_LRCKIOCntl_SL                      0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_SL                      0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_SL                         6
    #define   LSb16Gbl_I2S1_LRCKIOCntl_SL                         6
    #define       bGbl_I2S1_LRCKIOCntl_SL                      1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S1_LRCKIOCntl_ST                      0x8C10
    #define     B16Gbl_I2S1_LRCKIOCntl_ST                      0x8C10
    #define   LSb32Gbl_I2S1_LRCKIOCntl_ST                         7
    #define   LSb16Gbl_I2S1_LRCKIOCntl_ST                         7
    #define       bGbl_I2S1_LRCKIOCntl_ST                      1
    #define   MSK32Gbl_I2S1_LRCKIOCntl_ST                         0x00000080
    #define     RA_Gbl_I2S1_BCLKIOCntl                         0x8C14
    #define     BA_Gbl_I2S1_BCLKIOCntl_DS0                     0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_DS0                     0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S1_BCLKIOCntl_DS0                        0
    #define       bGbl_I2S1_BCLKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S1_BCLKIOCntl_DS1                     0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_DS1                     0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S1_BCLKIOCntl_DS1                        1
    #define       bGbl_I2S1_BCLKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S1_BCLKIOCntl_DS2                     0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_DS2                     0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S1_BCLKIOCntl_DS2                        2
    #define       bGbl_I2S1_BCLKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S1_BCLKIOCntl_IE                      0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_IE                      0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_IE                         3
    #define   LSb16Gbl_I2S1_BCLKIOCntl_IE                         3
    #define       bGbl_I2S1_BCLKIOCntl_IE                      1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S1_BCLKIOCntl_PD                      0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_PD                      0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_PD                         4
    #define   LSb16Gbl_I2S1_BCLKIOCntl_PD                         4
    #define       bGbl_I2S1_BCLKIOCntl_PD                      1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S1_BCLKIOCntl_PU                      0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_PU                      0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_PU                         5
    #define   LSb16Gbl_I2S1_BCLKIOCntl_PU                         5
    #define       bGbl_I2S1_BCLKIOCntl_PU                      1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S1_BCLKIOCntl_SL                      0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_SL                      0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_SL                         6
    #define   LSb16Gbl_I2S1_BCLKIOCntl_SL                         6
    #define       bGbl_I2S1_BCLKIOCntl_SL                      1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S1_BCLKIOCntl_ST                      0x8C14
    #define     B16Gbl_I2S1_BCLKIOCntl_ST                      0x8C14
    #define   LSb32Gbl_I2S1_BCLKIOCntl_ST                         7
    #define   LSb16Gbl_I2S1_BCLKIOCntl_ST                         7
    #define       bGbl_I2S1_BCLKIOCntl_ST                      1
    #define   MSK32Gbl_I2S1_BCLKIOCntl_ST                         0x00000080
    #define     RA_Gbl_SPDIFOCntl                              0x8C18
    #define     BA_Gbl_SPDIFOCntl_DS0                          0x8C18
    #define     B16Gbl_SPDIFOCntl_DS0                          0x8C18
    #define   LSb32Gbl_SPDIFOCntl_DS0                             0
    #define   LSb16Gbl_SPDIFOCntl_DS0                             0
    #define       bGbl_SPDIFOCntl_DS0                          1
    #define   MSK32Gbl_SPDIFOCntl_DS0                             0x00000001
    #define     BA_Gbl_SPDIFOCntl_DS1                          0x8C18
    #define     B16Gbl_SPDIFOCntl_DS1                          0x8C18
    #define   LSb32Gbl_SPDIFOCntl_DS1                             1
    #define   LSb16Gbl_SPDIFOCntl_DS1                             1
    #define       bGbl_SPDIFOCntl_DS1                          1
    #define   MSK32Gbl_SPDIFOCntl_DS1                             0x00000002
    #define     BA_Gbl_SPDIFOCntl_DS2                          0x8C18
    #define     B16Gbl_SPDIFOCntl_DS2                          0x8C18
    #define   LSb32Gbl_SPDIFOCntl_DS2                             2
    #define   LSb16Gbl_SPDIFOCntl_DS2                             2
    #define       bGbl_SPDIFOCntl_DS2                          1
    #define   MSK32Gbl_SPDIFOCntl_DS2                             0x00000004
    #define     BA_Gbl_SPDIFOCntl_IE                           0x8C18
    #define     B16Gbl_SPDIFOCntl_IE                           0x8C18
    #define   LSb32Gbl_SPDIFOCntl_IE                              3
    #define   LSb16Gbl_SPDIFOCntl_IE                              3
    #define       bGbl_SPDIFOCntl_IE                           1
    #define   MSK32Gbl_SPDIFOCntl_IE                              0x00000008
    #define     BA_Gbl_SPDIFOCntl_PD                           0x8C18
    #define     B16Gbl_SPDIFOCntl_PD                           0x8C18
    #define   LSb32Gbl_SPDIFOCntl_PD                              4
    #define   LSb16Gbl_SPDIFOCntl_PD                              4
    #define       bGbl_SPDIFOCntl_PD                           1
    #define   MSK32Gbl_SPDIFOCntl_PD                              0x00000010
    #define     BA_Gbl_SPDIFOCntl_PU                           0x8C18
    #define     B16Gbl_SPDIFOCntl_PU                           0x8C18
    #define   LSb32Gbl_SPDIFOCntl_PU                              5
    #define   LSb16Gbl_SPDIFOCntl_PU                              5
    #define       bGbl_SPDIFOCntl_PU                           1
    #define   MSK32Gbl_SPDIFOCntl_PU                              0x00000020
    #define     BA_Gbl_SPDIFOCntl_SL                           0x8C18
    #define     B16Gbl_SPDIFOCntl_SL                           0x8C18
    #define   LSb32Gbl_SPDIFOCntl_SL                              6
    #define   LSb16Gbl_SPDIFOCntl_SL                              6
    #define       bGbl_SPDIFOCntl_SL                           1
    #define   MSK32Gbl_SPDIFOCntl_SL                              0x00000040
    #define     BA_Gbl_SPDIFOCntl_ST                           0x8C18
    #define     B16Gbl_SPDIFOCntl_ST                           0x8C18
    #define   LSb32Gbl_SPDIFOCntl_ST                              7
    #define   LSb16Gbl_SPDIFOCntl_ST                              7
    #define       bGbl_SPDIFOCntl_ST                           1
    #define   MSK32Gbl_SPDIFOCntl_ST                              0x00000080
    #define     RA_Gbl_SPDIFICntl                              0x8C1C
    #define     BA_Gbl_SPDIFICntl_DS0                          0x8C1C
    #define     B16Gbl_SPDIFICntl_DS0                          0x8C1C
    #define   LSb32Gbl_SPDIFICntl_DS0                             0
    #define   LSb16Gbl_SPDIFICntl_DS0                             0
    #define       bGbl_SPDIFICntl_DS0                          1
    #define   MSK32Gbl_SPDIFICntl_DS0                             0x00000001
    #define     BA_Gbl_SPDIFICntl_DS1                          0x8C1C
    #define     B16Gbl_SPDIFICntl_DS1                          0x8C1C
    #define   LSb32Gbl_SPDIFICntl_DS1                             1
    #define   LSb16Gbl_SPDIFICntl_DS1                             1
    #define       bGbl_SPDIFICntl_DS1                          1
    #define   MSK32Gbl_SPDIFICntl_DS1                             0x00000002
    #define     BA_Gbl_SPDIFICntl_DS2                          0x8C1C
    #define     B16Gbl_SPDIFICntl_DS2                          0x8C1C
    #define   LSb32Gbl_SPDIFICntl_DS2                             2
    #define   LSb16Gbl_SPDIFICntl_DS2                             2
    #define       bGbl_SPDIFICntl_DS2                          1
    #define   MSK32Gbl_SPDIFICntl_DS2                             0x00000004
    #define     BA_Gbl_SPDIFICntl_IE                           0x8C1C
    #define     B16Gbl_SPDIFICntl_IE                           0x8C1C
    #define   LSb32Gbl_SPDIFICntl_IE                              3
    #define   LSb16Gbl_SPDIFICntl_IE                              3
    #define       bGbl_SPDIFICntl_IE                           1
    #define   MSK32Gbl_SPDIFICntl_IE                              0x00000008
    #define     BA_Gbl_SPDIFICntl_PD                           0x8C1C
    #define     B16Gbl_SPDIFICntl_PD                           0x8C1C
    #define   LSb32Gbl_SPDIFICntl_PD                              4
    #define   LSb16Gbl_SPDIFICntl_PD                              4
    #define       bGbl_SPDIFICntl_PD                           1
    #define   MSK32Gbl_SPDIFICntl_PD                              0x00000010
    #define     BA_Gbl_SPDIFICntl_PU                           0x8C1C
    #define     B16Gbl_SPDIFICntl_PU                           0x8C1C
    #define   LSb32Gbl_SPDIFICntl_PU                              5
    #define   LSb16Gbl_SPDIFICntl_PU                              5
    #define       bGbl_SPDIFICntl_PU                           1
    #define   MSK32Gbl_SPDIFICntl_PU                              0x00000020
    #define     BA_Gbl_SPDIFICntl_SL                           0x8C1C
    #define     B16Gbl_SPDIFICntl_SL                           0x8C1C
    #define   LSb32Gbl_SPDIFICntl_SL                              6
    #define   LSb16Gbl_SPDIFICntl_SL                              6
    #define       bGbl_SPDIFICntl_SL                           1
    #define   MSK32Gbl_SPDIFICntl_SL                              0x00000040
    #define     BA_Gbl_SPDIFICntl_ST                           0x8C1C
    #define     B16Gbl_SPDIFICntl_ST                           0x8C1C
    #define   LSb32Gbl_SPDIFICntl_ST                              7
    #define   LSb16Gbl_SPDIFICntl_ST                              7
    #define       bGbl_SPDIFICntl_ST                           1
    #define   MSK32Gbl_SPDIFICntl_ST                              0x00000080
    #define     RA_Gbl_I2S2_LRCKIOCntl                         0x8C20
    #define     BA_Gbl_I2S2_LRCKIOCntl_DS0                     0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_DS0                     0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S2_LRCKIOCntl_DS0                        0
    #define       bGbl_I2S2_LRCKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S2_LRCKIOCntl_DS1                     0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_DS1                     0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S2_LRCKIOCntl_DS1                        1
    #define       bGbl_I2S2_LRCKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S2_LRCKIOCntl_DS2                     0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_DS2                     0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S2_LRCKIOCntl_DS2                        2
    #define       bGbl_I2S2_LRCKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S2_LRCKIOCntl_IE                      0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_IE                      0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_IE                         3
    #define   LSb16Gbl_I2S2_LRCKIOCntl_IE                         3
    #define       bGbl_I2S2_LRCKIOCntl_IE                      1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S2_LRCKIOCntl_PD                      0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_PD                      0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_PD                         4
    #define   LSb16Gbl_I2S2_LRCKIOCntl_PD                         4
    #define       bGbl_I2S2_LRCKIOCntl_PD                      1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S2_LRCKIOCntl_PU                      0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_PU                      0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_PU                         5
    #define   LSb16Gbl_I2S2_LRCKIOCntl_PU                         5
    #define       bGbl_I2S2_LRCKIOCntl_PU                      1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S2_LRCKIOCntl_SL                      0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_SL                      0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_SL                         6
    #define   LSb16Gbl_I2S2_LRCKIOCntl_SL                         6
    #define       bGbl_I2S2_LRCKIOCntl_SL                      1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S2_LRCKIOCntl_ST                      0x8C20
    #define     B16Gbl_I2S2_LRCKIOCntl_ST                      0x8C20
    #define   LSb32Gbl_I2S2_LRCKIOCntl_ST                         7
    #define   LSb16Gbl_I2S2_LRCKIOCntl_ST                         7
    #define       bGbl_I2S2_LRCKIOCntl_ST                      1
    #define   MSK32Gbl_I2S2_LRCKIOCntl_ST                         0x00000080
    #define     RA_Gbl_I2S2_BCLKIOCntl                         0x8C24
    #define     BA_Gbl_I2S2_BCLKIOCntl_DS0                     0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_DS0                     0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S2_BCLKIOCntl_DS0                        0
    #define       bGbl_I2S2_BCLKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S2_BCLKIOCntl_DS1                     0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_DS1                     0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S2_BCLKIOCntl_DS1                        1
    #define       bGbl_I2S2_BCLKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S2_BCLKIOCntl_DS2                     0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_DS2                     0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S2_BCLKIOCntl_DS2                        2
    #define       bGbl_I2S2_BCLKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S2_BCLKIOCntl_IE                      0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_IE                      0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_IE                         3
    #define   LSb16Gbl_I2S2_BCLKIOCntl_IE                         3
    #define       bGbl_I2S2_BCLKIOCntl_IE                      1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S2_BCLKIOCntl_PD                      0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_PD                      0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_PD                         4
    #define   LSb16Gbl_I2S2_BCLKIOCntl_PD                         4
    #define       bGbl_I2S2_BCLKIOCntl_PD                      1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S2_BCLKIOCntl_PU                      0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_PU                      0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_PU                         5
    #define   LSb16Gbl_I2S2_BCLKIOCntl_PU                         5
    #define       bGbl_I2S2_BCLKIOCntl_PU                      1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S2_BCLKIOCntl_SL                      0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_SL                      0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_SL                         6
    #define   LSb16Gbl_I2S2_BCLKIOCntl_SL                         6
    #define       bGbl_I2S2_BCLKIOCntl_SL                      1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S2_BCLKIOCntl_ST                      0x8C24
    #define     B16Gbl_I2S2_BCLKIOCntl_ST                      0x8C24
    #define   LSb32Gbl_I2S2_BCLKIOCntl_ST                         7
    #define   LSb16Gbl_I2S2_BCLKIOCntl_ST                         7
    #define       bGbl_I2S2_BCLKIOCntl_ST                      1
    #define   MSK32Gbl_I2S2_BCLKIOCntl_ST                         0x00000080
    #define     RA_Gbl_I2S2_DI0Cntl                            0x8C28
    #define     BA_Gbl_I2S2_DI0Cntl_DS0                        0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_DS0                        0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_DS0                           0
    #define   LSb16Gbl_I2S2_DI0Cntl_DS0                           0
    #define       bGbl_I2S2_DI0Cntl_DS0                        1
    #define   MSK32Gbl_I2S2_DI0Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S2_DI0Cntl_DS1                        0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_DS1                        0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_DS1                           1
    #define   LSb16Gbl_I2S2_DI0Cntl_DS1                           1
    #define       bGbl_I2S2_DI0Cntl_DS1                        1
    #define   MSK32Gbl_I2S2_DI0Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S2_DI0Cntl_DS2                        0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_DS2                        0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_DS2                           2
    #define   LSb16Gbl_I2S2_DI0Cntl_DS2                           2
    #define       bGbl_I2S2_DI0Cntl_DS2                        1
    #define   MSK32Gbl_I2S2_DI0Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S2_DI0Cntl_IE                         0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_IE                         0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_IE                            3
    #define   LSb16Gbl_I2S2_DI0Cntl_IE                            3
    #define       bGbl_I2S2_DI0Cntl_IE                         1
    #define   MSK32Gbl_I2S2_DI0Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S2_DI0Cntl_PD                         0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_PD                         0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_PD                            4
    #define   LSb16Gbl_I2S2_DI0Cntl_PD                            4
    #define       bGbl_I2S2_DI0Cntl_PD                         1
    #define   MSK32Gbl_I2S2_DI0Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S2_DI0Cntl_PU                         0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_PU                         0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_PU                            5
    #define   LSb16Gbl_I2S2_DI0Cntl_PU                            5
    #define       bGbl_I2S2_DI0Cntl_PU                         1
    #define   MSK32Gbl_I2S2_DI0Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S2_DI0Cntl_SL                         0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_SL                         0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_SL                            6
    #define   LSb16Gbl_I2S2_DI0Cntl_SL                            6
    #define       bGbl_I2S2_DI0Cntl_SL                         1
    #define   MSK32Gbl_I2S2_DI0Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S2_DI0Cntl_ST                         0x8C28
    #define     B16Gbl_I2S2_DI0Cntl_ST                         0x8C28
    #define   LSb32Gbl_I2S2_DI0Cntl_ST                            7
    #define   LSb16Gbl_I2S2_DI0Cntl_ST                            7
    #define       bGbl_I2S2_DI0Cntl_ST                         1
    #define   MSK32Gbl_I2S2_DI0Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S2_DI1Cntl                            0x8C2C
    #define     BA_Gbl_I2S2_DI1Cntl_DS0                        0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_DS0                        0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_DS0                           0
    #define   LSb16Gbl_I2S2_DI1Cntl_DS0                           0
    #define       bGbl_I2S2_DI1Cntl_DS0                        1
    #define   MSK32Gbl_I2S2_DI1Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S2_DI1Cntl_DS1                        0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_DS1                        0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_DS1                           1
    #define   LSb16Gbl_I2S2_DI1Cntl_DS1                           1
    #define       bGbl_I2S2_DI1Cntl_DS1                        1
    #define   MSK32Gbl_I2S2_DI1Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S2_DI1Cntl_DS2                        0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_DS2                        0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_DS2                           2
    #define   LSb16Gbl_I2S2_DI1Cntl_DS2                           2
    #define       bGbl_I2S2_DI1Cntl_DS2                        1
    #define   MSK32Gbl_I2S2_DI1Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S2_DI1Cntl_IE                         0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_IE                         0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_IE                            3
    #define   LSb16Gbl_I2S2_DI1Cntl_IE                            3
    #define       bGbl_I2S2_DI1Cntl_IE                         1
    #define   MSK32Gbl_I2S2_DI1Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S2_DI1Cntl_PD                         0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_PD                         0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_PD                            4
    #define   LSb16Gbl_I2S2_DI1Cntl_PD                            4
    #define       bGbl_I2S2_DI1Cntl_PD                         1
    #define   MSK32Gbl_I2S2_DI1Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S2_DI1Cntl_PU                         0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_PU                         0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_PU                            5
    #define   LSb16Gbl_I2S2_DI1Cntl_PU                            5
    #define       bGbl_I2S2_DI1Cntl_PU                         1
    #define   MSK32Gbl_I2S2_DI1Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S2_DI1Cntl_SL                         0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_SL                         0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_SL                            6
    #define   LSb16Gbl_I2S2_DI1Cntl_SL                            6
    #define       bGbl_I2S2_DI1Cntl_SL                         1
    #define   MSK32Gbl_I2S2_DI1Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S2_DI1Cntl_ST                         0x8C2C
    #define     B16Gbl_I2S2_DI1Cntl_ST                         0x8C2C
    #define   LSb32Gbl_I2S2_DI1Cntl_ST                            7
    #define   LSb16Gbl_I2S2_DI1Cntl_ST                            7
    #define       bGbl_I2S2_DI1Cntl_ST                         1
    #define   MSK32Gbl_I2S2_DI1Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S2_DI2Cntl                            0x8C30
    #define     BA_Gbl_I2S2_DI2Cntl_DS0                        0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_DS0                        0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_DS0                           0
    #define   LSb16Gbl_I2S2_DI2Cntl_DS0                           0
    #define       bGbl_I2S2_DI2Cntl_DS0                        1
    #define   MSK32Gbl_I2S2_DI2Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S2_DI2Cntl_DS1                        0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_DS1                        0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_DS1                           1
    #define   LSb16Gbl_I2S2_DI2Cntl_DS1                           1
    #define       bGbl_I2S2_DI2Cntl_DS1                        1
    #define   MSK32Gbl_I2S2_DI2Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S2_DI2Cntl_DS2                        0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_DS2                        0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_DS2                           2
    #define   LSb16Gbl_I2S2_DI2Cntl_DS2                           2
    #define       bGbl_I2S2_DI2Cntl_DS2                        1
    #define   MSK32Gbl_I2S2_DI2Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S2_DI2Cntl_IE                         0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_IE                         0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_IE                            3
    #define   LSb16Gbl_I2S2_DI2Cntl_IE                            3
    #define       bGbl_I2S2_DI2Cntl_IE                         1
    #define   MSK32Gbl_I2S2_DI2Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S2_DI2Cntl_PD                         0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_PD                         0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_PD                            4
    #define   LSb16Gbl_I2S2_DI2Cntl_PD                            4
    #define       bGbl_I2S2_DI2Cntl_PD                         1
    #define   MSK32Gbl_I2S2_DI2Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S2_DI2Cntl_PU                         0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_PU                         0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_PU                            5
    #define   LSb16Gbl_I2S2_DI2Cntl_PU                            5
    #define       bGbl_I2S2_DI2Cntl_PU                         1
    #define   MSK32Gbl_I2S2_DI2Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S2_DI2Cntl_SL                         0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_SL                         0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_SL                            6
    #define   LSb16Gbl_I2S2_DI2Cntl_SL                            6
    #define       bGbl_I2S2_DI2Cntl_SL                         1
    #define   MSK32Gbl_I2S2_DI2Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S2_DI2Cntl_ST                         0x8C30
    #define     B16Gbl_I2S2_DI2Cntl_ST                         0x8C30
    #define   LSb32Gbl_I2S2_DI2Cntl_ST                            7
    #define   LSb16Gbl_I2S2_DI2Cntl_ST                            7
    #define       bGbl_I2S2_DI2Cntl_ST                         1
    #define   MSK32Gbl_I2S2_DI2Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S2_DI3Cntl                            0x8C34
    #define     BA_Gbl_I2S2_DI3Cntl_DS0                        0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_DS0                        0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_DS0                           0
    #define   LSb16Gbl_I2S2_DI3Cntl_DS0                           0
    #define       bGbl_I2S2_DI3Cntl_DS0                        1
    #define   MSK32Gbl_I2S2_DI3Cntl_DS0                           0x00000001
    #define     BA_Gbl_I2S2_DI3Cntl_DS1                        0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_DS1                        0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_DS1                           1
    #define   LSb16Gbl_I2S2_DI3Cntl_DS1                           1
    #define       bGbl_I2S2_DI3Cntl_DS1                        1
    #define   MSK32Gbl_I2S2_DI3Cntl_DS1                           0x00000002
    #define     BA_Gbl_I2S2_DI3Cntl_DS2                        0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_DS2                        0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_DS2                           2
    #define   LSb16Gbl_I2S2_DI3Cntl_DS2                           2
    #define       bGbl_I2S2_DI3Cntl_DS2                        1
    #define   MSK32Gbl_I2S2_DI3Cntl_DS2                           0x00000004
    #define     BA_Gbl_I2S2_DI3Cntl_IE                         0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_IE                         0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_IE                            3
    #define   LSb16Gbl_I2S2_DI3Cntl_IE                            3
    #define       bGbl_I2S2_DI3Cntl_IE                         1
    #define   MSK32Gbl_I2S2_DI3Cntl_IE                            0x00000008
    #define     BA_Gbl_I2S2_DI3Cntl_PD                         0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_PD                         0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_PD                            4
    #define   LSb16Gbl_I2S2_DI3Cntl_PD                            4
    #define       bGbl_I2S2_DI3Cntl_PD                         1
    #define   MSK32Gbl_I2S2_DI3Cntl_PD                            0x00000010
    #define     BA_Gbl_I2S2_DI3Cntl_PU                         0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_PU                         0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_PU                            5
    #define   LSb16Gbl_I2S2_DI3Cntl_PU                            5
    #define       bGbl_I2S2_DI3Cntl_PU                         1
    #define   MSK32Gbl_I2S2_DI3Cntl_PU                            0x00000020
    #define     BA_Gbl_I2S2_DI3Cntl_SL                         0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_SL                         0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_SL                            6
    #define   LSb16Gbl_I2S2_DI3Cntl_SL                            6
    #define       bGbl_I2S2_DI3Cntl_SL                         1
    #define   MSK32Gbl_I2S2_DI3Cntl_SL                            0x00000040
    #define     BA_Gbl_I2S2_DI3Cntl_ST                         0x8C34
    #define     B16Gbl_I2S2_DI3Cntl_ST                         0x8C34
    #define   LSb32Gbl_I2S2_DI3Cntl_ST                            7
    #define   LSb16Gbl_I2S2_DI3Cntl_ST                            7
    #define       bGbl_I2S2_DI3Cntl_ST                         1
    #define   MSK32Gbl_I2S2_DI3Cntl_ST                            0x00000080
    #define     RA_Gbl_I2S1_MCLKCntl                           0x8C38
    #define     BA_Gbl_I2S1_MCLKCntl_DS0                       0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_DS0                       0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_DS0                          0
    #define   LSb16Gbl_I2S1_MCLKCntl_DS0                          0
    #define       bGbl_I2S1_MCLKCntl_DS0                       1
    #define   MSK32Gbl_I2S1_MCLKCntl_DS0                          0x00000001
    #define     BA_Gbl_I2S1_MCLKCntl_DS1                       0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_DS1                       0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_DS1                          1
    #define   LSb16Gbl_I2S1_MCLKCntl_DS1                          1
    #define       bGbl_I2S1_MCLKCntl_DS1                       1
    #define   MSK32Gbl_I2S1_MCLKCntl_DS1                          0x00000002
    #define     BA_Gbl_I2S1_MCLKCntl_DS2                       0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_DS2                       0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_DS2                          2
    #define   LSb16Gbl_I2S1_MCLKCntl_DS2                          2
    #define       bGbl_I2S1_MCLKCntl_DS2                       1
    #define   MSK32Gbl_I2S1_MCLKCntl_DS2                          0x00000004
    #define     BA_Gbl_I2S1_MCLKCntl_IE                        0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_IE                        0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_IE                           3
    #define   LSb16Gbl_I2S1_MCLKCntl_IE                           3
    #define       bGbl_I2S1_MCLKCntl_IE                        1
    #define   MSK32Gbl_I2S1_MCLKCntl_IE                           0x00000008
    #define     BA_Gbl_I2S1_MCLKCntl_PD                        0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_PD                        0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_PD                           4
    #define   LSb16Gbl_I2S1_MCLKCntl_PD                           4
    #define       bGbl_I2S1_MCLKCntl_PD                        1
    #define   MSK32Gbl_I2S1_MCLKCntl_PD                           0x00000010
    #define     BA_Gbl_I2S1_MCLKCntl_PU                        0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_PU                        0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_PU                           5
    #define   LSb16Gbl_I2S1_MCLKCntl_PU                           5
    #define       bGbl_I2S1_MCLKCntl_PU                        1
    #define   MSK32Gbl_I2S1_MCLKCntl_PU                           0x00000020
    #define     BA_Gbl_I2S1_MCLKCntl_SL                        0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_SL                        0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_SL                           6
    #define   LSb16Gbl_I2S1_MCLKCntl_SL                           6
    #define       bGbl_I2S1_MCLKCntl_SL                        1
    #define   MSK32Gbl_I2S1_MCLKCntl_SL                           0x00000040
    #define     BA_Gbl_I2S1_MCLKCntl_ST                        0x8C38
    #define     B16Gbl_I2S1_MCLKCntl_ST                        0x8C38
    #define   LSb32Gbl_I2S1_MCLKCntl_ST                           7
    #define   LSb16Gbl_I2S1_MCLKCntl_ST                           7
    #define       bGbl_I2S1_MCLKCntl_ST                        1
    #define   MSK32Gbl_I2S1_MCLKCntl_ST                           0x00000080
    #define     RA_Gbl_I2S2_MCLKCntl                           0x8C3C
    #define     BA_Gbl_I2S2_MCLKCntl_DS0                       0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_DS0                       0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_DS0                          0
    #define   LSb16Gbl_I2S2_MCLKCntl_DS0                          0
    #define       bGbl_I2S2_MCLKCntl_DS0                       1
    #define   MSK32Gbl_I2S2_MCLKCntl_DS0                          0x00000001
    #define     BA_Gbl_I2S2_MCLKCntl_DS1                       0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_DS1                       0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_DS1                          1
    #define   LSb16Gbl_I2S2_MCLKCntl_DS1                          1
    #define       bGbl_I2S2_MCLKCntl_DS1                       1
    #define   MSK32Gbl_I2S2_MCLKCntl_DS1                          0x00000002
    #define     BA_Gbl_I2S2_MCLKCntl_DS2                       0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_DS2                       0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_DS2                          2
    #define   LSb16Gbl_I2S2_MCLKCntl_DS2                          2
    #define       bGbl_I2S2_MCLKCntl_DS2                       1
    #define   MSK32Gbl_I2S2_MCLKCntl_DS2                          0x00000004
    #define     BA_Gbl_I2S2_MCLKCntl_IE                        0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_IE                        0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_IE                           3
    #define   LSb16Gbl_I2S2_MCLKCntl_IE                           3
    #define       bGbl_I2S2_MCLKCntl_IE                        1
    #define   MSK32Gbl_I2S2_MCLKCntl_IE                           0x00000008
    #define     BA_Gbl_I2S2_MCLKCntl_PD                        0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_PD                        0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_PD                           4
    #define   LSb16Gbl_I2S2_MCLKCntl_PD                           4
    #define       bGbl_I2S2_MCLKCntl_PD                        1
    #define   MSK32Gbl_I2S2_MCLKCntl_PD                           0x00000010
    #define     BA_Gbl_I2S2_MCLKCntl_PU                        0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_PU                        0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_PU                           5
    #define   LSb16Gbl_I2S2_MCLKCntl_PU                           5
    #define       bGbl_I2S2_MCLKCntl_PU                        1
    #define   MSK32Gbl_I2S2_MCLKCntl_PU                           0x00000020
    #define     BA_Gbl_I2S2_MCLKCntl_SL                        0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_SL                        0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_SL                           6
    #define   LSb16Gbl_I2S2_MCLKCntl_SL                           6
    #define       bGbl_I2S2_MCLKCntl_SL                        1
    #define   MSK32Gbl_I2S2_MCLKCntl_SL                           0x00000040
    #define     BA_Gbl_I2S2_MCLKCntl_ST                        0x8C3C
    #define     B16Gbl_I2S2_MCLKCntl_ST                        0x8C3C
    #define   LSb32Gbl_I2S2_MCLKCntl_ST                           7
    #define   LSb16Gbl_I2S2_MCLKCntl_ST                           7
    #define       bGbl_I2S2_MCLKCntl_ST                        1
    #define   MSK32Gbl_I2S2_MCLKCntl_ST                           0x00000080
    #define     RA_Gbl_TX_EDDC_SCLCntl                         0x8C40
    #define     BA_Gbl_TX_EDDC_SCLCntl_DS0                     0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_DS0                     0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_DS0                        0
    #define   LSb16Gbl_TX_EDDC_SCLCntl_DS0                        0
    #define       bGbl_TX_EDDC_SCLCntl_DS0                     1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_DS0                        0x00000001
    #define     BA_Gbl_TX_EDDC_SCLCntl_DS1                     0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_DS1                     0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_DS1                        1
    #define   LSb16Gbl_TX_EDDC_SCLCntl_DS1                        1
    #define       bGbl_TX_EDDC_SCLCntl_DS1                     1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_DS1                        0x00000002
    #define     BA_Gbl_TX_EDDC_SCLCntl_DS2                     0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_DS2                     0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_DS2                        2
    #define   LSb16Gbl_TX_EDDC_SCLCntl_DS2                        2
    #define       bGbl_TX_EDDC_SCLCntl_DS2                     1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_DS2                        0x00000004
    #define     BA_Gbl_TX_EDDC_SCLCntl_DS3                     0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_DS3                     0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_DS3                        3
    #define   LSb16Gbl_TX_EDDC_SCLCntl_DS3                        3
    #define       bGbl_TX_EDDC_SCLCntl_DS3                     1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_DS3                        0x00000008
    #define     BA_Gbl_TX_EDDC_SCLCntl_IE                      0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_IE                      0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_IE                         4
    #define   LSb16Gbl_TX_EDDC_SCLCntl_IE                         4
    #define       bGbl_TX_EDDC_SCLCntl_IE                      1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_IE                         0x00000010
    #define     BA_Gbl_TX_EDDC_SCLCntl_PE                      0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_PE                      0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_PE                         5
    #define   LSb16Gbl_TX_EDDC_SCLCntl_PE                         5
    #define       bGbl_TX_EDDC_SCLCntl_PE                      1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_PE                         0x00000020
    #define     BA_Gbl_TX_EDDC_SCLCntl_PS                      0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_PS                      0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_PS                         6
    #define   LSb16Gbl_TX_EDDC_SCLCntl_PS                         6
    #define       bGbl_TX_EDDC_SCLCntl_PS                      1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_PS                         0x00000040
    #define     BA_Gbl_TX_EDDC_SCLCntl_SL                      0x8C40
    #define     B16Gbl_TX_EDDC_SCLCntl_SL                      0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_SL                         7
    #define   LSb16Gbl_TX_EDDC_SCLCntl_SL                         7
    #define       bGbl_TX_EDDC_SCLCntl_SL                      1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_SL                         0x00000080
    #define     BA_Gbl_TX_EDDC_SCLCntl_SPU                     0x8C41
    #define     B16Gbl_TX_EDDC_SCLCntl_SPU                     0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_SPU                        8
    #define   LSb16Gbl_TX_EDDC_SCLCntl_SPU                        8
    #define       bGbl_TX_EDDC_SCLCntl_SPU                     1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_SPU                        0x00000100
    #define     BA_Gbl_TX_EDDC_SCLCntl_ST                      0x8C41
    #define     B16Gbl_TX_EDDC_SCLCntl_ST                      0x8C40
    #define   LSb32Gbl_TX_EDDC_SCLCntl_ST                         9
    #define   LSb16Gbl_TX_EDDC_SCLCntl_ST                         9
    #define       bGbl_TX_EDDC_SCLCntl_ST                      1
    #define   MSK32Gbl_TX_EDDC_SCLCntl_ST                         0x00000200
    #define     RA_Gbl_TX_EDDC_SDACntl                         0x8C44
    #define     BA_Gbl_TX_EDDC_SDACntl_DS0                     0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_DS0                     0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_DS0                        0
    #define   LSb16Gbl_TX_EDDC_SDACntl_DS0                        0
    #define       bGbl_TX_EDDC_SDACntl_DS0                     1
    #define   MSK32Gbl_TX_EDDC_SDACntl_DS0                        0x00000001
    #define     BA_Gbl_TX_EDDC_SDACntl_DS1                     0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_DS1                     0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_DS1                        1
    #define   LSb16Gbl_TX_EDDC_SDACntl_DS1                        1
    #define       bGbl_TX_EDDC_SDACntl_DS1                     1
    #define   MSK32Gbl_TX_EDDC_SDACntl_DS1                        0x00000002
    #define     BA_Gbl_TX_EDDC_SDACntl_DS2                     0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_DS2                     0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_DS2                        2
    #define   LSb16Gbl_TX_EDDC_SDACntl_DS2                        2
    #define       bGbl_TX_EDDC_SDACntl_DS2                     1
    #define   MSK32Gbl_TX_EDDC_SDACntl_DS2                        0x00000004
    #define     BA_Gbl_TX_EDDC_SDACntl_DS3                     0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_DS3                     0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_DS3                        3
    #define   LSb16Gbl_TX_EDDC_SDACntl_DS3                        3
    #define       bGbl_TX_EDDC_SDACntl_DS3                     1
    #define   MSK32Gbl_TX_EDDC_SDACntl_DS3                        0x00000008
    #define     BA_Gbl_TX_EDDC_SDACntl_IE                      0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_IE                      0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_IE                         4
    #define   LSb16Gbl_TX_EDDC_SDACntl_IE                         4
    #define       bGbl_TX_EDDC_SDACntl_IE                      1
    #define   MSK32Gbl_TX_EDDC_SDACntl_IE                         0x00000010
    #define     BA_Gbl_TX_EDDC_SDACntl_PE                      0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_PE                      0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_PE                         5
    #define   LSb16Gbl_TX_EDDC_SDACntl_PE                         5
    #define       bGbl_TX_EDDC_SDACntl_PE                      1
    #define   MSK32Gbl_TX_EDDC_SDACntl_PE                         0x00000020
    #define     BA_Gbl_TX_EDDC_SDACntl_PS                      0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_PS                      0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_PS                         6
    #define   LSb16Gbl_TX_EDDC_SDACntl_PS                         6
    #define       bGbl_TX_EDDC_SDACntl_PS                      1
    #define   MSK32Gbl_TX_EDDC_SDACntl_PS                         0x00000040
    #define     BA_Gbl_TX_EDDC_SDACntl_SL                      0x8C44
    #define     B16Gbl_TX_EDDC_SDACntl_SL                      0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_SL                         7
    #define   LSb16Gbl_TX_EDDC_SDACntl_SL                         7
    #define       bGbl_TX_EDDC_SDACntl_SL                      1
    #define   MSK32Gbl_TX_EDDC_SDACntl_SL                         0x00000080
    #define     BA_Gbl_TX_EDDC_SDACntl_SPU                     0x8C45
    #define     B16Gbl_TX_EDDC_SDACntl_SPU                     0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_SPU                        8
    #define   LSb16Gbl_TX_EDDC_SDACntl_SPU                        8
    #define       bGbl_TX_EDDC_SDACntl_SPU                     1
    #define   MSK32Gbl_TX_EDDC_SDACntl_SPU                        0x00000100
    #define     BA_Gbl_TX_EDDC_SDACntl_ST                      0x8C45
    #define     B16Gbl_TX_EDDC_SDACntl_ST                      0x8C44
    #define   LSb32Gbl_TX_EDDC_SDACntl_ST                         9
    #define   LSb16Gbl_TX_EDDC_SDACntl_ST                         9
    #define       bGbl_TX_EDDC_SDACntl_ST                      1
    #define   MSK32Gbl_TX_EDDC_SDACntl_ST                         0x00000200
    #define     RA_Gbl_I2S3_DOCntl                             0x8C48
    #define     BA_Gbl_I2S3_DOCntl_DS0                         0x8C48
    #define     B16Gbl_I2S3_DOCntl_DS0                         0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_DS0                            0
    #define   LSb16Gbl_I2S3_DOCntl_DS0                            0
    #define       bGbl_I2S3_DOCntl_DS0                         1
    #define   MSK32Gbl_I2S3_DOCntl_DS0                            0x00000001
    #define     BA_Gbl_I2S3_DOCntl_DS1                         0x8C48
    #define     B16Gbl_I2S3_DOCntl_DS1                         0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_DS1                            1
    #define   LSb16Gbl_I2S3_DOCntl_DS1                            1
    #define       bGbl_I2S3_DOCntl_DS1                         1
    #define   MSK32Gbl_I2S3_DOCntl_DS1                            0x00000002
    #define     BA_Gbl_I2S3_DOCntl_DS2                         0x8C48
    #define     B16Gbl_I2S3_DOCntl_DS2                         0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_DS2                            2
    #define   LSb16Gbl_I2S3_DOCntl_DS2                            2
    #define       bGbl_I2S3_DOCntl_DS2                         1
    #define   MSK32Gbl_I2S3_DOCntl_DS2                            0x00000004
    #define     BA_Gbl_I2S3_DOCntl_IE                          0x8C48
    #define     B16Gbl_I2S3_DOCntl_IE                          0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_IE                             3
    #define   LSb16Gbl_I2S3_DOCntl_IE                             3
    #define       bGbl_I2S3_DOCntl_IE                          1
    #define   MSK32Gbl_I2S3_DOCntl_IE                             0x00000008
    #define     BA_Gbl_I2S3_DOCntl_PD                          0x8C48
    #define     B16Gbl_I2S3_DOCntl_PD                          0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_PD                             4
    #define   LSb16Gbl_I2S3_DOCntl_PD                             4
    #define       bGbl_I2S3_DOCntl_PD                          1
    #define   MSK32Gbl_I2S3_DOCntl_PD                             0x00000010
    #define     BA_Gbl_I2S3_DOCntl_PU                          0x8C48
    #define     B16Gbl_I2S3_DOCntl_PU                          0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_PU                             5
    #define   LSb16Gbl_I2S3_DOCntl_PU                             5
    #define       bGbl_I2S3_DOCntl_PU                          1
    #define   MSK32Gbl_I2S3_DOCntl_PU                             0x00000020
    #define     BA_Gbl_I2S3_DOCntl_SL                          0x8C48
    #define     B16Gbl_I2S3_DOCntl_SL                          0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_SL                             6
    #define   LSb16Gbl_I2S3_DOCntl_SL                             6
    #define       bGbl_I2S3_DOCntl_SL                          1
    #define   MSK32Gbl_I2S3_DOCntl_SL                             0x00000040
    #define     BA_Gbl_I2S3_DOCntl_ST                          0x8C48
    #define     B16Gbl_I2S3_DOCntl_ST                          0x8C48
    #define   LSb32Gbl_I2S3_DOCntl_ST                             7
    #define   LSb16Gbl_I2S3_DOCntl_ST                             7
    #define       bGbl_I2S3_DOCntl_ST                          1
    #define   MSK32Gbl_I2S3_DOCntl_ST                             0x00000080
    #define     RA_Gbl_I2S3_LRCKIOCntl                         0x8C4C
    #define     BA_Gbl_I2S3_LRCKIOCntl_DS0                     0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_DS0                     0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S3_LRCKIOCntl_DS0                        0
    #define       bGbl_I2S3_LRCKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S3_LRCKIOCntl_DS1                     0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_DS1                     0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S3_LRCKIOCntl_DS1                        1
    #define       bGbl_I2S3_LRCKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S3_LRCKIOCntl_DS2                     0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_DS2                     0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S3_LRCKIOCntl_DS2                        2
    #define       bGbl_I2S3_LRCKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S3_LRCKIOCntl_IE                      0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_IE                      0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_IE                         3
    #define   LSb16Gbl_I2S3_LRCKIOCntl_IE                         3
    #define       bGbl_I2S3_LRCKIOCntl_IE                      1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S3_LRCKIOCntl_PD                      0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_PD                      0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_PD                         4
    #define   LSb16Gbl_I2S3_LRCKIOCntl_PD                         4
    #define       bGbl_I2S3_LRCKIOCntl_PD                      1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S3_LRCKIOCntl_PU                      0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_PU                      0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_PU                         5
    #define   LSb16Gbl_I2S3_LRCKIOCntl_PU                         5
    #define       bGbl_I2S3_LRCKIOCntl_PU                      1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S3_LRCKIOCntl_SL                      0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_SL                      0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_SL                         6
    #define   LSb16Gbl_I2S3_LRCKIOCntl_SL                         6
    #define       bGbl_I2S3_LRCKIOCntl_SL                      1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S3_LRCKIOCntl_ST                      0x8C4C
    #define     B16Gbl_I2S3_LRCKIOCntl_ST                      0x8C4C
    #define   LSb32Gbl_I2S3_LRCKIOCntl_ST                         7
    #define   LSb16Gbl_I2S3_LRCKIOCntl_ST                         7
    #define       bGbl_I2S3_LRCKIOCntl_ST                      1
    #define   MSK32Gbl_I2S3_LRCKIOCntl_ST                         0x00000080
    #define     RA_Gbl_I2S3_BCLKIOCntl                         0x8C50
    #define     BA_Gbl_I2S3_BCLKIOCntl_DS0                     0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_DS0                     0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_DS0                        0
    #define   LSb16Gbl_I2S3_BCLKIOCntl_DS0                        0
    #define       bGbl_I2S3_BCLKIOCntl_DS0                     1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_DS0                        0x00000001
    #define     BA_Gbl_I2S3_BCLKIOCntl_DS1                     0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_DS1                     0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_DS1                        1
    #define   LSb16Gbl_I2S3_BCLKIOCntl_DS1                        1
    #define       bGbl_I2S3_BCLKIOCntl_DS1                     1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_DS1                        0x00000002
    #define     BA_Gbl_I2S3_BCLKIOCntl_DS2                     0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_DS2                     0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_DS2                        2
    #define   LSb16Gbl_I2S3_BCLKIOCntl_DS2                        2
    #define       bGbl_I2S3_BCLKIOCntl_DS2                     1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_DS2                        0x00000004
    #define     BA_Gbl_I2S3_BCLKIOCntl_IE                      0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_IE                      0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_IE                         3
    #define   LSb16Gbl_I2S3_BCLKIOCntl_IE                         3
    #define       bGbl_I2S3_BCLKIOCntl_IE                      1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_IE                         0x00000008
    #define     BA_Gbl_I2S3_BCLKIOCntl_PD                      0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_PD                      0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_PD                         4
    #define   LSb16Gbl_I2S3_BCLKIOCntl_PD                         4
    #define       bGbl_I2S3_BCLKIOCntl_PD                      1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_PD                         0x00000010
    #define     BA_Gbl_I2S3_BCLKIOCntl_PU                      0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_PU                      0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_PU                         5
    #define   LSb16Gbl_I2S3_BCLKIOCntl_PU                         5
    #define       bGbl_I2S3_BCLKIOCntl_PU                      1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_PU                         0x00000020
    #define     BA_Gbl_I2S3_BCLKIOCntl_SL                      0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_SL                      0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_SL                         6
    #define   LSb16Gbl_I2S3_BCLKIOCntl_SL                         6
    #define       bGbl_I2S3_BCLKIOCntl_SL                      1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_SL                         0x00000040
    #define     BA_Gbl_I2S3_BCLKIOCntl_ST                      0x8C50
    #define     B16Gbl_I2S3_BCLKIOCntl_ST                      0x8C50
    #define   LSb32Gbl_I2S3_BCLKIOCntl_ST                         7
    #define   LSb16Gbl_I2S3_BCLKIOCntl_ST                         7
    #define       bGbl_I2S3_BCLKIOCntl_ST                      1
    #define   MSK32Gbl_I2S3_BCLKIOCntl_ST                         0x00000080
    #define     RA_Gbl_I2S3_DICntl                             0x8C54
    #define     BA_Gbl_I2S3_DICntl_DS0                         0x8C54
    #define     B16Gbl_I2S3_DICntl_DS0                         0x8C54
    #define   LSb32Gbl_I2S3_DICntl_DS0                            0
    #define   LSb16Gbl_I2S3_DICntl_DS0                            0
    #define       bGbl_I2S3_DICntl_DS0                         1
    #define   MSK32Gbl_I2S3_DICntl_DS0                            0x00000001
    #define     BA_Gbl_I2S3_DICntl_DS1                         0x8C54
    #define     B16Gbl_I2S3_DICntl_DS1                         0x8C54
    #define   LSb32Gbl_I2S3_DICntl_DS1                            1
    #define   LSb16Gbl_I2S3_DICntl_DS1                            1
    #define       bGbl_I2S3_DICntl_DS1                         1
    #define   MSK32Gbl_I2S3_DICntl_DS1                            0x00000002
    #define     BA_Gbl_I2S3_DICntl_DS2                         0x8C54
    #define     B16Gbl_I2S3_DICntl_DS2                         0x8C54
    #define   LSb32Gbl_I2S3_DICntl_DS2                            2
    #define   LSb16Gbl_I2S3_DICntl_DS2                            2
    #define       bGbl_I2S3_DICntl_DS2                         1
    #define   MSK32Gbl_I2S3_DICntl_DS2                            0x00000004
    #define     BA_Gbl_I2S3_DICntl_IE                          0x8C54
    #define     B16Gbl_I2S3_DICntl_IE                          0x8C54
    #define   LSb32Gbl_I2S3_DICntl_IE                             3
    #define   LSb16Gbl_I2S3_DICntl_IE                             3
    #define       bGbl_I2S3_DICntl_IE                          1
    #define   MSK32Gbl_I2S3_DICntl_IE                             0x00000008
    #define     BA_Gbl_I2S3_DICntl_PD                          0x8C54
    #define     B16Gbl_I2S3_DICntl_PD                          0x8C54
    #define   LSb32Gbl_I2S3_DICntl_PD                             4
    #define   LSb16Gbl_I2S3_DICntl_PD                             4
    #define       bGbl_I2S3_DICntl_PD                          1
    #define   MSK32Gbl_I2S3_DICntl_PD                             0x00000010
    #define     BA_Gbl_I2S3_DICntl_PU                          0x8C54
    #define     B16Gbl_I2S3_DICntl_PU                          0x8C54
    #define   LSb32Gbl_I2S3_DICntl_PU                             5
    #define   LSb16Gbl_I2S3_DICntl_PU                             5
    #define       bGbl_I2S3_DICntl_PU                          1
    #define   MSK32Gbl_I2S3_DICntl_PU                             0x00000020
    #define     BA_Gbl_I2S3_DICntl_SL                          0x8C54
    #define     B16Gbl_I2S3_DICntl_SL                          0x8C54
    #define   LSb32Gbl_I2S3_DICntl_SL                             6
    #define   LSb16Gbl_I2S3_DICntl_SL                             6
    #define       bGbl_I2S3_DICntl_SL                          1
    #define   MSK32Gbl_I2S3_DICntl_SL                             0x00000040
    #define     BA_Gbl_I2S3_DICntl_ST                          0x8C54
    #define     B16Gbl_I2S3_DICntl_ST                          0x8C54
    #define   LSb32Gbl_I2S3_DICntl_ST                             7
    #define   LSb16Gbl_I2S3_DICntl_ST                             7
    #define       bGbl_I2S3_DICntl_ST                          1
    #define   MSK32Gbl_I2S3_DICntl_ST                             0x00000080

#endif

