# 0 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-imx8-pcie.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mm-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 9 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8mm-power.h" 1
# 11 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mq-reset.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mm-pinfunc.h" 1
# 15 "arch/arm64/boot/dts/freescale/imx8mm.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &ecspi3;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   cpu_pd_wait: cpu-pd-wait {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
   };
  };

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 215>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   cpu-idle-states = <&cpu_pd_wait>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x80000>;
   cache-line-size = <64>;
   cache-sets = <512>;
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0xe>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1600000000 {
   opp-hz = /bits/ 64 <1600000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0xc>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x8>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext4";
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 usbphynop1: usbphynop1 {
  #phy-cells = <0>;
  compatible = "usb-nop-xceiv";
  clocks = <&clk 132>;
  assigned-clocks = <&clk 132>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
  power-domains = <&pgc_otg1>;
 };

 usbphynop2: usbphynop2 {
  #phy-cells = <0>;
  compatible = "usb-nop-xceiv";
  clocks = <&clk 132>;
  assigned-clocks = <&clk 132>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
  power-domains = <&pgc_otg2>;
 };

 soc: soc@0 {
  compatible = "fsl,imx8mm-soc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
  nvmem-cells = <&imx8mm_uid>;
  nvmem-cell-names = "soc_unique_id";

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30000000 0x30000000 0x400000>;

   spba2: spba-bus@30000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30000000 0x100000>;
    ranges;

    sai1: sai@30010000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30010000 0x10000>;
     interrupts = <0 95 4>;
     clocks = <&clk 177>,
       <&clk 176>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai2: sai@30020000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30020000 0x10000>;
     interrupts = <0 96 4>;
     clocks = <&clk 179>,
      <&clk 178>,
      <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai3: sai@30030000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30030000 0x10000>;
     interrupts = <0 50 4>;
     clocks = <&clk 181>,
       <&clk 180>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai5: sai@30050000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30050000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 185>,
       <&clk 184>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    sai6: sai@30060000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai";
     reg = <0x30060000 0x10000>;
     interrupts = <0 90 4>;
     clocks = <&clk 187>,
       <&clk 186>,
       <&clk 0>, <&clk 0>;
     clock-names = "bus", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    micfil: audio-controller@30080000 {
     compatible = "fsl,imx8mm-micfil";
     reg = <0x30080000 0x10000>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&clk 216>,
       <&clk 203>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     status = "disabled";
    };

    spdif1: spdif@30090000 {
     compatible = "fsl,imx35-spdif";
     reg = <0x30090000 0x10000>;
     interrupts = <0 6 4>;
     clocks = <&clk 94>,
       <&clk 2>,
       <&clk 114>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>,
       <&clk 94>,
       <&clk 0>,
       <&clk 0>,
       <&clk 0>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "spba";
     dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };
   };

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 223>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 10 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 224>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 40 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 225>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 61 26>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 226>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 87 32>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 227>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 119 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mm-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 209>;
    nvmem-cells = <&tmu_calib>;
    nvmem-cell-names = "calib";
    #thermal-sensor-cells = <0>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 196>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 197>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mm-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 198>;
    status = "disabled";
   };

   sdma2: dma-controller@302c0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x302c0000 0x10000>;
    interrupts = <0 103 4>;
    clocks = <&clk 212>,
      <&clk 212>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   sdma3: dma-controller@302b0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x302b0000 0x10000>;
    interrupts = <0 34 4>;
    clocks = <&clk 213>,
     <&clk 213>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mm-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: syscon@30340000 {
    compatible = "fsl,imx8mm-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: efuse@30350000 {
    compatible = "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 168>;

    #address-cells = <1>;
    #size-cells = <1>;
# 581 "arch/arm64/boot/dts/freescale/imx8mm.dtsi"
    imx8mm_uid: unique-id@4 {
     reg = <0x4 0x8>;
    };

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tmu_calib: calib@3c {
     reg = <0x3c 4>;
    };

    fec_mac_address: mac-address@90 {
     reg = <0x90 6>;
    };
   };

   anatop: clock-controller@30360000 {
    compatible = "fsl,imx8mm-anatop";
    reg = <0x30360000 0x10000>;
    #clock-cells = <1>;
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 228>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 228>;
     clock-names = "snvs-pwrkey";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx8mm-snvs-lpgpr",
           "fsl,imx7d-snvs-lpgpr";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mm-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 66>,
      <&clk 251>,
      <&clk 91>,
      <&clk 94>,
      <&clk 96>,
      <&clk 27>,
      <&clk 20>,
      <&clk 18>;
    assigned-clock-parents = <&clk 56>,
        <&clk 44>,
        <&clk 47>,
        <&clk 56>;
    assigned-clock-rates = <0>, <0>, <0>,
       <400000000>,
       <400000000>,
       <750000000>,
       <594000000>,
       <393216000>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mm-src", "fsl,imx8mq-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@303a0000 {
    compatible = "fsl,imx8mm-gpc";
    reg = <0x303a0000 0x10000>;
    interrupts = <0 87 4>;
    interrupt-parent = <&gic>;
    interrupt-controller;
    #interrupt-cells = <3>;

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     pgc_hsiomix: power-domain@0 {
      #power-domain-cells = <0>;
      reg = <0>;
      clocks = <&clk 88>;
      assigned-clocks = <&clk 88>;
      assigned-clock-parents = <&clk 64>;
     };

     pgc_pcie: power-domain@1 {
      #power-domain-cells = <0>;
      reg = <1>;
      power-domains = <&pgc_hsiomix>;
      clocks = <&clk 169>;
     };

     pgc_otg1: power-domain@2 {
      #power-domain-cells = <0>;
      reg = <2>;
     };

     pgc_otg2: power-domain@3 {
      #power-domain-cells = <0>;
      reg = <3>;
     };

     pgc_gpumix: power-domain@4 {
      #power-domain-cells = <0>;
      reg = <4>;
      clocks = <&clk 200>,
        <&clk 90>;
      assigned-clocks = <&clk 89>,
          <&clk 90>;
      assigned-clock-parents = <&clk 56>,
          <&clk 56>;
      assigned-clock-rates = <800000000>, <400000000>;
     };

     pgc_gpu: power-domain@5 {
      #power-domain-cells = <0>;
      reg = <5>;
      clocks = <&clk 90>,
        <&clk 200>,
        <&clk 217>,
        <&clk 193>;
      resets = <&src 32>;
      power-domains = <&pgc_gpumix>;
     };

     pgc_vpumix: power-domain@6 {
      #power-domain-cells = <0>;
      reg = <6>;
      clocks = <&clk 210>;
      assigned-clocks = <&clk 84>;
      assigned-clock-parents = <&clk 56>;
     };

     pgc_vpu_g1: power-domain@7 {
      #power-domain-cells = <0>;
      reg = <7>;
     };

     pgc_vpu_g2: power-domain@8 {
      #power-domain-cells = <0>;
      reg = <8>;
     };

     pgc_vpu_h1: power-domain@9 {
      #power-domain-cells = <0>;
      reg = <9>;
     };

     pgc_dispmix: power-domain@10 {
      #power-domain-cells = <0>;
      reg = <10>;
      clocks = <&clk 206>,
        <&clk 205>;
      assigned-clocks = <&clk 85>,
          <&clk 86>;
      assigned-clock-parents = <&clk 65>,
          <&clk 56>;
      assigned-clock-rates = <500000000>, <200000000>;
     };

     pgc_mipi: power-domain@11 {
      #power-domain-cells = <0>;
      reg = <11>;
     };
    };
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30400000 0x30400000 0x400000>;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 170>,
     <&clk 170>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 171>,
      <&clk 171>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 172>,
      <&clk 172>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 173>,
      <&clk 173>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x30800000 0x30800000 0x400000>,
     <0x8000000 0x8000000 0x10000000>;

   spba1: spba-bus@30800000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30800000 0x100000>;
    ranges;

    ecspi1: spi@30820000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30820000 0x10000>;
     interrupts = <0 31 4>;
     clocks = <&clk 159>,
       <&clk 159>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@30830000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30830000 0x10000>;
     interrupts = <0 32 4>;
     clocks = <&clk 160>,
       <&clk 160>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@30840000 {
     compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
     #address-cells = <1>;
     #size-cells = <0>;
     reg = <0x30840000 0x10000>;
     interrupts = <0 33 4>;
     clocks = <&clk 161>,
       <&clk 161>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@30860000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30860000 0x10000>;
     interrupts = <0 26 4>;
     clocks = <&clk 188>,
       <&clk 188>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart3: serial@30880000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30880000 0x10000>;
     interrupts = <0 28 4>;
     clocks = <&clk 190>,
       <&clk 190>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@30890000 {
     compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
     reg = <0x30890000 0x10000>;
     interrupts = <0 27 4>;
     clocks = <&clk 189>,
       <&clk 189>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 93>,
      <&clk 95>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
     status = "disabled";
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 164>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 165>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 166>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 167>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mm-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 191>,
      <&clk 191>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mailbox@30aa0000 {
    compatible = "fsl,imx8mm-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 218>;
    #mbox-cells = <2>;
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 194>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 195>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 95>,
      <&clk 83>,
      <&clk 208>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "nxp,imx8mm-fspi";
    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 174>,
      <&clk 174>;
    clock-names = "fspi_en", "fspi";
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 211>,
      <&clk 93>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec1: ethernet@30be0000 {
    compatible = "fsl,imx8mm-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    clocks = <&clk 162>,
      <&clk 162>,
      <&clk 117>,
      <&clk 116>,
      <&clk 118>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 82>,
        <&clk 117>,
        <&clk 116>,
        <&clk 118>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>,
        <&clk 57>;
    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&fec_mac_address>;
    nvmem-cell-names = "mac-address";
    fsl,stop-mode = <&gpr 0x10 3>;
    status = "disabled";
   };

  };

  aips4: bus@32c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x32c00000 0x32c00000 0x400000>;

   lcdif: lcdif@32e00000 {
    compatible = "fsl,imx8mm-lcdif", "fsl,imx6sx-lcdif";
    reg = <0x32e00000 0x10000>;
    clocks = <&clk 107>,
      <&clk 206>,
      <&clk 205>;
    clock-names = "pix", "axi", "disp_axi";
    assigned-clocks = <&clk 107>,
        <&clk 85>,
        <&clk 86>;
    assigned-clock-parents = <&clk 40>,
        <&clk 65>,
        <&clk 56>;
    assigned-clock-rates = <594000000>, <500000000>, <200000000>;
    interrupts = <0 5 4>;
    power-domains = <&disp_blk_ctrl 1>;
    status = "disabled";

    port {
     lcdif_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif>;
     };
    };
   };

   mipi_dsi: dsi@32e10000 {
    compatible = "fsl,imx8mm-mipi-dsim";
    reg = <0x32e10000 0x400>;
    clocks = <&clk 142>,
      <&clk 143>;
    clock-names = "bus_clk", "sclk_mipi";
    assigned-clocks = <&clk 142>,
        <&clk 143>;
    assigned-clock-parents = <&clk 54>,
        <&clk 2>;
    assigned-clock-rates = <266000000>, <24000000>;
    samsung,pll-clock-frequency = <24000000>;
    interrupts = <0 18 4>;
    power-domains = <&disp_blk_ctrl 2>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dsim_from_lcdif: endpoint {
       remote-endpoint = <&lcdif_to_dsim>;
      };
     };
    };
   };

   csi: csi@32e20000 {
    compatible = "fsl,imx8mm-csi", "fsl,imx7-csi";
    reg = <0x32e20000 0x1000>;
    interrupts = <0 16 4>;
    clocks = <&clk 219>;
    clock-names = "mclk";
    power-domains = <&disp_blk_ctrl 0>;
    status = "disabled";

    port {
     csi_in: endpoint {
      remote-endpoint = <&imx8mm_mipi_csi_out>;
     };
    };
   };

   disp_blk_ctrl: blk-ctrl@32e28000 {
    compatible = "fsl,imx8mm-disp-blk-ctrl", "syscon";
    reg = <0x32e28000 0x100>;
    power-domains = <&pgc_dispmix>, <&pgc_dispmix>,
      <&pgc_dispmix>, <&pgc_mipi>,
      <&pgc_mipi>;
    power-domain-names = "bus", "csi-bridge",
           "lcdif", "mipi-dsi",
           "mipi-csi";
    clocks = <&clk 205>,
      <&clk 206>,
      <&clk 219>,
      <&clk 205>,
      <&clk 206>,
      <&clk 204>,
      <&clk 142>,
      <&clk 143>,
      <&clk 146>,
      <&clk 147>;
    clock-names = "csi-bridge-axi","csi-bridge-apb",
           "csi-bridge-core", "lcdif-axi",
           "lcdif-apb", "lcdif-pix",
           "dsi-pclk", "dsi-ref",
           "csi-aclk", "csi-pclk";
    #power-domain-cells = <1>;
   };

   mipi_csi: mipi-csi@32e30000 {
    compatible = "fsl,imx8mm-mipi-csi2";
    reg = <0x32e30000 0x1000>;
    interrupts = <0 17 4>;
    assigned-clocks = <&clk 146>,
        <&clk 147>;
    assigned-clock-parents = <&clk 65>,
         <&clk 65>;
    clock-frequency = <333000000>;
    clocks = <&clk 206>,
      <&clk 219>,
      <&clk 147>,
      <&clk 205>;
    clock-names = "pclk", "wrap", "phy", "axi";
    power-domains = <&disp_blk_ctrl 3>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
     };

     port@1 {
      reg = <1>;

      imx8mm_mipi_csi_out: endpoint {
       remote-endpoint = <&csi_in>;
      };
     };
    };
   };

   usbotg1: usb@32e40000 {
    compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
    reg = <0x32e40000 0x200>;
    interrupts = <0 40 4>;
    clocks = <&clk 192>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 88>;
    assigned-clock-parents = <&clk 64>;
    phys = <&usbphynop1>;
    fsl,usbmisc = <&usbmisc1 0>;
    power-domains = <&pgc_hsiomix>;
    status = "disabled";
   };

   usbmisc1: usbmisc@32e40200 {
    compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc",
          "fsl,imx6q-usbmisc";
    #index-cells = <1>;
    reg = <0x32e40200 0x200>;
   };

   usbotg2: usb@32e50000 {
    compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
    reg = <0x32e50000 0x200>;
    interrupts = <0 41 4>;
    clocks = <&clk 192>;
    clock-names = "usb1_ctrl_root_clk";
    assigned-clocks = <&clk 88>;
    assigned-clock-parents = <&clk 64>;
    phys = <&usbphynop2>;
    fsl,usbmisc = <&usbmisc2 0>;
    power-domains = <&pgc_hsiomix>;
    status = "disabled";
   };

   usbmisc2: usbmisc@32e50200 {
    compatible = "fsl,imx8mm-usbmisc", "fsl,imx7d-usbmisc",
          "fsl,imx6q-usbmisc";
    #index-cells = <1>;
    reg = <0x32e50200 0x200>;
   };

   pcie_phy: pcie-phy@32f00000 {
    compatible = "fsl,imx8mm-pcie-phy";
    reg = <0x32f00000 0x10000>;
    clocks = <&clk 104>;
    clock-names = "ref";
    assigned-clocks = <&clk 104>;
    assigned-clock-rates = <100000000>;
    assigned-clock-parents = <&clk 58>;
    resets = <&src 26>;
    reset-names = "pciephy";
    #phy-cells = <0>;
    status = "disabled";
   };
  };

  dma_apbh: dma-controller@33000000 {
   compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
   reg = <0x33000000 0x2000>;
   interrupts = <0 12 4>,
         <0 12 4>,
         <0 12 4>,
         <0 12 4>;
   #dma-cells = <1>;
   dma-channels = <4>;
   clocks = <&clk 222>;
  };

  gpmi: nand-controller@33002000 {
   compatible = "fsl,imx8mm-gpmi-nand", "fsl,imx7d-gpmi-nand";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x33002000 0x2000>, <0x33004000 0x4000>;
   reg-names = "gpmi-nand", "bch";
   interrupts = <0 14 4>;
   interrupt-names = "bch";
   clocks = <&clk 175>,
     <&clk 222>;
   clock-names = "gpmi_io", "gpmi_bch_apb";
   dmas = <&dma_apbh 0>;
   dma-names = "rx-tx";
   status = "disabled";
  };

  pcie0: pcie@33800000 {
   compatible = "fsl,imx8mm-pcie";
   reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
   reg-names = "dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000
       0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 122 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gic 0 125 4>,
     <0 0 0 2 &gic 0 124 4>,
     <0 0 0 3 &gic 0 123 4>,
     <0 0 0 4 &gic 0 122 4>;
   fsl,max-link-speed = <2>;
   linux,pci-domain = <0>;
   clocks = <&clk 169>,
     <&clk 104>,
     <&clk 105>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   power-domains = <&pgc_pcie>;
   resets = <&src 28>,
     <&src 29>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   status = "disabled";
  };

  pcie0_ep: pcie-ep@33800000 {
   compatible = "fsl,imx8mm-pcie-ep";
   reg = <0x33800000 0x400000>,
         <0x18000000 0x8000000>;
   reg-names = "dbi", "addr_space";
   num-lanes = <1>;
   interrupts = <0 127 4>;
   interrupt-names = "dma";
   fsl,max-link-speed = <2>;
   clocks = <&clk 169>,
     <&clk 104>,
     <&clk 105>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   power-domains = <&pgc_pcie>;
   resets = <&src 28>,
     <&src 29>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   num-ib-windows = <4>;
   num-ob-windows = <4>;
   status = "disabled";
  };

  gpu_3d: gpu@38000000 {
   compatible = "vivante,gc";
   reg = <0x38000000 0x8000>;
   interrupts = <0 3 4>;
   clocks = <&clk 90>,
     <&clk 200>,
     <&clk 193>,
     <&clk 193>;
   clock-names = "reg", "bus", "core", "shader";
   assigned-clocks = <&clk 248>,
       <&clk 42>;
   assigned-clock-parents = <&clk 42>;
   assigned-clock-rates = <0>, <1000000000>;
   power-domains = <&pgc_gpu>;
  };

  gpu_2d: gpu@38008000 {
   compatible = "vivante,gc";
   reg = <0x38008000 0x8000>;
   interrupts = <0 25 4>;
   clocks = <&clk 90>,
     <&clk 200>,
     <&clk 217>;
   clock-names = "reg", "bus", "core";
   assigned-clocks = <&clk 249>,
       <&clk 42>;
   assigned-clock-parents = <&clk 42>;
   assigned-clock-rates = <0>, <1000000000>;
   power-domains = <&pgc_gpu>;
  };

  vpu_g1: video-codec@38300000 {
   compatible = "nxp,imx8mm-vpu-g1";
   reg = <0x38300000 0x10000>;
   interrupts = <0 7 4>;
   clocks = <&clk 199>;
   power-domains = <&vpu_blk_ctrl 0>;
  };

  vpu_g2: video-codec@38310000 {
   compatible = "nxp,imx8mq-vpu-g2";
   reg = <0x38310000 0x10000>;
   interrupts = <0 8 4>;
   clocks = <&clk 202>;
   power-domains = <&vpu_blk_ctrl 1>;
  };

  vpu_blk_ctrl: blk-ctrl@38330000 {
   compatible = "fsl,imx8mm-vpu-blk-ctrl", "syscon";
   reg = <0x38330000 0x100>;
   power-domains = <&pgc_vpumix>, <&pgc_vpu_g1>,
     <&pgc_vpu_g2>, <&pgc_vpu_h1>;
   power-domain-names = "bus", "g1", "g2", "h1";
   clocks = <&clk 199>,
     <&clk 202>,
     <&clk 201>;
   clock-names = "g1", "g2", "h1";
   assigned-clocks = <&clk 99>,
       <&clk 100>;
   assigned-clock-parents = <&clk 43>,
       <&clk 43>;
   assigned-clock-rates = <600000000>,
            <600000000>;
   #power-domain-cells = <1>;
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
  };

  ddrc: memory-controller@3d400000 {
   compatible = "fsl,imx8mm-ddrc", "fsl,imx8m-ddrc";
   reg = <0x3d400000 0x400000>;
   clock-names = "core", "pll", "alt", "apb";
   clocks = <&clk 220>,
     <&clk 21>,
     <&clk 97>,
     <&clk 98>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mm-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };
 };
};
# 14 "arch/arm64/boot/dts/freescale/imx8mm-venice-gw7901.dts" 2

/ {
 model = "Gateworks Venice GW7901 i.MX8MM board";
 compatible = "gw,imx8mm-gw7901", "fsl,imx8mm";

 aliases {
  ethernet0 = &fec1;
  ethernet1 = &lan1;
  ethernet2 = &lan2;
  ethernet3 = &lan3;
  ethernet4 = &lan4;
  usb0 = &usbotg1;
  usb1 = &usbotg2;
 };

 chosen {
  stdout-path = &uart2;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-user-pb {
   label = "user_pb";
   gpios = <&gpio 2 1>;
   linux,code = <0x100>;
  };

  key-user-pb1x {
   label = "user_pb1x";
   linux,code = <0x101>;
   interrupt-parent = <&gsc>;
   interrupts = <0>;
  };

  key-erased {
   label = "key_erased";
   linux,code = <0x102>;
   interrupt-parent = <&gsc>;
   interrupts = <1>;
  };

  key-eeprom-wp {
   label = "eeprom_wp";
   linux,code = <0x103>;
   interrupt-parent = <&gsc>;
   interrupts = <2>;
  };

  key-tamper {
   label = "tamper";
   linux,code = <0x104>;
   interrupt-parent = <&gsc>;
   interrupts = <5>;
  };

  switch-hold {
   label = "switch_hold";
   linux,code = <0x105>;
   interrupt-parent = <&gsc>;
   interrupts = <7>;
  };
 };

 led-controller {
  compatible = "gpio-leds";

  led-0 {
   function = "status";
   color = <1>;
   label = "led01_red";
   gpios = <&leds_gpio 0 0>;
   default-state = "off";
  };

  led-1 {
   function = "status";
   color = <2>;
   label = "led01_grn";
   gpios = <&leds_gpio 1 0>;
   default-state = "off";
  };

  led-2 {
   function = "status";
   color = <1>;
   label = "led02_red";
   gpios = <&leds_gpio 2 0>;
   default-state = "off";
  };

  led-3 {
   function = "status";
   color = <2>;
   label = "led02_grn";
   gpios = <&leds_gpio 3 0>;
   default-state = "off";
  };

  led-4 {
   function = "status";
   color = <1>;
   label = "led03_red";
   gpios = <&leds_gpio 4 0>;
   default-state = "off";
  };

  led-5 {
   function = "status";
   color = <2>;
   label = "led03_grn";
   gpios = <&leds_gpio 5 0>;
   default-state = "off";
  };

  led-6 {
   function = "status";
   color = <1>;
   label = "led04_red";
   gpios = <&leds_gpio 8 0>;
   default-state = "off";
  };

  led-7 {
   function = "status";
   color = <2>;
   label = "led04_grn";
   gpios = <&leds_gpio 9 0>;
   default-state = "off";
  };

  led-8 {
   function = "status";
   color = <1>;
   label = "led05_red";
   gpios = <&leds_gpio 10 0>;
   default-state = "off";
  };

  led-9 {
   function = "status";
   color = <2>;
   label = "led05_grn";
   gpios = <&leds_gpio 11 0>;
   default-state = "off";
  };

  led-a {
   function = "status";
   color = <1>;
   label = "led06_red";
   gpios = <&leds_gpio 12 0>;
   default-state = "off";
  };

  led-b {
   function = "status";
   color = <2>;
   label = "led06_grn";
   gpios = <&leds_gpio 13 0>;
   default-state = "off";
  };
 };

 pcie0_refclk: pcie0-refclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "3P3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 regulator-ioexp {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_ioexp>;
  compatible = "regulator-fixed";
  regulator-name = "ioexp";
  gpio = <&gpio4 21 0>;
  enable-active-high;
  startup-delay-us = <100>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 regulator-isouart {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_isouart>;
  compatible = "regulator-fixed";
  regulator-name = "iso_uart";
  gpio = <&gpio1 13 1>;
  startup-delay-us = <100>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 reg_usb2_vbus: regulator-usb2 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_usb2>;
  compatible = "regulator-fixed";
  regulator-name = "usb_usb2_vbus";
  gpio = <&gpio4 2 0>;
  enable-active-high;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 reg_wifi: regulator-wifi {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_reg_wl>;
  compatible = "regulator-fixed";
  regulator-name = "wifi";
  gpio = <&gpio3 25 0>;
  enable-active-high;
  startup-delay-us = <100>;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&ddrc {
 operating-points-v2 = <&ddrc_opp_table>;

 ddrc_opp_table: opp-table {
  compatible = "operating-points-v2";

  opp-25000000 {
   opp-hz = /bits/ 64 <25000000>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
  };

  opp-750000000 {
   opp-hz = /bits/ 64 <750000000>;
  };
 };
};

&disp_blk_ctrl {
 status = "disabled";
};

&ecspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_spi1>;
 cs-gpios = <&gpio5 9 1>;
 status = "okay";

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <40000000>;
  status = "okay";
 };
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 local-mac-address = [00 00 00 00 00 00];
 status = "okay";

 fixed-link {
  speed = <1000>;
  full-duplex;
 };
};

&gpio1 {
 gpio-line-names = "uart1_rs422#", "", "", "uart1_rs485#",
  "", "uart1_rs232#", "dig1_in", "dig1_out",
  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "";
};

&gpio4 {
 gpio-line-names = "", "", "", "",
  "", "", "uart3_rs232#", "uart3_rs422#",
  "uart3_rs485#", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "",
  "", "", "", "uart4_rs485#", "", "sim1det#", "sim2det#", "";
};

&gpio5 {
 gpio-line-names = "", "", "", "dig2_out", "dig2_in", "sim2sel", "", "",
  "", "", "uart4_rs232#", "", "", "uart4_rs422#", "", "",
  "", "", "", "", "", "", "", "",
  "", "", "", "", "", "", "", "";
};

&gpu_2d {
 status = "disabled";
};

&gpu_3d {
 status = "disabled";
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 15 (0 | (2 | 4))>;
 status = "okay";

 gsc: gsc@20 {
  compatible = "gw,gsc";
  reg = <0x20>;
  pinctrl-0 = <&pinctrl_gsc>;
  interrupt-parent = <&gpio4>;
  interrupts = <16 2>;
  interrupt-controller;
  #interrupt-cells = <1>;

  adc {
   compatible = "gw,gsc-adc";
   #address-cells = <1>;
   #size-cells = <0>;

   channel@6 {
    gw,mode = <0>;
    reg = <0x06>;
    label = "temp";
   };

   channel@8 {
    gw,mode = <1>;
    reg = <0x08>;
    label = "vdd_bat";
   };

   channel@82 {
    gw,mode = <2>;
    reg = <0x82>;
    label = "vin_aux1";
    gw,voltage-divider-ohms = <22100 1000>;
   };

   channel@84 {
    gw,mode = <2>;
    reg = <0x84>;
    label = "vin_aux2";
    gw,voltage-divider-ohms = <22100 1000>;
   };

   channel@86 {
    gw,mode = <2>;
    reg = <0x86>;
    label = "vdd_vin";
    gw,voltage-divider-ohms = <22100 1000>;
   };

   channel@88 {
    gw,mode = <2>;
    reg = <0x88>;
    label = "vdd_3p3";
    gw,voltage-divider-ohms = <10000 10000>;
   };

   channel@8c {
    gw,mode = <2>;
    reg = <0x8c>;
    label = "vdd_2p5";
    gw,voltage-divider-ohms = <10000 10000>;
   };

   channel@8e {
    gw,mode = <2>;
    reg = <0x8e>;
    label = "vdd_0p95";
   };

   channel@90 {
    gw,mode = <2>;
    reg = <0x90>;
    label = "vdd_soc";
   };

   channel@92 {
    gw,mode = <2>;
    reg = <0x92>;
    label = "vdd_arm";
   };

   channel@98 {
    gw,mode = <2>;
    reg = <0x98>;
    label = "vdd_1p8";
   };

   channel@9a {
    gw,mode = <2>;
    reg = <0x9a>;
    label = "vdd_1p2";
   };

   channel@9c {
    gw,mode = <2>;
    reg = <0x9c>;
    label = "vdd_dram";
   };

   channel@a2 {
    gw,mode = <2>;
    reg = <0xa2>;
    label = "vdd_gsc";
    gw,voltage-divider-ohms = <10000 10000>;
   };
  };
 };

 gpio: gpio@23 {
  compatible = "nxp,pca9555";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gsc>;
  interrupts = <4>;
 };

 eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
 };

 eeprom@51 {
  compatible = "atmel,24c02";
  reg = <0x51>;
  pagesize = <16>;
 };

 eeprom@52 {
  compatible = "atmel,24c02";
  reg = <0x52>;
  pagesize = <16>;
 };

 eeprom@53 {
  compatible = "atmel,24c02";
  reg = <0x53>;
  pagesize = <16>;
 };

 rtc@68 {
  compatible = "dallas,ds1672";
  reg = <0x68>;
 };
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 17 (0 | (2 | 4))>;
 status = "okay";

 pmic@4b {
  compatible = "rohm,bd71847";
  reg = <0x4b>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pmic>;
  interrupt-parent = <&gpio3>;
  interrupts = <20 8>;
  rohm,reset-snvs-powered;
  #clock-cells = <0>;
  clocks = <&osc_32k 0>;
  clock-output-names = "clk-32k-out";

  regulators {

   BUCK1 {
    regulator-name = "buck1";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <1250>;
   };


   BUCK2 {
    regulator-name = "buck2";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <1250>;
    rohm,dvs-run-voltage = <1000000>;
    rohm,dvs-idle-voltage = <900000>;
   };


   BUCK3 {
    regulator-name = "buck3";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1350000>;
    regulator-boot-on;
    regulator-always-on;
   };


   BUCK4 {
    regulator-name = "buck4";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };


   BUCK5 {
    regulator-name = "buck5";
    regulator-min-microvolt = <1605000>;
    regulator-max-microvolt = <1995000>;
    regulator-boot-on;
    regulator-always-on;
   };


   BUCK6 {
    regulator-name = "buck6";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1400000>;
    regulator-boot-on;
    regulator-always-on;
   };


   LDO1 {
    regulator-name = "ldo1";
    regulator-min-microvolt = <1600000>;
    regulator-max-microvolt = <1900000>;
    regulator-boot-on;
    regulator-always-on;
   };


   LDO2 {
    regulator-name = "ldo2";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <900000>;
    regulator-boot-on;
    regulator-always-on;
   };


   LDO3 {
    regulator-name = "ldo3";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   LDO4 {
    regulator-name = "ldo4";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };

   LDO6 {
    regulator-name = "ldo6";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };
  };
 };
};

&i2c3 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 19 (0 | (2 | 4))>;
 status = "okay";

 leds_gpio: gpio@20 {
  compatible = "nxp,pca9555";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 switch: switch@5f {
  compatible = "microchip,ksz9897";
  reg = <0x5f>;
  pinctrl-0 = <&pinctrl_ksz>;
  interrupt-parent = <&gpio4>;
  interrupts = <18 2>;
  phy-mode = "rgmii-id";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   lan1: port@0 {
    reg = <0>;
    label = "lan1";
    phy-mode = "internal";
    local-mac-address = [00 00 00 00 00 00];
   };

   lan2: port@1 {
    reg = <1>;
    label = "lan2";
    phy-mode = "internal";
    local-mac-address = [00 00 00 00 00 00];
   };

   lan3: port@2 {
    reg = <2>;
    label = "lan3";
    phy-mode = "internal";
    local-mac-address = [00 00 00 00 00 00];
   };

   lan4: port@3 {
    reg = <3>;
    label = "lan4";
    phy-mode = "internal";
    local-mac-address = [00 00 00 00 00 00];
   };

   port@5 {
    reg = <5>;
    label = "cpu";
    ethernet = <&fec1>;
    phy-mode = "rgmii-id";

    fixed-link {
     speed = <1000>;
     full-duplex;
    };
   };
  };
 };

 crypto@60 {
  compatible = "atmel,atecc508a";
  reg = <0x60>;
 };
};

&i2c4 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c4>;
 pinctrl-1 = <&pinctrl_i2c4_gpio>;
 scl-gpios = <&gpio5 20 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 21 (0 | (2 | 4))>;
 status = "okay";
};

&pcie_phy {
 fsl,refclk-pad-mode = <1>;
 fsl,clkreq-unsupported;
 clocks = <&pcie0_refclk>;
 clock-names = "ref";
 status = "okay";
};

&pcie0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie0>;
 reset-gpio = <&gpio5 2 1>;
 clocks = <&clk 169>, <&pcie0_refclk>,
   <&clk 105>;
 assigned-clocks = <&clk 105>,
     <&clk 103>;
 assigned-clock-rates = <10000000>, <250000000>;
 assigned-clock-parents = <&clk 57>,
     <&clk 62>;
 status = "okay";
};

&pgc_gpu {
 status = "disabled";
};

&pgc_gpumix {
 status = "disabled";
};

&pgc_mipi {
 status = "disabled";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>, <&pinctrl_uart1_gpio>;
 rts-gpios = <&gpio1 10 1>;
 cts-gpios = <&gpio1 12 1>;
 dtr-gpios = <&gpio1 14 1>;
 dsr-gpios = <&gpio1 1 1>;
 dcd-gpios = <&gpio1 11 1>;
 status = "okay";
};


&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>, <&pinctrl_uart3_gpio>;
 cts-gpios = <&gpio4 10 1>;
 rts-gpios = <&gpio4 9 1>;
 status = "okay";
};

&uart4 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart4>, <&pinctrl_uart4_gpio>;
 cts-gpios = <&gpio5 11 1>;
 rts-gpios = <&gpio5 12 1>;
 status = "okay";
};

&usbotg1 {
 dr_mode = "host";
 disable-over-current;
 status = "okay";
};

&usbotg2 {
 dr_mode = "host";
 vbus-supply = <&reg_usb2_vbus>;
 over-current-active-low;
 status = "okay";
};


&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <4>;
 non-removable;
 vmmc-supply = <&reg_wifi>;
 status = "okay";
};


&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 cd-gpios = <&gpio2 12 1>;
 bus-width = <4>;
 vmmc-supply = <&reg_3p3v>;
 status = "okay";
};


&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x1E8 0x450 0x000 0x5 0x0 0x40000041
   0x1EC 0x454 0x000 0x5 0x0 0x40000041
   0x040 0x2A8 0x000 0x0 0x0 0x40000041
   0x044 0x2AC 0x000 0x0 0x0 0x40000041
   0x1D4 0x43C 0x000 0x5 0x0 0x40000041
   0x1D0 0x438 0x000 0x5 0x0 0x40000041
   0x1F0 0x458 0x000 0x5 0x0 0x40000041
  >;
 };

 pinctrl_fec1: fec1grp {
  fsl,pins = <
   0x068 0x2D0 0x000 0x0 0x0 0x3
   0x06C 0x2D4 0x4C0 0x0 0x1 0x3
   0x070 0x2D8 0x000 0x0 0x0 0x1f
   0x074 0x2DC 0x000 0x0 0x0 0x1f
   0x078 0x2E0 0x000 0x0 0x0 0x1f
   0x07C 0x2E4 0x000 0x0 0x0 0x1f
   0x09C 0x304 0x000 0x0 0x0 0x91
   0x098 0x300 0x000 0x0 0x0 0x91
   0x094 0x2FC 0x000 0x0 0x0 0x91
   0x090 0x2F8 0x000 0x0 0x0 0x91
   0x084 0x2EC 0x000 0x0 0x0 0x1f
   0x08C 0x2F4 0x000 0x0 0x0 0x91
   0x088 0x2F0 0x000 0x0 0x0 0x91
   0x080 0x2E8 0x000 0x0 0x0 0x1f
   0x1A4 0x40C 0x000 0x5 0x0 0x19
   0x1A8 0x410 0x000 0x5 0x0 0x19
  >;
 };

 pinctrl_gsc: gscgrp {
  fsl,pins = <
   0x19C 0x404 0x000 0x5 0x0 0x159
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x214 0x47C 0x000 0x0 0x0 0x400001c3
   0x218 0x480 0x000 0x0 0x0 0x400001c3
  >;
 };

 pinctrl_i2c1_gpio: i2c1gpiogrp {
  fsl,pins = <
   0x214 0x47C 0x000 0x5 0x0 0x400001c3
   0x218 0x480 0x000 0x5 0x0 0x400001c3
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x21C 0x484 0x000 0x0 0x0 0x400001c3
   0x220 0x488 0x000 0x0 0x0 0x400001c3
  >;
 };

 pinctrl_i2c2_gpio: i2c2gpiogrp {
  fsl,pins = <
   0x21C 0x484 0x000 0x5 0x0 0x400001c3
   0x220 0x488 0x000 0x5 0x0 0x400001c3
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x224 0x48C 0x000 0x0 0x0 0x400001c3
   0x228 0x490 0x000 0x0 0x0 0x400001c3
  >;
 };

 pinctrl_i2c3_gpio: i2c3gpiogrp {
  fsl,pins = <
   0x224 0x48C 0x000 0x5 0x0 0x400001c3
   0x228 0x490 0x000 0x5 0x0 0x400001c3
  >;
 };

 pinctrl_i2c4: i2c4grp {
  fsl,pins = <
   0x22C 0x494 0x000 0x0 0x0 0x400001c3
   0x230 0x498 0x000 0x0 0x0 0x400001c3
  >;
 };

 pinctrl_i2c4_gpio: i2c4gpiogrp {
  fsl,pins = <
   0x22C 0x494 0x000 0x5 0x0 0x400001c3
   0x230 0x498 0x000 0x5 0x0 0x400001c3
  >;
 };

 pinctrl_ksz: kszgrp {
  fsl,pins = <
   0x1A4 0x40C 0x000 0x5 0x0 0x41
   0x1A8 0x410 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_pcie0: pciegrp {
  fsl,pins = <
   0x1D8 0x440 0x000 0x5 0x0 0x40000041
   0x1E4 0x44C 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_pmic: pmicgrp {
  fsl,pins = <
   0x144 0x3AC 0x000 0x5 0x0 0x41
  >;
 };

 pinctrl_reg_isouart: regisouartgrp {
  fsl,pins = <
   0x05C 0x2C4 0x000 0x0 0x0 0x40000041
  >;
 };

 pinctrl_reg_ioexp: regioexpgrp {
  fsl,pins = <
   0x1B0 0x418 0x000 0x5 0x0 0x40000041
  >;
 };

 pinctrl_reg_wl: regwlgrp {
  fsl,pins = <
   0x158 0x3C0 0x000 0x5 0x0 0x40000041
  >;
 };

 pinctrl_reg_usb2: regusb1grp {
  fsl,pins = <
   0x164 0x3CC 0x000 0x5 0x0 0x41
   0x1A0 0x408 0x000 0x5 0x0 0x140
   0x064 0x2CC 0x000 0x1 0x0 0x140
  >;
 };

 pinctrl_spi1: spi1grp {
  fsl,pins = <
   0x1F4 0x45C 0x000 0x0 0x0 0x82
   0x1F8 0x460 0x000 0x0 0x0 0x82
   0x1FC 0x464 0x000 0x0 0x0 0x82
   0x200 0x468 0x000 0x5 0x0 0x140
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x234 0x49C 0x4F4 0x0 0x0 0x140
   0x238 0x4A0 0x000 0x0 0x0 0x140
   0x02C 0x294 0x000 0x0 0x0 0x140
   0x050 0x2B8 0x000 0x0 0x0 0x140
   0x054 0x2BC 0x000 0x0 0x0 0x140
   0x058 0x2C0 0x000 0x0 0x0 0x140
   0x060 0x2C8 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_uart1_gpio: uart1gpiogrp {
  fsl,pins = <
   0x028 0x290 0x000 0x0 0x0 0x40000041
   0x034 0x29C 0x000 0x0 0x0 0x40000041
   0x03C 0x2A4 0x000 0x0 0x0 0x40000041
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x23C 0x4A4 0x4FC 0x0 0x0 0x140
   0x240 0x4A8 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x244 0x4AC 0x504 0x0 0x2 0x140
   0x248 0x4B0 0x000 0x0 0x0 0x140
   0x180 0x3E8 0x000 0x5 0x0 0x140
   0x184 0x3EC 0x000 0x5 0x0 0x140
  >;
 };

 pinctrl_uart3_gpio: uart3gpiogrp {
  fsl,pins = <
   0x174 0x3DC 0x000 0x5 0x0 0x40000110
   0x178 0x3E0 0x000 0x5 0x0 0x40000110
   0x17C 0x3E4 0x000 0x5 0x0 0x40000110
  >;
 };

 pinctrl_uart4: uart4grp {
  fsl,pins = <
   0x24C 0x4B4 0x50C 0x0 0x2 0x140
   0x250 0x4B8 0x000 0x0 0x0 0x140
   0x208 0x470 0x000 0x5 0x0 0x140
   0x20C 0x474 0x000 0x5 0x0 0x140
  >;
 };

 pinctrl_uart4_gpio: uart4gpiogrp {
  fsl,pins = <

   0x204 0x46C 0x000 0x5 0x0 0x40000041
   0x210 0x478 0x000 0x5 0x0 0x40000041
   0x1C8 0x430 0x000 0x5 0x0 0x40000041
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   0x0A0 0x308 0x000 0x0 0x0 0x190
   0x0A4 0x30C 0x000 0x0 0x0 0x1d0
   0x0A8 0x310 0x000 0x0 0x0 0x1d0
   0x0AC 0x314 0x000 0x0 0x0 0x1d0
   0x0B0 0x318 0x000 0x0 0x0 0x1d0
   0x0B4 0x31C 0x000 0x0 0x0 0x1d0
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x190
   0x0D8 0x340 0x000 0x0 0x0 0x1d0
   0x0DC 0x344 0x000 0x0 0x0 0x1d0
   0x0E0 0x348 0x000 0x0 0x0 0x1d0
   0x0E4 0x34C 0x000 0x0 0x0 0x1d0
   0x0E8 0x350 0x000 0x0 0x0 0x1d0
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x194
   0x0D8 0x340 0x000 0x0 0x0 0x1d4
   0x0DC 0x344 0x000 0x0 0x0 0x1d4
   0x0E0 0x348 0x000 0x0 0x0 0x1d4
   0x0E4 0x34C 0x000 0x0 0x0 0x1d4
   0x0E8 0x350 0x000 0x0 0x0 0x1d4
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
  fsl,pins = <
   0x0D4 0x33C 0x000 0x0 0x0 0x196
   0x0D8 0x340 0x000 0x0 0x0 0x1d6
   0x0DC 0x344 0x000 0x0 0x0 0x1d6
   0x0E0 0x348 0x000 0x0 0x0 0x1d6
   0x0E4 0x34C 0x000 0x0 0x0 0x1d6
   0x0E8 0x350 0x000 0x0 0x0 0x1d6
  >;
 };

 pinctrl_usdhc2_gpio: usdhc2-gpiogrp {
  fsl,pins = <
   0x0D0 0x338 0x000 0x5 0x0 0x1c4
   0x038 0x2A0 0x000 0x1 0x0 0x1d0
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x138 0x3A0 0x000 0x12 0x0 0x190
   0x13C 0x3A4 0x000 0x2 0x0 0x1d0
   0x11C 0x384 0x000 0x2 0x0 0x1d0
   0x120 0x388 0x000 0x2 0x0 0x1d0
   0x124 0x38C 0x000 0x2 0x0 0x1d0
   0x128 0x390 0x000 0x2 0x0 0x1d0
   0x130 0x398 0x000 0x2 0x0 0x1d0
   0x100 0x368 0x000 0x2 0x0 0x1d0
   0x104 0x36C 0x000 0x2 0x0 0x1d0
   0x108 0x370 0x000 0x2 0x0 0x1d0
   0x0FC 0x364 0x000 0x2 0x0 0x190
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins = <
   0x138 0x3A0 0x000 0x12 0x0 0x194
   0x13C 0x3A4 0x000 0x2 0x0 0x1d4
   0x11C 0x384 0x000 0x2 0x0 0x1d4
   0x120 0x388 0x000 0x2 0x0 0x1d4
   0x124 0x38C 0x000 0x2 0x0 0x1d4
   0x128 0x390 0x000 0x2 0x0 0x1d4
   0x130 0x398 0x000 0x2 0x0 0x1d4
   0x100 0x368 0x000 0x2 0x0 0x1d4
   0x104 0x36C 0x000 0x2 0x0 0x1d4
   0x108 0x370 0x000 0x2 0x0 0x1d4
   0x0FC 0x364 0x000 0x2 0x0 0x194
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins = <
   0x138 0x3A0 0x000 0x12 0x0 0x196
   0x13C 0x3A4 0x000 0x2 0x0 0x1d6
   0x11C 0x384 0x000 0x2 0x0 0x1d6
   0x120 0x388 0x000 0x2 0x0 0x1d6
   0x124 0x38C 0x000 0x2 0x0 0x1d6
   0x128 0x390 0x000 0x2 0x0 0x1d6
   0x130 0x398 0x000 0x2 0x0 0x1d6
   0x100 0x368 0x000 0x2 0x0 0x1d6
   0x104 0x36C 0x000 0x2 0x0 0x1d6
   0x108 0x370 0x000 0x2 0x0 0x1d6
   0x0FC 0x364 0x000 0x2 0x0 0x196
  >;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <
   0x030 0x298 0x000 0x1 0x0 0xc6
  >;
 };
};
