Classic Timing Analyzer report for Ozy_Janus
Sat Aug 22 09:39:52 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IF_clk'
  8. Clock Setup: 'C5'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
 11. Clock Hold: 'IF_clk'
 12. Clock Hold: 'C5'
 13. Clock Hold: 'SPI_SCK'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                         ; To                                                      ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 8.475 ns                         ; FLAGB                                                        ; async_usb:usb1|FX_state~28                              ; --                                         ; IF_clk                                     ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 19.137 ns                        ; led_blinker:BLINK_D1|led_timer[1]                            ; DEBUG_LED0                                              ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                             ; 11.344 ns                        ; SDOBACK                                                      ; FX2_PE1                                                 ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -1.386 ns                        ; C5                                                           ; I2S_rcv:J_IQ|bc0                                        ; --                                         ; IF_clk                                     ; 0            ;
; Clock Setup: 'IF_clk'                                     ; -0.020 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_xmit:P_IQPWM|iack                                      ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 1            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; 1.013 ns  ; 144.01 MHz ( period = 6.944 ns ) ; 168.61 MHz ( period = 5.931 ns ) ; NWire_rcv:M_IQ|tb_width[2]                                   ; NWire_rcv:M_IQ|resync                                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'C5'                                         ; 70.866 ns ; 12.29 MHz ( period = 81.366 ns ) ; 95.24 MHz ( period = 10.500 ns ) ; I2S_xmit:J_LRAudio|bit_count[0]                              ; I2S_xmit:J_LRAudio|bit_count[2]                         ; C5                                         ; C5                                         ; 0            ;
; Clock Setup: 'SPI_SCK'                                    ; 76.467 ns ; 12.29 MHz ( period = 81.366 ns ) ; 204.12 MHz ( period = 4.899 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_rcv:SPD|tb_width[0]                                    ; NWire_rcv:SPD|tb_width[0]                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'IF_clk'                                      ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; CC_address[0]                                                ; CC_address[0]                                           ; IF_clk                                     ; IF_clk                                     ; 0            ;
; Clock Hold: 'C5'                                          ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; I2S_xmit:J_IQPWM|bit_count[0]                                ; I2S_xmit:J_IQPWM|bit_count[0]                           ; C5                                         ; C5                                         ; 0            ;
; Clock Hold: 'SPI_SCK'                                     ; 0.499 ns  ; 12.29 MHz ( period = 81.366 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK                                    ; SPI_SCK                                    ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                              ;                                                         ;                                            ;                                            ; 1            ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------+---------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                 ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Option                                                              ; Setting            ; From ; To                       ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;                          ;             ;
; Timing Models                                                       ; Final              ;      ;                          ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;                          ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;                          ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;                          ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;                          ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;                          ;             ;
; fmax Requirement                                                    ; 96 MHz             ;      ;                          ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;                          ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;                          ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;                          ;             ;
; Enable Clock Latency                                                ; Off                ;      ;                          ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;                          ;             ;
; Number of source nodes to report per destination node               ; 20                 ;      ;                          ;             ;
; Number of destination nodes to report                               ; 20                 ;      ;                          ;             ;
; Number of paths to report                                           ; 200                ;      ;                          ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;                          ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;                          ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;                          ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;                          ;             ;
; Reports the worst-case path for each clock domain and analysis      ; On                 ;      ;                          ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;                          ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;                          ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|pass      ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:M_IQ|tb_width  ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|pass     ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:P_MIC|tb_width ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|pass       ;             ;
; Multicycle                                                          ; 4                  ; *    ; NWire_rcv:SPD|tb_width   ;             ;
; Clock Settings                                                      ; C12_clk            ;      ; C5                       ;             ;
; Clock Settings                                                      ; IF_clk             ;      ; IF_clk                   ;             ;
; Clock Settings                                                      ; SPI_SCK            ;      ; SPI_SCK                  ;             ;
+---------------------------------------------------------------------+--------------------+------+--------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ; IF_clk             ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; C5                                         ; C12_clk            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; SPI_SCK                                    ; SPI_SCK            ; User Pin   ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                       ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.013 ns                                ; 168.61 MHz ( period = 5.931 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|resync    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.666 ns                ;
; 1.126 ns                                ; 171.88 MHz ( period = 5.818 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|resync    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.553 ns                ;
; 1.149 ns                                ; 172.56 MHz ( period = 5.795 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.514 ns                ;
; 1.149 ns                                ; 172.56 MHz ( period = 5.795 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.514 ns                ;
; 1.149 ns                                ; 172.56 MHz ( period = 5.795 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.514 ns                ;
; 1.149 ns                                ; 172.56 MHz ( period = 5.795 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.514 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.493 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.493 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.493 ns                ;
; 1.152 ns                                ; 172.65 MHz ( period = 5.792 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.493 ns                ;
; 1.174 ns                                ; 173.31 MHz ( period = 5.770 ns )                    ; NWire_rcv:P_MIC|tb_width[1] ; NWire_rcv:P_MIC|resync   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.507 ns                ;
; 1.181 ns                                ; 173.52 MHz ( period = 5.763 ns )                    ; NWire_rcv:P_MIC|tb_width[2] ; NWire_rcv:P_MIC|resync   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.501 ns                ;
; 1.215 ns                                ; 174.55 MHz ( period = 5.729 ns )                    ; NWire_rcv:M_IQ|tb_width[1]  ; NWire_rcv:M_IQ|resync    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.464 ns                ;
; 1.228 ns                                ; 174.95 MHz ( period = 5.716 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|rdata[11]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.456 ns                ;
; 1.228 ns                                ; 174.95 MHz ( period = 5.716 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|rdata[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.456 ns                ;
; 1.228 ns                                ; 174.95 MHz ( period = 5.716 ns )                    ; NWire_rcv:SPD|tb_width[6]   ; NWire_rcv:SPD|rdata[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.456 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.246 ns                                ; 175.50 MHz ( period = 5.698 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.432 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[35] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.254 ns                                ; 175.75 MHz ( period = 5.690 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.428 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.257 ns                                ; 175.84 MHz ( period = 5.687 ns )                    ; NWire_rcv:M_IQ|tb_width[5]  ; NWire_rcv:M_IQ|rdata[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.417 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.400 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.400 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.400 ns                ;
; 1.263 ns                                ; 176.03 MHz ( period = 5.681 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.400 ns                ;
; 1.265 ns                                ; 176.09 MHz ( period = 5.679 ns )                    ; NWire_rcv:SPD|tb_cnt[5]     ; NWire_rcv:SPD|rdata[11]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 5.418 ns                ;
; 1.265 ns                                ; 176.09 MHz ( period = 5.679 ns )                    ; NWire_rcv:SPD|tb_cnt[5]     ; NWire_rcv:SPD|rdata[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 5.418 ns                ;
; 1.265 ns                                ; 176.09 MHz ( period = 5.679 ns )                    ; NWire_rcv:SPD|tb_cnt[5]     ; NWire_rcv:SPD|rdata[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 5.418 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.379 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.379 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.379 ns                ;
; 1.266 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.379 ns                ;
; 1.275 ns                                ; 176.40 MHz ( period = 5.669 ns )                    ; NWire_rcv:P_MIC|tb_width[3] ; NWire_rcv:P_MIC|resync   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.681 ns                  ; 5.406 ns                ;
; 1.310 ns                                ; 177.49 MHz ( period = 5.634 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|rdata[11]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.374 ns                ;
; 1.310 ns                                ; 177.49 MHz ( period = 5.634 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|rdata[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.374 ns                ;
; 1.310 ns                                ; 177.49 MHz ( period = 5.634 ns )                    ; NWire_rcv:SPD|tb_width[1]   ; NWire_rcv:SPD|rdata[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.374 ns                ;
; 1.358 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.303 ns                ;
; 1.358 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.303 ns                ;
; 1.358 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.303 ns                ;
; 1.358 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.303 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.360 ns                                ; 179.08 MHz ( period = 5.584 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.678 ns                  ; 5.318 ns                ;
; 1.361 ns                                ; 179.12 MHz ( period = 5.583 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.282 ns                ;
; 1.361 ns                                ; 179.12 MHz ( period = 5.583 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.282 ns                ;
; 1.361 ns                                ; 179.12 MHz ( period = 5.583 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.282 ns                ;
; 1.361 ns                                ; 179.12 MHz ( period = 5.583 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.282 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[35] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.368 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.314 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.371 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; NWire_rcv:M_IQ|tb_width[4]  ; NWire_rcv:M_IQ|rdata[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.674 ns                  ; 5.303 ns                ;
; 1.372 ns                                ; 179.47 MHz ( period = 5.572 ns )                    ; NWire_rcv:M_IQ|tb_width[0]  ; NWire_rcv:M_IQ|resync    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.307 ns                ;
; 1.388 ns                                ; 179.99 MHz ( period = 5.556 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.273 ns                ;
; 1.388 ns                                ; 179.99 MHz ( period = 5.556 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.273 ns                ;
; 1.388 ns                                ; 179.99 MHz ( period = 5.556 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.273 ns                ;
; 1.388 ns                                ; 179.99 MHz ( period = 5.556 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.273 ns                ;
; 1.391 ns                                ; 180.08 MHz ( period = 5.553 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.252 ns                ;
; 1.391 ns                                ; 180.08 MHz ( period = 5.553 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.252 ns                ;
; 1.391 ns                                ; 180.08 MHz ( period = 5.553 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.252 ns                ;
; 1.391 ns                                ; 180.08 MHz ( period = 5.553 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.252 ns                ;
; 1.399 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.262 ns                ;
; 1.399 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.262 ns                ;
; 1.399 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.262 ns                ;
; 1.399 ns                                ; 180.34 MHz ( period = 5.545 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.661 ns                  ; 5.262 ns                ;
; 1.402 ns                                ; 180.44 MHz ( period = 5.542 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.241 ns                ;
; 1.402 ns                                ; 180.44 MHz ( period = 5.542 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.241 ns                ;
; 1.402 ns                                ; 180.44 MHz ( period = 5.542 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.241 ns                ;
; 1.402 ns                                ; 180.44 MHz ( period = 5.542 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.643 ns                  ; 5.241 ns                ;
; 1.410 ns                                ; 180.70 MHz ( period = 5.534 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.253 ns                ;
; 1.410 ns                                ; 180.70 MHz ( period = 5.534 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.253 ns                ;
; 1.410 ns                                ; 180.70 MHz ( period = 5.534 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.253 ns                ;
; 1.410 ns                                ; 180.70 MHz ( period = 5.534 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.663 ns                  ; 5.253 ns                ;
; 1.413 ns                                ; 180.80 MHz ( period = 5.531 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.232 ns                ;
; 1.413 ns                                ; 180.80 MHz ( period = 5.531 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.232 ns                ;
; 1.413 ns                                ; 180.80 MHz ( period = 5.531 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.232 ns                ;
; 1.413 ns                                ; 180.80 MHz ( period = 5.531 ns )                    ; NWire_rcv:M_IQ|tb_width[2]  ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.645 ns                  ; 5.232 ns                ;
; 1.436 ns                                ; 181.55 MHz ( period = 5.508 ns )                    ; NWire_rcv:M_IQ|tb_width[3]  ; NWire_rcv:M_IQ|resync    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.679 ns                  ; 5.243 ns                ;
; 1.438 ns                                ; 181.62 MHz ( period = 5.506 ns )                    ; NWire_rcv:P_MIC|tb_width[4] ; NWire_rcv:P_MIC|resync   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.682 ns                  ; 5.244 ns                ;
; 1.440 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.222 ns                ;
; 1.440 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.222 ns                ;
; 1.440 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.222 ns                ;
; 1.440 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.662 ns                  ; 5.222 ns                ;
; 1.443 ns                                ; 181.79 MHz ( period = 5.501 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.201 ns                ;
; 1.443 ns                                ; 181.79 MHz ( period = 5.501 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.201 ns                ;
; 1.443 ns                                ; 181.79 MHz ( period = 5.501 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.201 ns                ;
; 1.443 ns                                ; 181.79 MHz ( period = 5.501 ns )                    ; NWire_rcv:M_IQ|tb_width[10] ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.644 ns                  ; 5.201 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.213 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[34] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.213 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[33] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.213 ns                ;
; 1.445 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[32] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.658 ns                  ; 5.213 ns                ;
; 1.448 ns                                ; 181.95 MHz ( period = 5.496 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.192 ns                ;
; 1.448 ns                                ; 181.95 MHz ( period = 5.496 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.192 ns                ;
; 1.448 ns                                ; 181.95 MHz ( period = 5.496 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.192 ns                ;
; 1.448 ns                                ; 181.95 MHz ( period = 5.496 ns )                    ; NWire_rcv:M_IQ|TB_state~11  ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.640 ns                  ; 5.192 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.455 ns                                ; 182.18 MHz ( period = 5.489 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.221 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[35] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.463 ns                                ; 182.45 MHz ( period = 5.481 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.217 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.466 ns                                ; 182.55 MHz ( period = 5.478 ns )                    ; NWire_rcv:M_IQ|tb_cnt[1]    ; NWire_rcv:M_IQ|rdata[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.206 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|rdata[11]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|rdata[11]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|rdata[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|rdata[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[4]   ; NWire_rcv:SPD|rdata[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.471 ns                                ; 182.72 MHz ( period = 5.473 ns )                    ; NWire_rcv:SPD|tb_width[3]   ; NWire_rcv:SPD|rdata[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.684 ns                  ; 5.213 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.485 ns                                ; 183.18 MHz ( period = 5.459 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.191 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[35] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.493 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.187 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[24] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[26] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[27] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[13]   ; NWire_rcv:M_IQ|rdata[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.672 ns                  ; 5.176 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.496 ns                                ; 183.55 MHz ( period = 5.448 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 5.180 ns                ;
; 1.504 ns                                ; 183.82 MHz ( period = 5.440 ns )                    ; NWire_rcv:M_IQ|tb_cnt[4]    ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.680 ns                  ; 5.176 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                          ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                                                                                                                                                                        ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.020 ns                               ; None                                                ; NWire_xmit:P_IQPWM|iack         ; NWire_xmit:P_IQPWM|DIFF_CLK.xa0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.460 ns                  ; 2.480 ns                ;
; 0.419 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.455 ns                  ; 2.036 ns                ;
; 0.470 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.455 ns                  ; 1.985 ns                ;
; 0.588 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.883 ns                ;
; 0.637 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.454 ns                  ; 1.817 ns                ;
; 0.651 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.824 ns                ;
; 0.664 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.493 ns                  ; 1.829 ns                ;
; 0.671 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.496 ns                  ; 1.825 ns                ;
; 0.674 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.800 ns                ;
; 0.676 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.795 ns                ;
; 0.696 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.775 ns                ;
; 0.707 ns                                ; None                                                ; NWire_xmit:P_IQPWM|irdy         ; NWire_xmit:P_IQPWM|DIFF_CLK.xr0                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.767 ns                ;
; 0.736 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.735 ns                ;
; 0.737 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.471 ns                  ; 1.734 ns                ;
; 0.805 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[12]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[12]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.669 ns                ;
; 0.817 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[7]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[7]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.662 ns                ;
; 0.834 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[1]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.636 ns                ;
; 0.844 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[3]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[3]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.626 ns                ;
; 0.866 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.610 ns                ;
; 0.879 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.594 ns                ;
; 0.961 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[13]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[13]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.513 ns                ;
; 0.971 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.450 ns                  ; 1.479 ns                ;
; 0.974 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.450 ns                  ; 1.476 ns                ;
; 0.998 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[0]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.472 ns                ;
; 0.999 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[15]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[15]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.471 ns                ;
; 1.000 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[14]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[14]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.479 ns                ;
; 1.005 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[11]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[11]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.470 ns                  ; 1.465 ns                ;
; 1.008 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.468 ns                  ; 1.460 ns                ;
; 1.024 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.462 ns                ;
; 1.032 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.454 ns                ;
; 1.046 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.504 ns                  ; 1.458 ns                ;
; 1.053 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.420 ns                ;
; 1.059 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.414 ns                ;
; 1.059 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy       ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.420 ns                ;
; 1.060 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack       ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.479 ns                  ; 1.419 ns                ;
; 1.068 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy             ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.405 ns                ;
; 1.080 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.474 ns                  ; 1.394 ns                ;
; 1.083 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.390 ns                ;
; 1.084 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.389 ns                ;
; 1.086 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.475 ns                  ; 1.389 ns                ;
; 1.094 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.387 ns                ;
; 1.096 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.480 ns                  ; 1.384 ns                ;
; 1.105 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[4]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.495 ns                  ; 1.390 ns                ;
; 1.275 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.476 ns                  ; 1.201 ns                ;
; 1.281 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.202 ns                ;
; 1.283 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.200 ns                ;
; 1.283 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.200 ns                ;
; 1.283 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]         ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.203 ns                ;
; 1.292 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.194 ns                ;
; 1.434 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.049 ns                ;
; 1.436 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.047 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.046 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.045 ns                ;
; 1.438 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]          ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.048 ns                ;
; 1.442 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.041 ns                ;
; 1.443 ns                                ; None                                                ; NWire_rcv:SPD|irdy              ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.042 ns                ;
; 1.444 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[2]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[2]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.040 ns                ;
; 1.444 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]         ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.042 ns                ;
; 1.445 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.039 ns                ;
; 1.446 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]         ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.485 ns                  ; 1.039 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.036 ns                ;
; 1.447 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]         ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 1.039 ns                ;
; 1.511 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.972 ns                ;
; 1.518 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.965 ns                ;
; 1.526 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]          ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 0.960 ns                ;
; 1.529 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.486 ns                  ; 0.957 ns                ;
; 1.579 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]          ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.905 ns                ;
; 1.584 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]          ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.900 ns                ;
; 1.584 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]          ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.900 ns                ;
; 1.589 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.895 ns                ;
; 1.590 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[6]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[6]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.894 ns                ;
; 1.733 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]         ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.751 ns                ;
; 1.735 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]          ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.749 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]         ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[9]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[9]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[8]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[8]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[10]       ; NWire_rcv:P_MIC|DIFF_CLK.xd0[10]                                                                                                                                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]         ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:P_MIC|idata[5]        ; NWire_rcv:P_MIC|DIFF_CLK.xd0[5]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]          ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.741 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]          ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.743 ns                ;
; 1.743 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.741 ns                ;
; 1.745 ns                                ; None                                                ; NWire_rcv:P_MIC|irdy            ; NWire_rcv:P_MIC|DIFF_CLK.xr0                                                                                                                                              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.739 ns                ;
; 1.746 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]          ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.738 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]          ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]        ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 9.910 ns                                ; 91.55 MHz ( period = 10.923 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.662 ns                 ; 10.752 ns               ;
; 10.007 ns                               ; 92.37 MHz ( period = 10.826 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.635 ns                 ; 10.628 ns               ;
; 10.622 ns                               ; 97.93 MHz ( period = 10.211 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.662 ns                 ; 10.040 ns               ;
; 10.645 ns                               ; 98.15 MHz ( period = 10.188 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.640 ns                 ; 9.995 ns                ;
; 10.719 ns                               ; 98.87 MHz ( period = 10.114 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.635 ns                 ; 9.916 ns                ;
; 10.786 ns                               ; 99.53 MHz ( period = 10.047 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.630 ns                 ; 9.844 ns                ;
; 10.867 ns                               ; 100.34 MHz ( period = 9.966 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.616 ns                 ; 9.749 ns                ;
; 10.991 ns                               ; 101.61 MHz ( period = 9.842 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.669 ns                 ; 9.678 ns                ;
; 11.208 ns                               ; 103.90 MHz ( period = 9.625 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.664 ns                 ; 9.456 ns                ;
; 11.209 ns                               ; 103.91 MHz ( period = 9.624 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.652 ns                 ; 9.443 ns                ;
; 11.226 ns                               ; 104.09 MHz ( period = 9.607 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|empty_dff                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.614 ns                 ; 9.388 ns                ;
; 11.284 ns                               ; 104.72 MHz ( period = 9.549 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.659 ns                 ; 9.375 ns                ;
; 11.303 ns                               ; 104.93 MHz ( period = 9.530 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                     ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.283 ns                ;
; 11.306 ns                               ; 104.96 MHz ( period = 9.527 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.659 ns                 ; 9.353 ns                ;
; 11.343 ns                               ; 105.37 MHz ( period = 9.490 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.621 ns                 ; 9.278 ns                ;
; 11.357 ns                               ; 105.53 MHz ( period = 9.476 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.640 ns                 ; 9.283 ns                ;
; 11.389 ns                               ; 105.89 MHz ( period = 9.444 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                     ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.197 ns                ;
; 11.455 ns                               ; 106.63 MHz ( period = 9.378 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.649 ns                 ; 9.194 ns                ;
; 11.467 ns                               ; 106.77 MHz ( period = 9.366 ns )                    ; NWire_rcv:m_ser|tb_width[2]     ; NWire_rcv:m_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 9.123 ns                ;
; 11.475 ns                               ; 106.86 MHz ( period = 9.358 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[9]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.111 ns                ;
; 11.531 ns                               ; 107.50 MHz ( period = 9.302 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.640 ns                 ; 9.109 ns                ;
; 11.531 ns                               ; 107.50 MHz ( period = 9.302 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.669 ns                 ; 9.138 ns                ;
; 11.537 ns                               ; 107.57 MHz ( period = 9.296 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.635 ns                 ; 9.098 ns                ;
; 11.561 ns                               ; 107.85 MHz ( period = 9.272 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[8]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 9.025 ns                ;
; 11.579 ns                               ; 108.06 MHz ( period = 9.254 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.616 ns                 ; 9.037 ns                ;
; 11.580 ns                               ; 108.07 MHz ( period = 9.253 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.664 ns                 ; 9.084 ns                ;
; 11.599 ns                               ; 108.30 MHz ( period = 9.234 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.644 ns                 ; 9.045 ns                ;
; 11.620 ns                               ; 108.54 MHz ( period = 9.213 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.649 ns                 ; 9.029 ns                ;
; 11.620 ns                               ; 108.54 MHz ( period = 9.213 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.623 ns                 ; 9.003 ns                ;
; 11.647 ns                               ; 108.86 MHz ( period = 9.186 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[7]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.939 ns                ;
; 11.661 ns                               ; 109.03 MHz ( period = 9.172 ns )                    ; NWire_rcv:m_ser|tb_width[2]     ; NWire_rcv:m_ser|pass[2]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.929 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[11]                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[10]                                                            ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[9]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[8]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[7]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[6]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[5]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[4]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[3]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[2]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[1]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.665 ns                               ; 109.08 MHz ( period = 9.168 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr|safe_q[0]                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.604 ns                 ; 8.939 ns                ;
; 11.677 ns                               ; 109.22 MHz ( period = 9.156 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.603 ns                 ; 8.926 ns                ;
; 11.695 ns                               ; 109.43 MHz ( period = 9.138 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.662 ns                 ; 8.967 ns                ;
; 11.707 ns                               ; 109.58 MHz ( period = 9.126 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.657 ns                 ; 8.950 ns                ;
; 11.732 ns                               ; 109.88 MHz ( period = 9.101 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo_ctrl:TXFC|AD_state~17                                                                                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.569 ns                 ; 8.837 ns                ;
; 11.741 ns                               ; 109.99 MHz ( period = 9.092 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.584 ns                 ; 8.843 ns                ;
; 11.749 ns                               ; 110.08 MHz ( period = 9.084 ns )                    ; NWire_rcv:p_ser|tb_width[2]     ; NWire_rcv:p_ser|resync                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.544 ns                 ; 8.795 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[4]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[5]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[6]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[0]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[1]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[2]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.750 ns                               ; 110.10 MHz ( period = 9.083 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[3]                                                      ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.836 ns                ;
; 11.753 ns                               ; 110.13 MHz ( period = 9.080 ns )                    ; IF_mic                          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.655 ns                 ; 8.902 ns                ;
; 11.776 ns                               ; 110.41 MHz ( period = 9.057 ns )                    ; NWire_rcv:m_ser|tb_width[1]     ; NWire_rcv:m_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.814 ns                ;
; 11.782 ns                               ; 110.49 MHz ( period = 9.051 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a4~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.608 ns                 ; 8.826 ns                ;
; 11.797 ns                               ; 110.67 MHz ( period = 9.036 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff                                                                        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.614 ns                 ; 8.817 ns                ;
; 11.801 ns                               ; 110.72 MHz ( period = 9.032 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a5~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.642 ns                 ; 8.841 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.808 ns                               ; 110.80 MHz ( period = 9.025 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.689 ns                 ; 8.881 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.812 ns                               ; 110.85 MHz ( period = 9.021 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~18   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.684 ns                 ; 8.872 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[40]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[42]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[26]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[24]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[35]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.839 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; I2S_rcv:J_IQ|b_clk_cnt[0]       ; I2S_rcv:J_IQ|xData[34]                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.512 ns                 ; 8.673 ns                ;
; 11.848 ns                               ; 111.30 MHz ( period = 8.985 ns )                    ; async_usb:usb1|Rx_fifo_wdata[3] ; led_blinker:BLINK_D4|ld[1]                                                                                                                                                ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.592 ns                 ; 8.744 ns                ;
; 11.875 ns                               ; 111.63 MHz ( period = 8.958 ns )                    ; NWire_rcv:m_ser|tb_width[3]     ; NWire_rcv:m_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.715 ns                ;
; 11.918 ns                               ; 112.17 MHz ( period = 8.915 ns )                    ; NWire_rcv:m_ser|tb_width[7]     ; NWire_rcv:m_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.582 ns                 ; 8.664 ns                ;
; 11.921 ns                               ; 112.21 MHz ( period = 8.912 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.652 ns                 ; 8.731 ns                ;
; 11.925 ns                               ; 112.26 MHz ( period = 8.908 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.669 ns                 ; 8.744 ns                ;
; 11.938 ns                               ; 112.42 MHz ( period = 8.895 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|empty_dff                                                                             ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.614 ns                 ; 8.676 ns                ;
; 11.970 ns                               ; 112.83 MHz ( period = 8.863 ns )                    ; NWire_rcv:m_ser|tb_width[1]     ; NWire_rcv:m_ser|pass[2]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.620 ns                ;
; 11.971 ns                               ; 112.84 MHz ( period = 8.862 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~20   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.621 ns                 ; 8.650 ns                ;
; 11.976 ns                               ; 112.91 MHz ( period = 8.857 ns )                    ; IF_mic                          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.650 ns                 ; 8.674 ns                ;
; 11.990 ns                               ; 113.08 MHz ( period = 8.843 ns )                    ; NWire_rcv:m_ser|tb_width[4]     ; NWire_rcv:m_ser|pass[3]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.600 ns                ;
; 11.996 ns                               ; 113.16 MHz ( period = 8.837 ns )                    ; NWire_rcv:p_ser|tb_width[0]     ; NWire_rcv:p_ser|resync                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.544 ns                 ; 8.548 ns                ;
; 11.996 ns                               ; 113.16 MHz ( period = 8.837 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.659 ns                 ; 8.663 ns                ;
; 11.996 ns                               ; 113.16 MHz ( period = 8.837 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~19   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a1~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.612 ns                 ; 8.616 ns                ;
; 12.015 ns                               ; 113.40 MHz ( period = 8.818 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                     ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.586 ns                 ; 8.571 ns                ;
; 12.019 ns                               ; 113.46 MHz ( period = 8.814 ns )                    ; NWire_rcv:p_ser|tb_width[1]     ; NWire_rcv:p_ser|pass[0]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.546 ns                ;
; 12.043 ns                               ; 113.77 MHz ( period = 8.790 ns )                    ; NWire_rcv:p_ser|tb_width[1]     ; NWire_rcv:p_ser|resync                                                                                                                                                    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.544 ns                 ; 8.501 ns                ;
; 12.055 ns                               ; 113.92 MHz ( period = 8.778 ns )                    ; Tx_fifo_ctrl:TXFC|AD_state~17   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a11~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.621 ns                 ; 8.566 ns                ;
; 12.064 ns                               ; 114.04 MHz ( period = 8.769 ns )                    ; IF_conf[1]                      ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a6~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.597 ns                 ; 8.533 ns                ;
; 12.069 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; NWire_rcv:m_ser|tb_width[3]     ; NWire_rcv:m_ser|pass[2]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.590 ns                 ; 8.521 ns                ;
; 12.069 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; NWire_rcv:p_ser|tb_width[2]     ; NWire_rcv:p_ser|pass[0]                                                                                                                                                   ; IF_clk                                     ; IF_clk   ; 20.833 ns                   ; 20.565 ns                 ; 8.496 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                                                                                                                                                           ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C5'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 70.866 ns                               ; 95.24 MHz ( period = 10.500 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0]  ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 10.236 ns               ;
; 71.037 ns                               ; 96.81 MHz ( period = 10.329 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2]  ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 10.065 ns               ;
; 71.183 ns                               ; 98.20 MHz ( period = 10.183 ns )                    ; I2S_xmit:J_LRAudio|bit_count[1]  ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 9.919 ns                ;
; 71.497 ns                               ; 101.33 MHz ( period = 9.869 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]    ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 9.605 ns                ;
; 71.608 ns                               ; 102.48 MHz ( period = 9.758 ns )                    ; I2S_xmit:J_LRAudio|bit_count[3]  ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 9.494 ns                ;
; 71.953 ns                               ; 106.24 MHz ( period = 9.413 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]    ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 9.149 ns                ;
; 72.133 ns                               ; 108.31 MHz ( period = 9.233 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]    ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 8.969 ns                ;
; 72.327 ns                               ; 110.63 MHz ( period = 9.039 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.725 ns                ;
; 72.636 ns                               ; 114.55 MHz ( period = 8.730 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.416 ns                ;
; 72.644 ns                               ; 114.65 MHz ( period = 8.722 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.408 ns                ;
; 72.685 ns                               ; 115.19 MHz ( period = 8.681 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 8.407 ns                ;
; 72.695 ns                               ; 115.33 MHz ( period = 8.671 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.357 ns                ;
; 72.752 ns                               ; 116.09 MHz ( period = 8.614 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 8.349 ns                ;
; 72.920 ns                               ; 118.40 MHz ( period = 8.446 ns )                    ; I2S_xmit:J_IQPWM|bit_count[3]    ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 8.182 ns                ;
; 72.953 ns                               ; 118.86 MHz ( period = 8.413 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 8.146 ns                ;
; 72.953 ns                               ; 118.86 MHz ( period = 8.413 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.099 ns                ;
; 72.962 ns                               ; 118.99 MHz ( period = 8.404 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.049 ns                 ; 8.087 ns                ;
; 72.966 ns                               ; 119.05 MHz ( period = 8.400 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 8.126 ns                ;
; 73.004 ns                               ; 119.59 MHz ( period = 8.362 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[12]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 8.089 ns                ;
; 73.012 ns                               ; 119.70 MHz ( period = 8.354 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 8.040 ns                ;
; 73.033 ns                               ; 120.00 MHz ( period = 8.333 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 8.068 ns                ;
; 73.106 ns                               ; 121.07 MHz ( period = 8.260 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.983 ns                ;
; 73.151 ns                               ; 121.73 MHz ( period = 8.215 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.948 ns                ;
; 73.156 ns                               ; 121.80 MHz ( period = 8.210 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.936 ns                ;
; 73.158 ns                               ; 121.83 MHz ( period = 8.208 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.934 ns                ;
; 73.176 ns                               ; 122.10 MHz ( period = 8.190 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[21]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.923 ns                ;
; 73.177 ns                               ; 122.12 MHz ( period = 8.189 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.915 ns                ;
; 73.187 ns                               ; 122.26 MHz ( period = 8.179 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.892 ns                ;
; 73.194 ns                               ; 122.37 MHz ( period = 8.172 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[22]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.905 ns                ;
; 73.213 ns                               ; 122.65 MHz ( period = 8.153 ns )                    ; clk_lrclk_gen:lrgen|Brise        ; I2S_xmit:J_IQPWM|bit_count[2]    ; C5         ; C5       ; 81.366 ns                   ; 83.798 ns                 ; 10.585 ns               ;
; 73.215 ns                               ; 122.68 MHz ( period = 8.151 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.878 ns                ;
; 73.234 ns                               ; 122.97 MHz ( period = 8.132 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.865 ns                ;
; 73.235 ns                               ; 122.99 MHz ( period = 8.131 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.844 ns                ;
; 73.250 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; clk_lrclk_gen:lrgen|Brise        ; I2S_xmit:J_LRAudio|bit_count[2]  ; C5         ; C5       ; 81.366 ns                   ; 83.797 ns                 ; 10.547 ns               ;
; 73.252 ns                               ; 123.24 MHz ( period = 8.114 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.844 ns                ;
; 73.274 ns                               ; 123.58 MHz ( period = 8.092 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[1]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.778 ns                ;
; 73.279 ns                               ; 123.66 MHz ( period = 8.087 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.049 ns                 ; 7.770 ns                ;
; 73.285 ns                               ; 123.75 MHz ( period = 8.081 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[12]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.808 ns                ;
; 73.314 ns                               ; 124.19 MHz ( period = 8.052 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]    ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.788 ns                ;
; 73.334 ns                               ; 124.50 MHz ( period = 8.032 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.759 ns                ;
; 73.359 ns                               ; 124.89 MHz ( period = 8.007 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.734 ns                ;
; 73.365 ns                               ; 124.98 MHz ( period = 8.001 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.724 ns                ;
; 73.376 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.703 ns                ;
; 73.423 ns                               ; 125.90 MHz ( period = 7.943 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.666 ns                ;
; 73.432 ns                               ; 126.04 MHz ( period = 7.934 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.667 ns                ;
; 73.437 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.655 ns                ;
; 73.439 ns                               ; 126.15 MHz ( period = 7.927 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.653 ns                ;
; 73.457 ns                               ; 126.44 MHz ( period = 7.909 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[21]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.642 ns                ;
; 73.458 ns                               ; 126.45 MHz ( period = 7.908 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.634 ns                ;
; 73.464 ns                               ; 126.55 MHz ( period = 7.902 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.615 ns                ;
; 73.475 ns                               ; 126.73 MHz ( period = 7.891 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[22]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.624 ns                ;
; 73.476 ns                               ; 126.74 MHz ( period = 7.890 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.624 ns                ;
; 73.484 ns                               ; 126.87 MHz ( period = 7.882 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.612 ns                ;
; 73.486 ns                               ; 126.90 MHz ( period = 7.880 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.603 ns                ;
; 73.504 ns                               ; 127.19 MHz ( period = 7.862 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.575 ns                ;
; 73.532 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.561 ns                ;
; 73.533 ns                               ; 127.67 MHz ( period = 7.833 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.563 ns                ;
; 73.552 ns                               ; 127.98 MHz ( period = 7.814 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.527 ns                ;
; 73.582 ns                               ; 128.47 MHz ( period = 7.784 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.511 ns                ;
; 73.583 ns                               ; 128.49 MHz ( period = 7.783 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[17] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.469 ns                ;
; 73.601 ns                               ; 128.78 MHz ( period = 7.765 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.488 ns                ;
; 73.613 ns                               ; 128.98 MHz ( period = 7.753 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[26]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.479 ns                ;
; 73.642 ns                               ; 129.47 MHz ( period = 7.724 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[5]  ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.410 ns                ;
; 73.644 ns                               ; 129.50 MHz ( period = 7.722 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.408 ns                ;
; 73.651 ns                               ; 129.62 MHz ( period = 7.715 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.442 ns                ;
; 73.676 ns                               ; 130.04 MHz ( period = 7.690 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.417 ns                ;
; 73.677 ns                               ; 130.06 MHz ( period = 7.689 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.375 ns                ;
; 73.680 ns                               ; 130.11 MHz ( period = 7.686 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[14]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 7.421 ns                ;
; 73.682 ns                               ; 130.14 MHz ( period = 7.684 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.407 ns                ;
; 73.693 ns                               ; 130.33 MHz ( period = 7.673 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.386 ns                ;
; 73.699 ns                               ; 130.43 MHz ( period = 7.667 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.394 ns                ;
; 73.731 ns                               ; 130.98 MHz ( period = 7.635 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.362 ns                ;
; 73.739 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.354 ns                ;
; 73.757 ns                               ; 131.42 MHz ( period = 7.609 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.343 ns                ;
; 73.765 ns                               ; 131.56 MHz ( period = 7.601 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.331 ns                ;
; 73.770 ns                               ; 131.65 MHz ( period = 7.596 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]    ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.332 ns                ;
; 73.779 ns                               ; 131.80 MHz ( period = 7.587 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[5]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.317 ns                ;
; 73.781 ns                               ; 131.84 MHz ( period = 7.585 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 7.298 ns                ;
; 73.803 ns                               ; 132.22 MHz ( period = 7.563 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.286 ns                ;
; 73.844 ns                               ; 132.94 MHz ( period = 7.522 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.249 ns                ;
; 73.848 ns                               ; 133.01 MHz ( period = 7.518 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.252 ns                ;
; 73.863 ns                               ; 133.28 MHz ( period = 7.503 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.230 ns                ;
; 73.872 ns                               ; 133.44 MHz ( period = 7.494 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.220 ns                ;
; 73.881 ns                               ; 133.60 MHz ( period = 7.485 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[4]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.218 ns                ;
; 73.909 ns                               ; 134.10 MHz ( period = 7.457 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[10] ; C5         ; C5       ; 81.366 ns                   ; 81.049 ns                 ; 7.140 ns                ;
; 73.910 ns                               ; 134.12 MHz ( period = 7.456 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.183 ns                ;
; 73.914 ns                               ; 134.19 MHz ( period = 7.452 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.186 ns                ;
; 73.918 ns                               ; 134.26 MHz ( period = 7.448 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.171 ns                ;
; 73.932 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[12]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.161 ns                ;
; 73.950 ns                               ; 134.84 MHz ( period = 7.416 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]    ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 7.152 ns                ;
; 73.961 ns                               ; 135.04 MHz ( period = 7.405 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.091 ns                ;
; 73.994 ns                               ; 135.65 MHz ( period = 7.372 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 7.058 ns                ;
; 74.012 ns                               ; 135.98 MHz ( period = 7.354 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.081 ns                ;
; 74.016 ns                               ; 136.05 MHz ( period = 7.350 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.077 ns                ;
; 74.020 ns                               ; 136.13 MHz ( period = 7.346 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 7.073 ns                ;
; 74.053 ns                               ; 136.74 MHz ( period = 7.313 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 7.036 ns                ;
; 74.060 ns                               ; 136.87 MHz ( period = 7.306 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[5]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 7.036 ns                ;
; 74.075 ns                               ; 137.16 MHz ( period = 7.291 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 7.025 ns                ;
; 74.079 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[7]    ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 7.020 ns                ;
; 74.084 ns                               ; 137.32 MHz ( period = 7.282 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[25]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.008 ns                ;
; 74.086 ns                               ; 137.36 MHz ( period = 7.280 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[31]   ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 7.006 ns                ;
; 74.104 ns                               ; 137.70 MHz ( period = 7.262 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[21]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 6.995 ns                ;
; 74.105 ns                               ; 137.72 MHz ( period = 7.261 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[6]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 6.987 ns                ;
; 74.122 ns                               ; 138.05 MHz ( period = 7.244 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[22]   ; C5         ; C5       ; 81.366 ns                   ; 81.099 ns                 ; 6.977 ns                ;
; 74.125 ns                               ; 138.10 MHz ( period = 7.241 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.968 ns                ;
; 74.126 ns                               ; 138.12 MHz ( period = 7.240 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.967 ns                ;
; 74.129 ns                               ; 138.18 MHz ( period = 7.237 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.971 ns                ;
; 74.134 ns                               ; 138.27 MHz ( period = 7.232 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[27] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.945 ns                ;
; 74.153 ns                               ; 138.64 MHz ( period = 7.213 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 6.939 ns                ;
; 74.162 ns                               ; 138.81 MHz ( period = 7.204 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[3]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.931 ns                ;
; 74.172 ns                               ; 139.00 MHz ( period = 7.194 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.921 ns                ;
; 74.180 ns                               ; 139.16 MHz ( period = 7.186 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[9]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.916 ns                ;
; 74.182 ns                               ; 139.20 MHz ( period = 7.184 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[28] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.897 ns                ;
; 74.195 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.905 ns                ;
; 74.207 ns                               ; 139.68 MHz ( period = 7.159 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.872 ns                ;
; 74.227 ns                               ; 140.08 MHz ( period = 7.139 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.866 ns                ;
; 74.281 ns                               ; 141.14 MHz ( period = 7.085 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[6]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.812 ns                ;
; 74.303 ns                               ; 141.58 MHz ( period = 7.063 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.798 ns                ;
; 74.306 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[24] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.787 ns                ;
; 74.312 ns                               ; 141.76 MHz ( period = 7.054 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[14] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 6.777 ns                ;
; 74.313 ns                               ; 141.78 MHz ( period = 7.053 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.780 ns                ;
; 74.323 ns                               ; 141.98 MHz ( period = 7.043 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[12] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.756 ns                ;
; 74.328 ns                               ; 142.09 MHz ( period = 7.038 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 6.761 ns                ;
; 74.356 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.744 ns                ;
; 74.361 ns                               ; 142.76 MHz ( period = 7.005 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[18]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.735 ns                ;
; 74.374 ns                               ; 143.02 MHz ( period = 6.992 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[31] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.719 ns                ;
; 74.404 ns                               ; 143.64 MHz ( period = 6.962 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[24]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.696 ns                ;
; 74.404 ns                               ; 143.64 MHz ( period = 6.962 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.696 ns                ;
; 74.411 ns                               ; 143.78 MHz ( period = 6.955 ns )                    ; I2S_xmit:J_IQPWM|bit_count[2]    ; I2S_xmit:J_IQPWM|TLV_state~12    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.691 ns                ;
; 74.411 ns                               ; 143.78 MHz ( period = 6.955 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[13] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.668 ns                ;
; 74.412 ns                               ; 143.80 MHz ( period = 6.954 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[19]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.684 ns                ;
; 74.433 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[20] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 6.656 ns                ;
; 74.443 ns                               ; 144.45 MHz ( period = 6.923 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.650 ns                ;
; 74.470 ns                               ; 145.01 MHz ( period = 6.896 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.623 ns                ;
; 74.489 ns                               ; 145.41 MHz ( period = 6.877 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.604 ns                ;
; 74.510 ns                               ; 145.86 MHz ( period = 6.856 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[30]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.583 ns                ;
; 74.524 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 6.555 ns                ;
; 74.548 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[4]  ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 6.541 ns                ;
; 74.563 ns                               ; 146.99 MHz ( period = 6.803 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.530 ns                ;
; 74.573 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; C12_rst                          ; cdc_mcp:dfs|b_data[1]            ; C5         ; C5       ; 81.366 ns                   ; 81.105 ns                 ; 6.532 ns                ;
; 74.573 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; C12_rst                          ; cdc_mcp:dfs|b_data[0]            ; C5         ; C5       ; 81.366 ns                   ; 81.105 ns                 ; 6.532 ns                ;
; 74.584 ns                               ; 147.45 MHz ( period = 6.782 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[3]    ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.517 ns                ;
; 74.591 ns                               ; 147.60 MHz ( period = 6.775 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[22] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 6.461 ns                ;
; 74.617 ns                               ; 148.17 MHz ( period = 6.749 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.476 ns                ;
; 74.624 ns                               ; 148.32 MHz ( period = 6.742 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[21] ; C5         ; C5       ; 81.366 ns                   ; 81.052 ns                 ; 6.428 ns                ;
; 74.630 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[15] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.463 ns                ;
; 74.642 ns                               ; 148.72 MHz ( period = 6.724 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[18]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.454 ns                ;
; 74.645 ns                               ; 148.79 MHz ( period = 6.721 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[26] ; C5         ; C5       ; 81.366 ns                   ; 81.089 ns                 ; 6.444 ns                ;
; 74.646 ns                               ; 148.81 MHz ( period = 6.720 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[11] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.447 ns                ;
; 74.647 ns                               ; 148.83 MHz ( period = 6.719 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.446 ns                ;
; 74.659 ns                               ; 149.10 MHz ( period = 6.707 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[23]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.434 ns                ;
; 74.667 ns                               ; 149.28 MHz ( period = 6.699 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[2]    ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.426 ns                ;
; 74.685 ns                               ; 149.68 MHz ( period = 6.681 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[11]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.415 ns                ;
; 74.691 ns                               ; 149.81 MHz ( period = 6.675 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[31] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.402 ns                ;
; 74.707 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[5]    ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.389 ns                ;
; 74.710 ns                               ; 150.24 MHz ( period = 6.656 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.392 ns                ;
; 74.721 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; I2S_xmit:J_IQPWM|bit_count[3]    ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.381 ns                ;
; 74.733 ns                               ; 150.76 MHz ( period = 6.633 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.368 ns                ;
; 74.747 ns                               ; 151.08 MHz ( period = 6.619 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.354 ns                ;
; 74.772 ns                               ; 151.65 MHz ( period = 6.594 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[27]   ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.321 ns                ;
; 74.772 ns                               ; 151.65 MHz ( period = 6.594 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[12]           ; C5         ; C5       ; 81.366 ns                   ; 81.138 ns                 ; 6.366 ns                ;
; 74.773 ns                               ; 151.68 MHz ( period = 6.593 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.328 ns                ;
; 74.774 ns                               ; 151.70 MHz ( period = 6.592 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[13]           ; C5         ; C5       ; 81.366 ns                   ; 81.138 ns                 ; 6.364 ns                ;
; 74.776 ns                               ; 151.75 MHz ( period = 6.590 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[29]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.324 ns                ;
; 74.787 ns                               ; 152.00 MHz ( period = 6.579 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[9]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.306 ns                ;
; 74.800 ns                               ; 152.30 MHz ( period = 6.566 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[8]    ; C5         ; C5       ; 81.366 ns                   ; 81.092 ns                 ; 6.292 ns                ;
; 74.813 ns                               ; 152.60 MHz ( period = 6.553 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.283 ns                ;
; 74.842 ns                               ; 153.28 MHz ( period = 6.524 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[28]   ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.258 ns                ;
; 74.857 ns                               ; 153.63 MHz ( period = 6.509 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[8]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.236 ns                ;
; 74.867 ns                               ; 153.87 MHz ( period = 6.499 ns )                    ; I2S_xmit:J_IQPWM|bit_count[1]    ; I2S_xmit:J_IQPWM|TLV_state~12    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.235 ns                ;
; 74.876 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[0]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.226 ns                ;
; 74.880 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[7]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.213 ns                ;
; 74.884 ns                               ; 154.27 MHz ( period = 6.482 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[0]  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.218 ns                ;
; 74.906 ns                               ; 154.80 MHz ( period = 6.460 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~10  ; I2S_xmit:J_LRAudio|last_data[23] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.196 ns                ;
; 74.919 ns                               ; 155.11 MHz ( period = 6.447 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~10    ; I2S_xmit:J_IQPWM|last_data[15]   ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.183 ns                ;
; 74.924 ns                               ; 155.23 MHz ( period = 6.442 ns )                    ; I2S_xmit:J_LRAudio|bit_count[0]  ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.178 ns                ;
; 74.934 ns                               ; 155.47 MHz ( period = 6.432 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[2]  ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.159 ns                ;
; 74.964 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[18] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.129 ns                ;
; 75.003 ns                               ; 157.16 MHz ( period = 6.363 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~12    ; I2S_xmit:J_IQPWM|last_data[1]    ; C5         ; C5       ; 81.366 ns                   ; 81.100 ns                 ; 6.097 ns                ;
; 75.014 ns                               ; 157.43 MHz ( period = 6.352 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[10]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.087 ns                ;
; 75.019 ns                               ; 157.55 MHz ( period = 6.347 ns )                    ; clk_lrclk_gen:lrgen|Brise        ; I2S_xmit:J_IQPWM|TLV_state~10    ; C5         ; C5       ; 81.366 ns                   ; 83.798 ns                 ; 8.779 ns                ;
; 75.027 ns                               ; 157.75 MHz ( period = 6.339 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~11  ; I2S_xmit:J_LRAudio|last_data[16] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.075 ns                ;
; 75.028 ns                               ; 157.78 MHz ( period = 6.338 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[13]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.073 ns                ;
; 75.047 ns                               ; 158.25 MHz ( period = 6.319 ns )                    ; I2S_xmit:J_IQPWM|bit_count[0]    ; I2S_xmit:J_IQPWM|TLV_state~12    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.055 ns                ;
; 75.054 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[17]   ; C5         ; C5       ; 81.366 ns                   ; 81.101 ns                 ; 6.047 ns                ;
; 75.073 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[30] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 6.020 ns                ;
; 75.082 ns                               ; 159.13 MHz ( period = 6.284 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[28]           ; C5         ; C5       ; 81.366 ns                   ; 81.138 ns                 ; 6.056 ns                ;
; 75.083 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[27]           ; C5         ; C5       ; 81.366 ns                   ; 81.138 ns                 ; 6.055 ns                ;
; 75.083 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[15]           ; C5         ; C5       ; 81.366 ns                   ; 81.138 ns                 ; 6.055 ns                ;
; 75.094 ns                               ; 159.44 MHz ( period = 6.272 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[20]   ; C5         ; C5       ; 81.366 ns                   ; 81.096 ns                 ; 6.002 ns                ;
; 75.095 ns                               ; 159.46 MHz ( period = 6.271 ns )                    ; I2S_xmit:J_LRAudio|bit_count[2]  ; I2S_xmit:J_LRAudio|TLV_state~10  ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 6.007 ns                ;
; 75.118 ns                               ; 160.05 MHz ( period = 6.248 ns )                    ; I2S_xmit:J_LRAudio|last_data[19] ; I2S_xmit:J_LRAudio|last_data[19] ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 5.984 ns                ;
; 75.119 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[25] ; C5         ; C5       ; 81.366 ns                   ; 81.093 ns                 ; 5.974 ns                ;
; 75.154 ns                               ; 160.98 MHz ( period = 6.212 ns )                    ; I2S_xmit:J_LRAudio|TLV_state~12  ; I2S_xmit:J_LRAudio|last_data[29] ; C5         ; C5       ; 81.366 ns                   ; 81.079 ns                 ; 5.925 ns                ;
; 75.157 ns                               ; 161.06 MHz ( period = 6.209 ns )                    ; I2S_xmit:J_IQPWM|TLV_state~11    ; I2S_xmit:J_IQPWM|last_data[0]    ; C5         ; C5       ; 81.366 ns                   ; 81.102 ns                 ; 5.945 ns                ;
; 75.160 ns                               ; 161.13 MHz ( period = 6.206 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[5]            ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 5.951 ns                ;
; 75.161 ns                               ; 161.16 MHz ( period = 6.205 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[10]           ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 5.950 ns                ;
; 75.162 ns                               ; 161.19 MHz ( period = 6.204 ns )                    ; C12_rst                          ; cdc_mcp:lra|b_data[1]            ; C5         ; C5       ; 81.366 ns                   ; 81.111 ns                 ; 5.949 ns                ;
; 75.167 ns                               ; 161.32 MHz ( period = 6.199 ns )                    ; C12_rst                          ; cdc_mcp:iqp|b_data[10]           ; C5         ; C5       ; 81.366 ns                   ; 81.160 ns                 ; 5.993 ns                ;
; 75.167 ns                               ; 161.32 MHz ( period = 6.199 ns )                    ; C12_rst                          ; cdc_mcp:iqp|b_data[11]           ; C5         ; C5       ; 81.366 ns                   ; 81.160 ns                 ; 5.993 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.467 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.636 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.500 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.603 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.653 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.450 ns                ;
; 76.818 ns                               ; 219.88 MHz ( period = 4.548 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.284 ns                ;
; 76.818 ns                               ; 219.88 MHz ( period = 4.548 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.284 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.831 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 4.272 ns                ;
; 76.851 ns                               ; 221.48 MHz ( period = 4.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.251 ns                ;
; 76.851 ns                               ; 221.48 MHz ( period = 4.515 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.251 ns                ;
; 77.004 ns                               ; 229.25 MHz ( period = 4.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.098 ns                ;
; 77.004 ns                               ; 229.25 MHz ( period = 4.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 4.098 ns                ;
; 77.182 ns                               ; 239.01 MHz ( period = 4.184 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.920 ns                ;
; 77.182 ns                               ; 239.01 MHz ( period = 4.184 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.920 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.432 ns                               ; 254.19 MHz ( period = 3.934 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.672 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.487 ns                               ; 257.80 MHz ( period = 3.879 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.617 ns                ;
; 77.508 ns                               ; 259.20 MHz ( period = 3.858 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.595 ns                ;
; 77.568 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.535 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.571 ns                               ; 263.50 MHz ( period = 3.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.530 ns                ;
; 77.579 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.522 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.604 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.497 ns                ;
; 77.612 ns                               ; 266.38 MHz ( period = 3.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.489 ns                ;
; 77.704 ns                               ; 273.07 MHz ( period = 3.662 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.400 ns                ;
; 77.704 ns                               ; 273.07 MHz ( period = 3.662 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.400 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.710 ns                               ; 273.52 MHz ( period = 3.656 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.393 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.711 ns                               ; 273.60 MHz ( period = 3.655 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.392 ns                ;
; 77.736 ns                               ; 275.48 MHz ( period = 3.630 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.367 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.757 ns                               ; 277.09 MHz ( period = 3.609 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.344 ns                ;
; 77.764 ns                               ; 277.62 MHz ( period = 3.602 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.340 ns                ;
; 77.764 ns                               ; 277.62 MHz ( period = 3.602 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.340 ns                ;
; 77.765 ns                               ; 277.70 MHz ( period = 3.601 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.336 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.770 ns                               ; 278.09 MHz ( period = 3.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.333 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.771 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.332 ns                ;
; 77.783 ns                               ; 279.10 MHz ( period = 3.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.320 ns                ;
; 77.783 ns                               ; 279.10 MHz ( period = 3.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.320 ns                ;
; 77.838 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.265 ns                ;
; 77.838 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.265 ns                ;
; 77.841 ns                               ; 283.69 MHz ( period = 3.525 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.261 ns                ;
; 77.867 ns                               ; 285.80 MHz ( period = 3.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.237 ns                ;
; 77.867 ns                               ; 285.80 MHz ( period = 3.499 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.237 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.873 ns                               ; 286.29 MHz ( period = 3.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.230 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.874 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.229 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.876 ns                               ; 286.53 MHz ( period = 3.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.228 ns                ;
; 77.904 ns                               ; 288.85 MHz ( period = 3.462 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.199 ns                ;
; 77.907 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.196 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.935 ns                               ; 291.46 MHz ( period = 3.431 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.166 ns                ;
; 77.943 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 3.158 ns                ;
; 77.956 ns                               ; 293.26 MHz ( period = 3.410 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.146 ns                ;
; 77.988 ns                               ; 296.03 MHz ( period = 3.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.115 ns                ;
; 77.995 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.108 ns                ;
; 78.005 ns                               ; 297.53 MHz ( period = 3.361 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 3.097 ns                ;
; 78.015 ns                               ; 298.42 MHz ( period = 3.351 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.088 ns                ;
; 78.053 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.051 ns                ;
; 78.053 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 3.051 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.055 ns                               ; 302.02 MHz ( period = 3.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.048 ns                ;
; 78.056 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.047 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.059 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.044 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.060 ns                               ; 302.48 MHz ( period = 3.306 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.043 ns                ;
; 78.076 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 3.027 ns                ;
; 78.135 ns                               ; 309.50 MHz ( period = 3.231 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.969 ns                ;
; 78.139 ns                               ; 309.89 MHz ( period = 3.227 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.965 ns                ;
; 78.145 ns                               ; 310.46 MHz ( period = 3.221 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.957 ns                ;
; 78.152 ns                               ; 311.14 MHz ( period = 3.214 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.952 ns                ;
; 78.156 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.947 ns                ;
; 78.159 ns                               ; 311.82 MHz ( period = 3.207 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.944 ns                ;
; 78.169 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.932 ns                ;
; 78.178 ns                               ; 313.68 MHz ( period = 3.188 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.924 ns                ;
; 78.202 ns                               ; 316.06 MHz ( period = 3.164 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.101 ns                 ; 2.899 ns                ;
; 78.224 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.879 ns                ;
; 78.227 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.876 ns                ;
; 78.227 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.876 ns                ;
; 78.227 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.876 ns                ;
; 78.232 ns                               ; 319.08 MHz ( period = 3.134 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.871 ns                ;
; 78.234 ns                               ; 319.28 MHz ( period = 3.132 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.869 ns                ;
; 78.247 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.856 ns                ;
; 78.257 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.102 ns                 ; 2.845 ns                ;
; 78.266 ns                               ; 322.58 MHz ( period = 3.100 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.837 ns                ;
; 78.267 ns                               ; 322.68 MHz ( period = 3.099 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.836 ns                ;
; 78.267 ns                               ; 322.68 MHz ( period = 3.099 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.836 ns                ;
; 78.267 ns                               ; 322.68 MHz ( period = 3.099 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.836 ns                ;
; 78.271 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.832 ns                ;
; 78.272 ns                               ; 323.21 MHz ( period = 3.094 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.831 ns                ;
; 78.273 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.831 ns                ;
; 78.273 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.104 ns                 ; 2.831 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.280 ns                               ; 324.04 MHz ( period = 3.086 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.823 ns                ;
; 78.287 ns                               ; 324.78 MHz ( period = 3.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.816 ns                ;
; 78.287 ns                               ; 324.78 MHz ( period = 3.079 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 81.366 ns                   ; 81.103 ns                 ; 2.816 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[0]                           ; NWire_rcv:SPD|tb_width[0]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|bcnt[0]                          ; NWire_xmit:P_IQPWM|bcnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[2]                           ; NWire_rcv:SPD|tb_width[2]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[9]                           ; NWire_rcv:SPD|tb_width[9]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[4]                           ; NWire_rcv:SPD|tb_width[4]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[3]                           ; NWire_rcv:SPD|tb_width[3]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[1]                           ; NWire_rcv:SPD|tb_width[1]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[6]                           ; NWire_rcv:SPD|tb_width[6]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[7]                           ; NWire_rcv:SPD|tb_width[7]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[8]                           ; NWire_rcv:SPD|tb_width[8]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|tb_width[5]                           ; NWire_rcv:SPD|tb_width[5]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~13                           ; NWire_rcv:SPD|TB_state~13             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state~11                           ; NWire_rcv:SPD|TB_state~11             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|bcnt[0]                        ; NWire_xmit:M_LRAudio|bcnt[0]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|data_cnt[0]                           ; NWire_rcv:SPD|data_cnt[0]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~13                         ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|TB_state~11                         ; NWire_rcv:P_MIC|TB_state~11           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~11                          ; NWire_rcv:M_IQ|TB_state~11            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state~13                          ; NWire_rcv:M_IQ|TB_state~13            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|data_cnt[0]                         ; NWire_rcv:P_MIC|data_cnt[0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|data_cnt[0]                          ; NWire_rcv:M_IQ|data_cnt[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|NW_state~12        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state~12                    ; NWire_xmit:M_LRAudio|NW_state~12      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[12]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[14]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[6]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[11]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[5]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.738 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia0                          ; NWire_rcv:SPD|DIFF_CLK.ia1            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; NWire_rcv:M_IQ|rdata[0]                             ; NWire_rcv:M_IQ|idata[0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_rcv:M_IQ|rdata[21]                            ; NWire_rcv:M_IQ|idata[21]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|id[10]                         ; NWire_xmit:M_LRAudio|id[9]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[25]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|rdata[27]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|DBrise                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:P_IQPWM|data_cnt[4]                      ; NWire_xmit:P_IQPWM|data_cnt[4]        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:SPD|DB_LEN[0][9]                          ; NWire_rcv:SPD|DB_LEN[1][9]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][7]                        ; NWire_rcv:P_MIC|DB_LEN[3][7]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|rdata[13]                           ; NWire_rcv:P_MIC|idata[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|id[5]                          ; NWire_xmit:M_LRAudio|id[4]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[7]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[4]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][0]                         ; NWire_rcv:M_IQ|DB_LEN[3][0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DB_LEN[0][6]                          ; NWire_rcv:SPD|DB_LEN[1][6]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|idata[1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq1                     ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:M_LRAudio|id[4]                          ; NWire_xmit:M_LRAudio|id[3]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|rdata[0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:SPD|DB_LEN[0][10]                         ; NWire_rcv:SPD|DB_LEN[1][10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][2]                         ; NWire_rcv:M_IQ|DB_LEN[2][2]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[8]                             ; NWire_rcv:M_IQ|rdata[7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; NWire_rcv:M_IQ|rdata[32]                            ; NWire_rcv:M_IQ|idata[32]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]                ; NWire_xmit:M_LRAudio|id[8]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|id[6]                          ; NWire_xmit:M_LRAudio|id[5]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:SPD|DB_LEN[1][8]                          ; NWire_rcv:SPD|DB_LEN[2][8]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|rdata[45]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[26]                            ; NWire_rcv:M_IQ|rdata[25]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|rdata[32]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|idata[19]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|idata[33]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[10]               ; NWire_xmit:M_LRAudio|id[10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][0]                         ; NWire_rcv:M_IQ|DB_LEN[2][0]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[32]                            ; NWire_rcv:M_IQ|rdata[31]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|rdata[18]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|rdata[33]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][11]                        ; NWire_rcv:M_IQ|DB_LEN[1][11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:M_IQ|rdata[41]                            ; NWire_rcv:M_IQ|idata[41]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|idata[3]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|rdata[8]                            ; NWire_rcv:P_MIC|rdata[7]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|idata[34]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|idata[2]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][3]                        ; NWire_rcv:P_MIC|DB_LEN[3][3]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|idata[46]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|rdata[1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][11]                       ; NWire_rcv:P_MIC|DB_LEN[3][11]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][6]                        ; NWire_rcv:P_MIC|DB_LEN[3][6]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:P_MIC|tb_cnt[13]                          ; NWire_rcv:P_MIC|tb_cnt[13]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|d0                                    ; NWire_rcv:SPD|d1                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|idata[22]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|rdata[14]                             ; NWire_rcv:SPD|rdata[13]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|rdata[21]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[43]                            ; NWire_rcv:M_IQ|rdata[42]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:SPD|rdata[13]                             ; NWire_rcv:SPD|rdata[12]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[43]                            ; NWire_rcv:M_IQ|idata[43]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:P_MIC|rdata[9]                            ; NWire_rcv:P_MIC|rdata[8]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][8]                         ; NWire_rcv:M_IQ|DB_LEN[3][8]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_rcv:SPD|DB_LEN[0][2]                          ; NWire_rcv:SPD|DB_LEN[1][2]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[39]                            ; NWire_rcv:M_IQ|rdata[38]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|DB_LEN[3][13]                        ; NWire_rcv:M_IQ|pass[3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|rdata[39]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][9]                         ; NWire_rcv:M_IQ|DB_LEN[2][9]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[15]                           ; NWire_rcv:P_MIC|rdata[14]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|rdata[23]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|idata[10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:M_IQ|rdata[44]                            ; NWire_rcv:M_IQ|rdata[43]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|rdata[15]                           ; NWire_rcv:P_MIC|idata[15]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; NWire_rcv:P_MIC|d1                                  ; NWire_rcv:P_MIC|d2                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]               ; NWire_xmit:M_LRAudio|id[24]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|rdata[5]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[37]                            ; NWire_rcv:M_IQ|rdata[36]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][12]                        ; NWire_rcv:M_IQ|DB_LEN[1][12]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|idata[6]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|idata[18]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][13]                        ; NWire_rcv:M_IQ|pass[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][11]                        ; NWire_rcv:M_IQ|DB_LEN[3][11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:P_MIC|rdata[11]                           ; NWire_rcv:P_MIC|rdata[10]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[3]                              ; NWire_rcv:SPD|rdata[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[4]                             ; NWire_rcv:M_IQ|rdata[3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|idata[25]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:P_MIC|rdata[6]                            ; NWire_rcv:P_MIC|rdata[5]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|rdata[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|d1                                    ; NWire_rcv:SPD|d2                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][13]                        ; NWire_rcv:M_IQ|DB_LEN[3][13]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|idata[1]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:M_IQ|rdata[4]                             ; NWire_rcv:M_IQ|idata[4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_xmit:M_LRAudio|data_cnt[4]                    ; NWire_xmit:M_LRAudio|data_cnt[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|idata[24]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|rdata[11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[9]                             ; NWire_rcv:M_IQ|rdata[8]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|rdata[13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; NWire_rcv:SPD|DB_LEN[0][0]                          ; NWire_rcv:SPD|DB_LEN[1][0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[16]                            ; NWire_rcv:M_IQ|rdata[15]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|idata[14]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|idata[12]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.765 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|rdata[14]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.769 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][8]                        ; NWire_rcv:P_MIC|DB_LEN[2][8]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.776 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|pass[2]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.781 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|DB_LEN[3][13]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.784 ns                                ; NWire_rcv:P_MIC|TB_state~12                         ; NWire_rcv:P_MIC|TB_state~13           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.786 ns                 ;
; 0.799 ns                                ; NWire_xmit:P_IQPWM|NW_state~12                      ; NWire_xmit:P_IQPWM|irdy               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.889 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.891 ns                 ;
; 0.891 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.893 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.893 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.895 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[9]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.897 ns                 ;
; 0.900 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|idata[3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|idata[27]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.905 ns                                ; NWire_rcv:P_MIC|rdata[0]                            ; NWire_rcv:P_MIC|idata[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.906 ns                                ; NWire_rcv:P_MIC|tb_width[3]                         ; NWire_rcv:P_MIC|tb_width[3]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.906 ns                                ; NWire_rcv:P_MIC|tb_width[11]                        ; NWire_rcv:P_MIC|tb_width[11]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[1]                       ; NWire_xmit:P_IQPWM|dly_cnt[1]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[4]                       ; NWire_xmit:P_IQPWM|dly_cnt[4]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_rcv:M_IQ|rdata[30]                            ; NWire_rcv:M_IQ|idata[30]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; NWire_rcv:M_IQ|rdata[42]                            ; NWire_rcv:M_IQ|idata[42]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.911 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|idata[2]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.912 ns                                ; NWire_rcv:M_IQ|tb_width[10]                         ; NWire_rcv:M_IQ|tb_width[10]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.913 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][10]                        ; NWire_rcv:M_IQ|DB_LEN[1][10]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 0.914 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[23]                 ; NWire_xmit:P_IQPWM|id[23]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.914 ns                                ; NWire_rcv:M_IQ|tb_width[0]                          ; NWire_rcv:M_IQ|tb_width[0]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.914 ns                                ; NWire_rcv:M_IQ|tb_width[2]                          ; NWire_rcv:M_IQ|tb_width[2]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.914 ns                                ; NWire_rcv:P_MIC|tb_width[9]                         ; NWire_rcv:P_MIC|tb_width[9]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.914 ns                                ; NWire_rcv:P_MIC|tb_width[8]                         ; NWire_rcv:P_MIC|tb_width[8]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.916 ns                                ; NWire_xmit:P_IQPWM|id[16]                           ; NWire_xmit:P_IQPWM|id[15]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.917 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]               ; NWire_xmit:M_LRAudio|id[17]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.917 ns                                ; NWire_xmit:P_IQPWM|id[14]                           ; NWire_xmit:P_IQPWM|id[13]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.917 ns                                ; NWire_rcv:P_MIC|d0                                  ; NWire_rcv:P_MIC|d1                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.917 ns                                ; NWire_rcv:P_MIC|tb_width[6]                         ; NWire_rcv:P_MIC|tb_width[6]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.918 ns                                ; NWire_xmit:P_IQPWM|id[22]                           ; NWire_xmit:P_IQPWM|id[21]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.918 ns                                ; NWire_rcv:M_IQ|tb_width[1]                          ; NWire_rcv:M_IQ|tb_width[1]            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.919 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[30]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|id[12]                           ; NWire_xmit:P_IQPWM|id[11]             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[5]                       ; NWire_xmit:P_IQPWM|dly_cnt[5]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[7]                       ; NWire_xmit:P_IQPWM|dly_cnt[7]         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                              ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CC_address[0]                                                                                                     ; CC_address[0]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[1]                                                                                                     ; CC_address[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[2]                                                                                                     ; CC_address[2]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[3]                                                                                                     ; CC_address[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[0]                                                                                      ; NWire_xmit:CCxmit|dly_cnt[0]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                     ; NWire_xmit:CCxmit|dly_cnt[24]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                                            ; NWire_xmit:CCxmit|iack                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state~12                                                                                     ; NWire_xmit:CCxmit|NW_state~12                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                                        ; led_blinker:BLINK_D4|ld[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                                        ; led_blinker:BLINK_D4|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                                   ; led_blinker:BLINK_D4|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state~7                                                                                  ; led_blinker:BLINK_D4|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                   ; led_blinker:BLINK_D1|bit_sel[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                   ; led_blinker:BLINK_D1|bit_sel[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[0]                                                                                        ; led_blinker:BLINK_D1|ld[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~7                                                                                  ; led_blinker:BLINK_D1|LED_state~7                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~6                                                                                  ; led_blinker:BLINK_D1|LED_state~6                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state~5                                                                                  ; led_blinker:BLINK_D1|LED_state~5                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                                       ; IF_count[0]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                                      ; IF_count[28]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|count[0]                                                                                          ; sp_rcv_ctrl:SPC|count[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                                          ; sp_rcv_ctrl:SPC|sp_state                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|outptr[0]                                                                                               ; RFIFO:RXF|outptr[0]                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; cdc_mcp:lra|a_rdy                                                                                                 ; cdc_mcp:lra|a_rdy                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[1]                                                                                        ; async_usb:usb1|FIFO_ADR[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|FIFO_ADR[0]                                                                                        ; async_usb:usb1|FIFO_ADR[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                               ; async_usb:usb1|SLOE                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~13                                                                                       ; NWire_rcv:m_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|TB_state~11                                                                                       ; NWire_rcv:m_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~11                                                                                       ; NWire_rcv:p_ser|TB_state~11                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|TB_state~13                                                                                       ; NWire_rcv:p_ser|TB_state~13                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:m_ser|data_cnt[0]                                                                                       ; NWire_rcv:m_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                                        ; I2S_rcv:J_MIC|b_clk_cnt[0]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:p_ser|data_cnt[0]                                                                                       ; NWire_rcv:p_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[0]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                         ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                          ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                          ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                      ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]               ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]              ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]               ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                                         ; I2S_rcv:J_IQ|b_clk_cnt[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                               ; async_usb:usb1|SLEN                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[7]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[7]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[5]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[5]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[6]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[6]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[4]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[12]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[12]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[13]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[13]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[15]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[15]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[14]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[14]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[10]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[10]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[11]                                                                                  ; async_usb:usb1|Rx_fifo_wdata[11]                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[8]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[8]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[9]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[9]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[1]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[0]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[3]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[3]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|Rx_fifo_wdata[2]                                                                                   ; async_usb:usb1|Rx_fifo_wdata[2]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RFIFO:RXF|usedw[0]                                                                                                ; RFIFO:RXF|usedw[0]                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                     ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|usedw_is_0_dff   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~12                                                                                                  ; IF_SYNC_state~12                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~11                                                                                                  ; IF_SYNC_state~11                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state~13                                                                                                  ; IF_SYNC_state~13                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                      ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                      ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                             ; async_usb:usb1|ep_sel                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[16]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[14]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.733 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[19]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.733 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xr1                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.734 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[37]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[4]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[34]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[10]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[15]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[24]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; cdc_sync:cdc_clr|q1[0]                                                                                            ; cdc_sync:cdc_clr|sigb[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.737 ns                                ; IF_frequency[8][31]                                                                                               ; NWire_xmit:CCxmit|id[53]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; I2S_rcv:J_MIC|d0                                                                                                  ; I2S_rcv:J_MIC|d1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.737 ns                                ; IF_RESET.i0                                                                                                       ; IF_rst                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.738 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[0]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[0]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[21]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.739 ns                                ; I2S_rcv:J_IQ|bc0                                                                                                  ; I2S_rcv:J_IQ|bc1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; NWire_rcv:p_ser|rdata[0]                                                                                          ; NWire_rcv:p_ser|idata[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[12]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.740 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                    ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; debounce:de_dash|pb_history[1]                                                                                    ; debounce:de_dash|pb_history[2]                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[5]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[5]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[6]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[6]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[45]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[18]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; IF_frequency[8][30]                                                                                               ; NWire_xmit:CCxmit|id[52]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; cdc_mcp:lra|cdc_sync:ack|sigb[0]                                                                                  ; cdc_mcp:lra|a_rdy                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; I2S_rcv:J_MIC|temp_data[4]                                                                                        ; I2S_rcv:J_MIC|temp_data[5]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; I2S_rcv:J_MIC|temp_data[1]                                                                                        ; I2S_rcv:J_MIC|temp_data[2]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[38]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[44]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; I2S_rcv:J_IQ|temp_data[13]                                                                                        ; I2S_rcv:J_IQ|temp_data[14]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[27]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[35]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; I2S_rcv:J_IQ|d1                                                                                                   ; I2S_rcv:J_IQ|d2                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; I2S_rcv:J_MIC|temp_data[11]                                                                                       ; I2S_rcv:J_MIC|temp_data[12]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; I2S_rcv:J_IQ|temp_data[3]                                                                                         ; I2S_rcv:J_IQ|temp_data[4]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; I2S_rcv:J_IQ|d2                                                                                                   ; I2S_rcv:J_IQ|temp_data[0]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[31]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[26]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[11]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[41]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[6]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:CCxmit|id[4]                                                                                           ; NWire_xmit:CCxmit|id[3]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I2S_rcv:J_MIC|temp_data[12]                                                                                       ; I2S_rcv:J_MIC|temp_data[13]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I2S_rcv:J_MIC|temp_data[0]                                                                                        ; I2S_rcv:J_MIC|temp_data[1]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:m_ser|rdata[3]                                                                                          ; NWire_rcv:m_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.746 ns                                ; debounce:de_PTT|pb_history[1]                                                                                     ; debounce:de_PTT|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[5]                                                                                           ; NWire_xmit:CCxmit|id[4]                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; RFIFO:RXF|mem_0_bypass[25]                                                                                        ; RFIFO:RXF|q[2]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; I2S_rcv:J_IQ|temp_data[19]                                                                                        ; I2S_rcv:J_IQ|temp_data[20]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:p_ser|rdata[11]                                                                                         ; NWire_rcv:p_ser|idata[11]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; I2S_rcv:J_MIC|temp_data[8]                                                                                        ; I2S_rcv:J_MIC|temp_data[9]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:p_ser|rdata[9]                                                                                          ; NWire_rcv:p_ser|idata[9]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[1]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[1]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:P_MIC|DIFF_CLK.xd0[3]                                                                                   ; NWire_rcv:P_MIC|DIFF_CLK.xd1[3]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:CCxmit|id[15]                                                                                          ; NWire_xmit:CCxmit|id[14]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                   ; NWire_rcv:M_IQ|DIFF_CLK.xd1[22]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; I2S_rcv:J_IQ|temp_data[14]                                                                                        ; I2S_rcv:J_IQ|temp_data[15]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:p_ser|rdata[10]                                                                                         ; NWire_rcv:p_ser|idata[10]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; RFIFO:RXF|mem_0_bypass[33]                                                                                        ; RFIFO:RXF|q[10]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; I2S_rcv:J_IQ|temp_data[9]                                                                                         ; I2S_rcv:J_IQ|temp_data[10]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; I2S_rcv:J_IQ|temp_data[1]                                                                                         ; I2S_rcv:J_IQ|temp_data[2]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                     ; NWire_rcv:SPD|DIFF_CLK.xd1[7]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.751 ns                                ; RFIFO:RXF|mem_0_bypass[36]                                                                                        ; RFIFO:RXF|q[13]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_IQ|temp_data[10]                                                                                        ; I2S_rcv:J_IQ|temp_data[11]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_IQ|temp_data[2]                                                                                         ; I2S_rcv:J_IQ|temp_data[3]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; debounce:de_dot|pb_history[1]                                                                                     ; debounce:de_dot|pb_history[2]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_IQ|temp_data[12]                                                                                        ; I2S_rcv:J_IQ|temp_data[13]                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; I2S_rcv:J_MIC|temp_data[9]                                                                                        ; I2S_rcv:J_MIC|temp_data[10]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:m_ser|DBrise                                                                                            ; NWire_rcv:m_ser|data_cnt[0]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; debounce:de_PTT|pb_history[0]                                                                                     ; debounce:de_PTT|pb_history[1]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; I2S_rcv:J_MIC|temp_data[13]                                                                                       ; I2S_rcv:J_MIC|temp_data[14]                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; I2S_rcv:J_IQ|temp_data[0]                                                                                         ; I2S_rcv:J_IQ|temp_data[1]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; debounce:de_dash|pb_history[3]                                                                                    ; debounce:de_dash|clean_pb                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_xmit:CCxmit|data_cnt[5]                                                                                     ; NWire_xmit:CCxmit|data_cnt[5]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:p_ser|data_cnt[0]                                                                                       ; NWire_rcv:p_ser|rcv_flag                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:p_ser|rdata[17]                                                                                         ; NWire_rcv:p_ser|idata[17]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[13]                                                                                         ; NWire_rcv:p_ser|rdata[12]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[16]                                                                                         ; NWire_rcv:p_ser|idata[16]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[3]                                                                                          ; NWire_rcv:p_ser|idata[3]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:p_ser|rdata[2]                                                                                          ; NWire_rcv:p_ser|idata[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[19]                                                                                         ; NWire_rcv:p_ser|idata[19]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:m_ser|rdata[0]                                                                                          ; NWire_rcv:m_ser|idata[0]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:p_ser|rdata[13]                                                                                         ; NWire_rcv:p_ser|idata[13]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[16]                                                                                         ; NWire_rcv:p_ser|rdata[15]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[14]                                                                                         ; NWire_rcv:p_ser|idata[14]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:p_ser|rdata[15]                                                                                         ; NWire_rcv:p_ser|idata[15]                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; CC_address[2]                                                                                                     ; CC_address[3]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:p_ser|DB_LEN[1][17]                                                                                     ; NWire_rcv:p_ser|DB_LEN[2][17]                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                    ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; NWire_rcv:m_ser|rdata[5]                                                                                          ; NWire_rcv:m_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.760 ns                                ; NWire_rcv:m_ser|rdata[2]                                                                                          ; NWire_rcv:m_ser|idata[2]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.761 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7] ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.763 ns                                ; NWire_rcv:p_ser|rdata[5]                                                                                          ; NWire_rcv:p_ser|idata[5]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[0]                                                                                      ; Tx_fifo_ctrl:TXFC|tx_addr[1]                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; debounce:de_dot|count[18]                                                                                         ; debounce:de_dot|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; async_usb:usb1|ep_sel                                                                                             ; async_usb:usb1|Tx_fifo_rreq                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.764 ns                                ; debounce:de_PTT|count[18]                                                                                         ; debounce:de_PTT|clean_pb                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.766 ns                                ; NWire_rcv:p_ser|rdata[7]                                                                                          ; NWire_rcv:p_ser|idata[7]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.768 ns                                ; pulsegen:CC_p|p1                                                                                                  ; CC_address[0]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; NWire_rcv:p_ser|rdata[1]                                                                                          ; NWire_rcv:p_ser|idata[1]                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.773 ns                                ; I2S_rcv:J_MIC|d1                                                                                                  ; I2S_rcv:J_MIC|d2                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.774 ns                                ; CC_address[0]                                                                                                     ; CC_address[1]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.775 ns                                ; led_blinker:BLINK_D4|led_cnt[4]                                                                                   ; led_blinker:BLINK_D4|led_cnt[4]                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; 0.775 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                    ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.777 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                               ;                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C5'                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_IQPWM|bit_count[1]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[1]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|BCLK                           ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:lrgen|LRCLK                           ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clk_lrclk_gen:clrgen|LRCLK                          ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 1.037 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[1]                    ; clk_lrclk_gen:clrgen|Bfall        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.039 ns                 ;
; 1.056 ns                                ; I2S_xmit:J_IQPWM|last_data[9]                       ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.062 ns                 ;
; 1.090 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Bfall        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.092 ns                 ;
; 1.091 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|Brise        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.093 ns                 ;
; 1.160 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.164 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.170 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.178 ns                                ; I2S_xmit:J_LRAudio|TLV_state~11                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.212 ns                                ; I2S_xmit:J_IQPWM|data[8]                            ; I2S_xmit:J_IQPWM|data[9]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; I2S_xmit:J_IQPWM|last_data[19]                      ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.219 ns                 ;
; 1.213 ns                                ; I2S_xmit:J_LRAudio|last_data[19]                    ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; I2S_xmit:J_IQPWM|last_data[18]                      ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.223 ns                 ;
; 1.217 ns                                ; C12_RESET.c0                                        ; C12_rst                           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.219 ns                                ; I2S_xmit:J_IQPWM|last_data[17]                      ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.220 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[3]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; I2S_xmit:J_IQPWM|TLV_state~11                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.228 ns                                ; I2S_xmit:J_IQPWM|bit_count[0]                       ; I2S_xmit:J_IQPWM|bit_count[1]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.231 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; I2S_xmit:J_IQPWM|last_data[16]                      ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.236 ns                                ; I2S_xmit:J_LRAudio|last_data[16]                    ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.238 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.254 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Brise         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.254 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.368 ns                                ; clk_lrclk_gen:clrgen|Brise                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.370 ns                 ;
; 1.375 ns                                ; I2S_xmit:J_LRAudio|last_data[0]                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.377 ns                 ;
; 1.375 ns                                ; I2S_xmit:J_LRAudio|data[3]                          ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.377 ns                 ;
; 1.380 ns                                ; I2S_xmit:J_LRAudio|data[7]                          ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.382 ns                 ;
; 1.380 ns                                ; cdc_mcp:lra|cdc_sync:rdy|q1[0]                      ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.382 ns                 ;
; 1.381 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.383 ns                 ;
; 1.383 ns                                ; I2S_xmit:J_IQPWM|data[12]                           ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.385 ns                 ;
; 1.386 ns                                ; cdc_sync:cdc_jack|q1[0]                             ; cdc_sync:cdc_jack|sigb[0]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.388 ns                 ;
; 1.387 ns                                ; I2S_xmit:J_IQPWM|data[4]                            ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.387 ns                                ; I2S_xmit:J_LRAudio|bit_count[0]                     ; I2S_xmit:J_LRAudio|bit_count[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.390 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[1]                    ; clk_lrclk_gen:clrgen|Brise        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.392 ns                 ;
; 1.396 ns                                ; I2S_xmit:J_LRAudio|data[9]                          ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.398 ns                 ;
; 1.398 ns                                ; I2S_xmit:J_LRAudio|data[2]                          ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.400 ns                 ;
; 1.398 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|Bfall         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.400 ns                 ;
; 1.401 ns                                ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]                    ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.403 ns                                ; I2S_xmit:J_IQPWM|data[3]                            ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.405 ns                 ;
; 1.407 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.409 ns                 ;
; 1.408 ns                                ; I2S_xmit:J_IQPWM|last_data[3]                       ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.409 ns                 ;
; 1.408 ns                                ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]                      ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.410 ns                 ;
; 1.415 ns                                ; I2S_xmit:J_IQPWM|data[7]                            ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.417 ns                 ;
; 1.419 ns                                ; I2S_xmit:J_LRAudio|data[5]                          ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.421 ns                 ;
; 1.433 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[7]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.435 ns                 ;
; 1.434 ns                                ; I2S_xmit:J_IQPWM|last_data[0]                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.436 ns                 ;
; 1.438 ns                                ; I2S_xmit:J_IQPWM|obit                               ; I2S_xmit:J_IQPWM|outbit           ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.441 ns                 ;
; 1.446 ns                                ; I2S_xmit:J_IQPWM|data[0]                            ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.000 ns                   ; 1.446 ns                 ;
; 1.446 ns                                ; I2S_xmit:J_IQPWM|data[10]                           ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.448 ns                 ;
; 1.446 ns                                ; I2S_xmit:J_LRAudio|data[12]                         ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.448 ns                 ;
; 1.446 ns                                ; I2S_xmit:J_LRAudio|data[14]                         ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.448 ns                 ;
; 1.446 ns                                ; cdc_mcp:dfs|b_data_ack                              ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.448 ns                 ;
; 1.447 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[15]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.447 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.455 ns                                ; C12_rst                                             ; cdc_sync:cdc_jack|q1[0]           ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.457 ns                 ;
; 1.458 ns                                ; C12_rst                                             ; cdc_mcp:iqp|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; I2S_xmit:J_LRAudio|obit                             ; I2S_xmit:J_LRAudio|outbit         ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.461 ns                 ;
; 1.459 ns                                ; C12_rst                                             ; cdc_mcp:iqp|pulsegen:pls|p1       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.461 ns                 ;
; 1.461 ns                                ; C12_rst                                             ; cdc_sync:cdc_jack|sigb[0]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.463 ns                 ;
; 1.463 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[2]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[2]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.463 ns                                ; C12_rst                                             ; cdc_mcp:dfs|b_data_ack            ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.464 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|sigb[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.466 ns                 ;
; 1.464 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK         ; C5         ; C5       ; 0.000 ns                   ; -0.008 ns                  ; 1.456 ns                 ;
; 1.466 ns                                ; I2S_xmit:J_IQPWM|data[15]                           ; I2S_xmit:J_IQPWM|obit             ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.470 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[9]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.470 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[1]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[1]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.472 ns                 ;
; 1.472 ns                                ; I2S_xmit:J_IQPWM|data[13]                           ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.474 ns                 ;
; 1.473 ns                                ; I2S_xmit:J_IQPWM|data[1]                            ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.475 ns                 ;
; 1.475 ns                                ; I2S_xmit:J_IQPWM|data[11]                           ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.477 ns                 ;
; 1.476 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.478 ns                 ;
; 1.477 ns                                ; I2S_xmit:J_IQPWM|data[9]                            ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.477 ns                                ; I2S_xmit:J_LRAudio|data[13]                         ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.478 ns                                ; I2S_xmit:J_LRAudio|last_data[13]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.015 ns                   ; 1.493 ns                 ;
; 1.481 ns                                ; I2S_xmit:J_LRAudio|data[6]                          ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.483 ns                 ;
; 1.482 ns                                ; I2S_xmit:J_IQPWM|data[6]                            ; I2S_xmit:J_IQPWM|data[7]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.482 ns                                ; I2S_xmit:J_LRAudio|last_data[2]                     ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.483 ns                 ;
; 1.482 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.483 ns                                ; I2S_xmit:J_LRAudio|last_data[11]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.484 ns                 ;
; 1.484 ns                                ; I2S_xmit:J_LRAudio|last_data[8]                     ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.485 ns                 ;
; 1.486 ns                                ; I2S_xmit:J_LRAudio|last_data[20]                    ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.491 ns                 ;
; 1.495 ns                                ; C12_rst                                             ; cdc_mcp:lra|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.497 ns                 ;
; 1.499 ns                                ; I2S_xmit:J_LRAudio|data[1]                          ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.501 ns                 ;
; 1.500 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|BCLK         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.502 ns                 ;
; 1.502 ns                                ; C12_rst                                             ; cdc_mcp:dfs|cdc_sync:rdy|q1[0]    ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.502 ns                                ; clk_lrclk_gen:clrgen|BCLK_cnt[0]                    ; clk_lrclk_gen:clrgen|BCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.512 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[4]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.514 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|data[0]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.518 ns                                ; I2S_xmit:J_IQPWM|last_data[24]                      ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.523 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[14]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.523 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[0]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.525 ns                 ;
; 1.524 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.526 ns                 ;
; 1.526 ns                                ; I2S_xmit:J_LRAudio|data[8]                          ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.526 ns                                ; I2S_xmit:J_LRAudio|data[11]                         ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.527 ns                                ; I2S_xmit:J_IQPWM|data[2]                            ; I2S_xmit:J_IQPWM|data[3]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.527 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[13]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.527 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[11]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.529 ns                                ; I2S_xmit:J_IQPWM|data[5]                            ; I2S_xmit:J_IQPWM|data[6]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; I2S_xmit:J_IQPWM|last_data[13]                      ; I2S_xmit:J_IQPWM|data[13]         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.531 ns                 ;
; 1.533 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.533 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.533 ns                                ; clk_lrclk_gen:clrgen|Bfall                          ; clk_lrclk_gen:clrgen|LRCLK_cnt[0] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.536 ns                                ; I2S_xmit:J_LRAudio|data[4]                          ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.538 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|bit_count[0]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.540 ns                 ;
; 1.547 ns                                ; I2S_xmit:J_LRAudio|last_data[26]                    ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.552 ns                 ;
; 1.549 ns                                ; I2S_xmit:J_LRAudio|last_data[15]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.550 ns                 ;
; 1.555 ns                                ; I2S_xmit:J_LRAudio|TLV_state~10                     ; I2S_xmit:J_LRAudio|data[0]        ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.557 ns                 ;
; 1.559 ns                                ; I2S_xmit:J_IQPWM|TLV_state~10                       ; I2S_xmit:J_IQPWM|bit_count[0]     ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.561 ns                 ;
; 1.564 ns                                ; I2S_xmit:J_LRAudio|last_data[18]                    ; I2S_xmit:J_LRAudio|data[2]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.565 ns                 ;
; 1.564 ns                                ; I2S_xmit:J_LRAudio|last_data[24]                    ; I2S_xmit:J_LRAudio|data[8]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.565 ns                 ;
; 1.566 ns                                ; I2S_xmit:J_LRAudio|last_data[30]                    ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.567 ns                 ;
; 1.569 ns                                ; I2S_xmit:J_LRAudio|last_data[31]                    ; I2S_xmit:J_LRAudio|data[15]       ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.570 ns                 ;
; 1.577 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.579 ns                 ;
; 1.579 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.581 ns                 ;
; 1.580 ns                                ; clk_lrclk_gen:lrgen|Bfall                           ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.582 ns                 ;
; 1.584 ns                                ; C12_rst                                             ; C12_cgen_rst                      ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.586 ns                 ;
; 1.586 ns                                ; I2S_xmit:J_LRAudio|last_data[25]                    ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.587 ns                 ;
; 1.588 ns                                ; I2S_xmit:J_IQPWM|last_data[26]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.598 ns                 ;
; 1.591 ns                                ; I2S_xmit:J_IQPWM|last_data[31]                      ; I2S_xmit:J_IQPWM|data[15]         ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.601 ns                 ;
; 1.597 ns                                ; I2S_xmit:J_LRAudio|last_data[17]                    ; I2S_xmit:J_LRAudio|data[1]        ; C5         ; C5       ; 0.000 ns                   ; 0.042 ns                   ; 1.639 ns                 ;
; 1.597 ns                                ; I2S_xmit:J_LRAudio|data[15]                         ; I2S_xmit:J_LRAudio|obit           ; C5         ; C5       ; 0.000 ns                   ; 0.011 ns                   ; 1.608 ns                 ;
; 1.599 ns                                ; I2S_xmit:J_IQPWM|last_data[21]                      ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.602 ns                 ;
; 1.599 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.619 ns                 ;
; 1.606 ns                                ; I2S_xmit:J_LRAudio|last_data[21]                    ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.042 ns                   ; 1.648 ns                 ;
; 1.614 ns                                ; I2S_xmit:J_LRAudio|last_data[29]                    ; I2S_xmit:J_LRAudio|data[13]       ; C5         ; C5       ; 0.000 ns                   ; 0.015 ns                   ; 1.629 ns                 ;
; 1.616 ns                                ; I2S_xmit:J_IQPWM|last_data[27]                      ; I2S_xmit:J_IQPWM|data[11]         ; C5         ; C5       ; 0.000 ns                   ; 0.009 ns                   ; 1.625 ns                 ;
; 1.616 ns                                ; I2S_xmit:J_LRAudio|last_data[27]                    ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.015 ns                   ; 1.631 ns                 ;
; 1.617 ns                                ; I2S_xmit:J_IQPWM|last_data[28]                      ; I2S_xmit:J_IQPWM|data[12]         ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.619 ns                 ;
; 1.623 ns                                ; I2S_xmit:J_LRAudio|last_data[28]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.015 ns                   ; 1.638 ns                 ;
; 1.647 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.656 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[1]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[4]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[9]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.711 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.711 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[3]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.713 ns                 ;
; 1.715 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[1] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.733 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.742 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.755 ns                                ; I2S_xmit:J_LRAudio|data[10]                         ; I2S_xmit:J_LRAudio|data[11]       ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.757 ns                 ;
; 1.761 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.763 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.783 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[5]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[10]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[12]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[14]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.792 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[5]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[7]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.797 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[2]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.799 ns                 ;
; 1.801 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[2] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.818 ns                                ; I2S_xmit:J_LRAudio|last_data[12]                    ; I2S_xmit:J_LRAudio|data[12]       ; C5         ; C5       ; 0.000 ns                   ; 0.015 ns                   ; 1.833 ns                 ;
; 1.819 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[1]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[4] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.828 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[0]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[3]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.830 ns                 ;
; 1.829 ns                                ; C12_cgen_rst                                        ; clk_lrclk_gen:clrgen|BCLK_cnt[0]  ; C5         ; C5       ; 0.000 ns                   ; 0.012 ns                   ; 1.841 ns                 ;
; 1.839 ns                                ; I2S_xmit:J_LRAudio|last_data[9]                     ; I2S_xmit:J_LRAudio|data[9]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.840 ns                 ;
; 1.842 ns                                ; I2S_xmit:J_IQPWM|last_data[1]                       ; I2S_xmit:J_IQPWM|data[1]          ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.844 ns                 ;
; 1.852 ns                                ; I2S_xmit:J_LRAudio|last_data[6]                     ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.853 ns                 ;
; 1.860 ns                                ; I2S_xmit:J_LRAudio|last_data[5]                     ; I2S_xmit:J_LRAudio|data[5]        ; C5         ; C5       ; 0.000 ns                   ; 0.042 ns                   ; 1.902 ns                 ;
; 1.866 ns                                ; I2S_xmit:J_LRAudio|last_data[14]                    ; I2S_xmit:J_LRAudio|data[14]       ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.871 ns                 ;
; 1.875 ns                                ; I2S_xmit:J_IQPWM|last_data[5]                       ; I2S_xmit:J_IQPWM|data[5]          ; C5         ; C5       ; 0.000 ns                   ; 0.006 ns                   ; 1.881 ns                 ;
; 1.875 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[4]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.895 ns                 ;
; 1.877 ns                                ; I2S_xmit:J_IQPWM|last_data[10]                      ; I2S_xmit:J_IQPWM|data[10]         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.878 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[10]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[13]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[8]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[11]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[3]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[6]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.878 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[12]                    ; clk_lrclk_gen:lrgen|BCLK_cnt[15]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.880 ns                 ;
; 1.885 ns                                ; I2S_xmit:J_LRAudio|last_data[3]                     ; I2S_xmit:J_LRAudio|data[3]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.886 ns                 ;
; 1.887 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK_cnt[3] ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.889 ns                 ;
; 1.892 ns                                ; I2S_xmit:J_LRAudio|last_data[7]                     ; I2S_xmit:J_LRAudio|data[7]        ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.893 ns                 ;
; 1.896 ns                                ; clk_lrclk_gen:lrgen|BCLK_cnt[6]                     ; clk_lrclk_gen:lrgen|BCLK_cnt[8]   ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.896 ns                                ; clk_lrclk_gen:lrgen|LRCLK_cnt[2]                    ; clk_lrclk_gen:lrgen|LRCLK_cnt[4]  ; C5         ; C5       ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.902 ns                                ; I2S_xmit:J_IQPWM|last_data[2]                       ; I2S_xmit:J_IQPWM|data[2]          ; C5         ; C5       ; 0.000 ns                   ; 0.009 ns                   ; 1.911 ns                 ;
; 1.902 ns                                ; I2S_xmit:J_LRAudio|last_data[4]                     ; I2S_xmit:J_LRAudio|data[4]        ; C5         ; C5       ; 0.000 ns                   ; 0.005 ns                   ; 1.907 ns                 ;
; 1.907 ns                                ; clk_lrclk_gen:clrgen|LRCLK_cnt[0]                   ; clk_lrclk_gen:clrgen|LRCLK        ; C5         ; C5       ; 0.000 ns                   ; 0.020 ns                   ; 1.927 ns                 ;
; 1.909 ns                                ; I2S_xmit:J_IQPWM|last_data[8]                       ; I2S_xmit:J_IQPWM|data[8]          ; C5         ; C5       ; 0.000 ns                   ; 0.010 ns                   ; 1.919 ns                 ;
; 1.910 ns                                ; I2S_xmit:J_LRAudio|last_data[10]                    ; I2S_xmit:J_LRAudio|data[10]       ; C5         ; C5       ; 0.000 ns                   ; 0.045 ns                   ; 1.955 ns                 ;
; 1.912 ns                                ; I2S_xmit:J_IQPWM|last_data[14]                      ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.001 ns                   ; 1.913 ns                 ;
; 1.914 ns                                ; I2S_xmit:J_IQPWM|last_data[4]                       ; I2S_xmit:J_IQPWM|data[4]          ; C5         ; C5       ; 0.000 ns                   ; 0.003 ns                   ; 1.917 ns                 ;
; 1.915 ns                                ; I2S_xmit:J_LRAudio|last_data[1]                     ; I2S_xmit:J_LRAudio|data[1]        ; C5         ; C5       ; 0.000 ns                   ; 0.042 ns                   ; 1.957 ns                 ;
; 1.916 ns                                ; I2S_xmit:J_IQPWM|last_data[30]                      ; I2S_xmit:J_IQPWM|data[14]         ; C5         ; C5       ; 0.000 ns                   ; 0.009 ns                   ; 1.925 ns                 ;
; 1.937 ns                                ; I2S_xmit:J_LRAudio|last_data[22]                    ; I2S_xmit:J_LRAudio|data[6]        ; C5         ; C5       ; 0.000 ns                   ; 0.042 ns                   ; 1.979 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.749 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.765 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.916 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.927 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.935 ns                 ;
; 0.936 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.994 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 0.995 ns                 ;
; 1.050 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.052 ns                 ;
; 1.067 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.068 ns                 ;
; 1.071 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.073 ns                 ;
; 1.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.130 ns                 ;
; 1.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.130 ns                 ;
; 1.213 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.214 ns                 ;
; 1.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.215 ns                 ;
; 1.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.223 ns                 ;
; 1.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.224 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.226 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.227 ns                 ;
; 1.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.321 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.323 ns                 ;
; 1.384 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.387 ns                 ;
; 1.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.394 ns                 ;
; 1.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.513 ns                 ;
; 1.522 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.546 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.549 ns                 ;
; 1.572 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.573 ns                 ;
; 1.573 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.574 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.657 ns                 ;
; 1.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.796 ns                 ;
; 1.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.913 ns                 ;
; 1.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.935 ns                 ;
; 1.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.938 ns                 ;
; 1.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.968 ns                 ;
; 1.972 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.974 ns                 ;
; 1.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 1.993 ns                 ;
; 2.096 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.099 ns                 ;
; 2.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.114 ns                 ;
; 2.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.179 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.210 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.213 ns                 ;
; 2.251 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.253 ns                 ;
; 2.254 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.256 ns                 ;
; 2.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.277 ns                 ;
; 2.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.278 ns                 ;
; 2.311 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.313 ns                 ;
; 2.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.322 ns                 ;
; 2.341 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.344 ns                 ;
; 2.363 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.365 ns                 ;
; 2.382 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.384 ns                 ;
; 2.399 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.401 ns                 ;
; 2.402 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.404 ns                 ;
; 2.407 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.409 ns                 ;
; 2.417 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.419 ns                 ;
; 2.417 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.419 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.440 ns                 ;
; 2.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.444 ns                 ;
; 2.495 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.497 ns                 ;
; 2.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.500 ns                 ;
; 2.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.500 ns                 ;
; 2.501 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.503 ns                 ;
; 2.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.503 ns                 ;
; 2.503 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.505 ns                 ;
; 2.527 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.530 ns                 ;
; 2.556 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.558 ns                 ;
; 2.567 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.568 ns                 ;
; 2.575 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.578 ns                 ;
; 2.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.593 ns                 ;
; 2.648 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.652 ns                 ;
; 2.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.657 ns                 ;
; 2.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.657 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.673 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.676 ns                 ;
; 2.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.684 ns                 ;
; 2.680 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.684 ns                 ;
; 2.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.707 ns                 ;
; 2.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.746 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.757 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.760 ns                 ;
; 2.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.768 ns                 ;
; 2.764 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.768 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.771 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.771 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.771 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.771 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.771 ns                 ;
; 2.772 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.775 ns                 ;
; 2.775 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.778 ns                 ;
; 2.777 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.779 ns                 ;
; 2.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.788 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.816 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.820 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.823 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.831 ns                 ;
; 2.827 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.831 ns                 ;
; 2.829 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.832 ns                 ;
; 2.843 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.845 ns                 ;
; 2.853 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.856 ns                 ;
; 2.866 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.869 ns                 ;
; 2.868 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.871 ns                 ;
; 2.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.876 ns                 ;
; 2.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.876 ns                 ;
; 2.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.876 ns                 ;
; 2.876 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.879 ns                 ;
; 2.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.899 ns                 ;
; 2.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.924 ns                 ;
; 2.931 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.932 ns                 ;
; 2.941 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.944 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 2.948 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.952 ns                 ;
; 2.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.957 ns                 ;
; 2.961 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.965 ns                 ;
; 2.965 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.969 ns                 ;
; 3.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.027 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.040 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.043 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.044 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.048 ns                 ;
; 3.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.051 ns                 ;
; 3.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.051 ns                 ;
; 3.085 ns                                ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.088 ns                 ;
; 3.095 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.097 ns                 ;
; 3.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.108 ns                 ;
; 3.144 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.146 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.158 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.165 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.166 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.196 ns                 ;
; 3.196 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.199 ns                 ;
; 3.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.226 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                      ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                           ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 8.475 ns   ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 8.475 ns   ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 8.232 ns   ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A   ; None         ; 8.043 ns   ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 8.039 ns   ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 8.003 ns   ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 8.003 ns   ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 7.894 ns   ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A   ; None         ; 7.677 ns   ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A   ; None         ; 7.673 ns   ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 7.652 ns   ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A   ; None         ; 7.573 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A   ; None         ; 7.349 ns   ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A   ; None         ; 7.293 ns   ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A   ; None         ; 7.140 ns   ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 6.774 ns   ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A   ; None         ; 6.762 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 6.713 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 6.668 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 6.528 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 6.514 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 6.446 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 6.437 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 6.286 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 5.950 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A   ; None         ; 5.928 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A   ; None         ; 5.827 ns   ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 5.824 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A   ; None         ; 5.813 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A   ; None         ; 5.721 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A   ; None         ; 5.514 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A   ; None         ; 5.496 ns   ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A   ; None         ; 5.380 ns   ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A   ; None         ; 5.351 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A   ; None         ; 5.327 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A   ; None         ; 5.319 ns   ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A   ; None         ; 5.287 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A   ; None         ; 5.286 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A   ; None         ; 5.273 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A   ; None         ; 5.266 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 5.263 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A   ; None         ; 5.226 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A   ; None         ; 5.009 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A   ; None         ; 4.982 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A   ; None         ; 4.965 ns   ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 4.955 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A   ; None         ; 4.937 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A   ; None         ; 4.854 ns   ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A   ; None         ; 4.852 ns   ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A   ; None         ; 4.668 ns   ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A   ; None         ; 4.641 ns   ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 4.535 ns   ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A   ; None         ; 4.254 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A   ; None         ; 4.216 ns   ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A   ; None         ; 4.134 ns   ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A   ; None         ; 4.065 ns   ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A   ; None         ; 4.059 ns   ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A   ; None         ; 4.040 ns   ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A   ; None         ; 3.852 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A   ; None         ; 3.785 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A   ; None         ; 3.785 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A   ; None         ; 3.783 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A   ; None         ; 3.766 ns   ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A   ; None         ; 3.742 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A   ; None         ; 3.705 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A   ; None         ; 3.480 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A   ; None         ; 3.476 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A   ; None         ; 3.316 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A   ; None         ; 3.315 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A   ; None         ; 3.315 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A   ; None         ; 1.652 ns   ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
+-------+--------------+------------+------------+--------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                             ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 19.137 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.748 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.622 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.560 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.518 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.444 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.376 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 18.188 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.977 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.798 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.780 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.599 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.401 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.327 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 17.190 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.976 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.919 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.868 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.856 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.801 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.790 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.754 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.728 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.703 ns  ; led_blinker:BLINK_D1|LED_state~5                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.325 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.294 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.247 ns  ; led_blinker:BLINK_D1|LED_state~6                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 16.217 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.604 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.491 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.454 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.382 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 15.358 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.306 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.155 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 15.118 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.999 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.909 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 14.902 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.713 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.540 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.131 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 14.027 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.976 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.847 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.820 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.807 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.605 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.564 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.376 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 13.375 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.981 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.680 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 12.543 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.480 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 12.451 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 12.436 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 12.373 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 12.327 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                              ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 12.317 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0   ; IF_clk     ;
; N/A   ; None         ; 12.305 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 12.267 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 12.103 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.959 ns  ; led_blinker:BLINK_D4|LED_state~6                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.958 ns  ; I2S_xmit:J_IQPWM|outbit                                                                                                                         ; C12          ; C5         ;
; N/A   ; None         ; 11.808 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.724 ns  ; I2S_xmit:J_LRAudio|outbit                                                                                                                       ; C4           ; C5         ;
; N/A   ; None         ; 11.709 ns  ; IF_conf[1]                                                                                                                                      ; C48_clk      ; IF_clk     ;
; N/A   ; None         ; 11.693 ns  ; led_blinker:BLINK_D4|LED_state~5                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.649 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.597 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.587 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 11.553 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 11.549 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 11.491 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 11.489 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 11.483 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                         ; SPI_SO       ; SPI_SCK    ;
; N/A   ; None         ; 11.458 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 11.423 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 11.417 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 11.245 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 11.242 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 11.233 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 11.156 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 11.150 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.119 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 11.113 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 11.056 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 11.054 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 11.041 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 11.031 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 11.030 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 10.951 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.924 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 10.908 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 10.901 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.872 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 10.870 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.846 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 10.835 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.832 ns  ; IF_DFS1                                                                                                                                         ; C14          ; IF_clk     ;
; N/A   ; None         ; 10.799 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]    ; IF_clk     ;
; N/A   ; None         ; 10.799 ns  ; IF_DFS0                                                                                                                                         ; C13          ; IF_clk     ;
; N/A   ; None         ; 10.750 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.516 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]    ; IF_clk     ;
; N/A   ; None         ; 10.486 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]    ; IF_clk     ;
; N/A   ; None         ; 10.446 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.403 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 10.346 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC           ; IF_clk     ;
; N/A   ; None         ; 10.338 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 10.332 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 10.319 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.313 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 10.301 ns  ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[0]                                                                                    ; GPIO_OUT[0]  ; SPI_SCK    ;
; N/A   ; None         ; 10.291 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 10.288 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]    ; IF_clk     ;
; N/A   ; None         ; 10.285 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]    ; IF_clk     ;
; N/A   ; None         ; 10.248 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]    ; IF_clk     ;
; N/A   ; None         ; 10.225 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 10.165 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]    ; IF_clk     ;
; N/A   ; None         ; 10.164 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 10.130 ns  ; clk_lrclk_gen:clrgen|LRCLK                                                                                                                      ; C9           ; C5         ;
; N/A   ; None         ; 10.122 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 10.030 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 10.007 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.994 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.957 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[1]                                                                                    ; GPIO_OUT[1]  ; SPI_SCK    ;
; N/A   ; None         ; 9.918 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[3]                                                                                    ; GPIO_OUT[3]  ; SPI_SCK    ;
; N/A   ; None         ; 9.909 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[2]                                                                                    ; GPIO_OUT[2]  ; SPI_SCK    ;
; N/A   ; None         ; 9.810 ns   ; clk_lrclk_gen:clrgen|BCLK                                                                                                                       ; C8           ; C5         ;
; N/A   ; None         ; 9.736 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[6]                                                                                    ; GPIO_OUT[6]  ; SPI_SCK    ;
; N/A   ; None         ; 9.714 ns   ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 9.714 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[5]                                                                                    ; GPIO_OUT[5]  ; SPI_SCK    ;
; N/A   ; None         ; 9.611 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]    ; IF_clk     ;
; N/A   ; None         ; 9.533 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[4]                                                                                    ; GPIO_OUT[4]  ; SPI_SCK    ;
; N/A   ; None         ; 9.521 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]   ; IF_clk     ;
; N/A   ; None         ; 9.519 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[0]                                                                                    ; GPIO_OUT[8]  ; SPI_SCK    ;
; N/A   ; None         ; 9.519 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port1reg|data_reg[7]                                                                                    ; GPIO_OUT[7]  ; SPI_SCK    ;
; N/A   ; None         ; 9.458 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.442 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]   ; IF_clk     ;
; N/A   ; None         ; 9.430 ns   ; clk_lrclk_gen:lrgen|LRCLK                                                                                                                       ; C7           ; C5         ;
; N/A   ; None         ; 9.333 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]   ; IF_clk     ;
; N/A   ; None         ; 9.323 ns   ; NWire_xmit:CCxmit|NW_state~13                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 9.293 ns   ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]    ; IF_clk     ;
; N/A   ; None         ; 9.254 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]    ; IF_clk     ;
; N/A   ; None         ; 9.244 ns   ; NWire_xmit:CCxmit|NW_state~12                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 9.223 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]   ; IF_clk     ;
; N/A   ; None         ; 9.169 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[1]                                                                                    ; GPIO_OUT[9]  ; SPI_SCK    ;
; N/A   ; None         ; 9.062 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]   ; IF_clk     ;
; N/A   ; None         ; 9.055 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]   ; IF_clk     ;
; N/A   ; None         ; 9.012 ns   ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3   ; IF_clk     ;
; N/A   ; None         ; 8.867 ns   ; NWire_xmit:CCxmit|NW_state~11                                                                                                                   ; CC           ; IF_clk     ;
; N/A   ; None         ; 8.827 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[7]                                                                                    ; GPIO_OUT[15] ; SPI_SCK    ;
; N/A   ; None         ; 8.814 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[3]                                                                                    ; GPIO_OUT[11] ; SPI_SCK    ;
; N/A   ; None         ; 8.813 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[2]                                                                                    ; GPIO_OUT[10] ; SPI_SCK    ;
; N/A   ; None         ; 8.812 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[6]                                                                                    ; GPIO_OUT[14] ; SPI_SCK    ;
; N/A   ; None         ; 8.812 ns   ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1   ; IF_clk     ;
; N/A   ; None         ; 8.810 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[5]                                                                                    ; GPIO_OUT[13] ; SPI_SCK    ;
; N/A   ; None         ; 8.807 ns   ; NWire_xmit:M_LRAudio|NW_state~12                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.803 ns   ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21          ; IF_clk     ;
; N/A   ; None         ; 8.801 ns   ; gpio_control:gpio_controlSDR|gpio_oport:port2reg|data_reg[4]                                                                                    ; GPIO_OUT[12] ; SPI_SCK    ;
; N/A   ; None         ; 8.771 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.366 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE         ; IF_clk     ;
; N/A   ; None         ; 8.174 ns   ; NWire_xmit:M_LRAudio|NW_state~11                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 8.076 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2   ; IF_clk     ;
; N/A   ; None         ; 8.048 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]  ; IF_clk     ;
; N/A   ; None         ; 8.027 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]  ; IF_clk     ;
; N/A   ; None         ; 8.001 ns   ; NWire_xmit:M_LRAudio|NW_state~13                                                                                                                ; C24          ; IF_clk     ;
; N/A   ; None         ; 7.989 ns   ; NWire_xmit:P_IQPWM|NW_state~12                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.969 ns   ; NWire_xmit:P_IQPWM|NW_state~13                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.539 ns   ; NWire_xmit:P_IQPWM|NW_state~11                                                                                                                  ; C19          ; IF_clk     ;
; N/A   ; None         ; 7.409 ns   ; IF_count[28]                                                                                                                                    ; AK_reset     ; IF_clk     ;
; N/A   ; None         ; 7.267 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR         ; IF_clk     ;
; N/A   ; None         ; 7.265 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD         ; IF_clk     ;
; N/A   ; None         ; 7.052 ns   ; NWire_xmit:P_IQPWM|id[0]                                                                                                                        ; C19          ; IF_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.344 ns       ; SDOBACK ; FX2_PE1 ;
; N/A   ; None              ; 8.688 ns        ; IF_clk  ; C48_clk ;
; N/A   ; None              ; 7.600 ns        ; C5      ; C6      ;
+-------+-------------------+-----------------+---------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                             ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                           ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+
; N/A           ; None        ; -1.386 ns ; C5         ; I2S_rcv:J_IQ|bc0                                             ; IF_clk   ;
; N/A           ; None        ; -3.049 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sstrobe       ; SPI_SCK  ;
; N/A           ; None        ; -3.049 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK  ;
; N/A           ; None        ; -3.050 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK  ;
; N/A           ; None        ; -3.210 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK  ;
; N/A           ; None        ; -3.214 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK  ;
; N/A           ; None        ; -3.439 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK  ;
; N/A           ; None        ; -3.476 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK  ;
; N/A           ; None        ; -3.500 ns ; GPIO_IN[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -3.517 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK  ;
; N/A           ; None        ; -3.519 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK  ;
; N/A           ; None        ; -3.519 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK  ;
; N/A           ; None        ; -3.586 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.774 ns ; GPIO_IN[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -3.793 ns ; GPIO_IN[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -3.799 ns ; GPIO_IN[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -3.868 ns ; GPIO_IN[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -3.950 ns ; GPIO_IN[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -3.988 ns ; C23        ; cdc_sync:cdc_c23|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.269 ns ; GPIO_IN[6] ; debounce:de_dot|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -4.375 ns ; C22        ; cdc_sync:cdc_c22|q1[0]                                       ; IF_clk   ;
; N/A           ; None        ; -4.402 ns ; A5         ; NWire_rcv:p_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -4.537 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK  ;
; N/A           ; None        ; -4.586 ns ; GPIO_IN[5] ; debounce:de_dash|pb_history[0]                               ; IF_clk   ;
; N/A           ; None        ; -4.588 ns ; GPIO_IN[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -4.671 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12]                             ; IF_clk   ;
; N/A           ; None        ; -4.689 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15]                             ; IF_clk   ;
; N/A           ; None        ; -4.699 ns ; GPIO_IN[7] ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -4.716 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14]                             ; IF_clk   ;
; N/A           ; None        ; -4.743 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state                                     ; IF_clk   ;
; N/A           ; None        ; -4.954 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK  ;
; N/A           ; None        ; -4.956 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK  ;
; N/A           ; None        ; -4.956 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK  ;
; N/A           ; None        ; -4.960 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]                              ; IF_clk   ;
; N/A           ; None        ; -4.997 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]                              ; IF_clk   ;
; N/A           ; None        ; -5.000 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                                ; IF_clk   ;
; N/A           ; None        ; -5.007 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11]                             ; IF_clk   ;
; N/A           ; None        ; -5.020 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13]                             ; IF_clk   ;
; N/A           ; None        ; -5.021 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10]                             ; IF_clk   ;
; N/A           ; None        ; -5.053 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -5.053 ns ; DOUT       ; I2S_rcv:J_IQ|d0                                              ; IF_clk   ;
; N/A           ; None        ; -5.061 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]                              ; IF_clk   ;
; N/A           ; None        ; -5.085 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]                              ; IF_clk   ;
; N/A           ; None        ; -5.114 ns ; GPIO_IN[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK  ;
; N/A           ; None        ; -5.230 ns ; CDOUT      ; I2S_rcv:J_MIC|d0                                             ; IF_clk   ;
; N/A           ; None        ; -5.248 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]                              ; IF_clk   ;
; N/A           ; None        ; -5.253 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK  ;
; N/A           ; None        ; -5.420 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK  ;
; N/A           ; None        ; -5.455 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]                              ; IF_clk   ;
; N/A           ; None        ; -5.477 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK  ;
; N/A           ; None        ; -5.547 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]                              ; IF_clk   ;
; N/A           ; None        ; -5.558 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]                              ; IF_clk   ;
; N/A           ; None        ; -5.561 ns ; A6         ; NWire_rcv:m_ser|d0                                           ; IF_clk   ;
; N/A           ; None        ; -5.662 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]                              ; IF_clk   ;
; N/A           ; None        ; -5.684 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]                              ; IF_clk   ;
; N/A           ; None        ; -6.508 ns ; FLAGC      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -6.874 ns ; FLAGB      ; async_usb:usb1|FX_state~29                                   ; IF_clk   ;
; N/A           ; None        ; -7.027 ns ; FLAGA      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -7.083 ns ; FLAGA      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -7.307 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                                            ; IF_clk   ;
; N/A           ; None        ; -7.386 ns ; FLAGA      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -7.407 ns ; FLAGC      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -7.411 ns ; FLAGC      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -7.628 ns ; CDOUT_P    ; NWire_rcv:P_MIC|d0                                           ; IF_clk   ;
; N/A           ; None        ; -7.737 ns ; FLAGC      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -7.737 ns ; FLAGC      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
; N/A           ; None        ; -7.773 ns ; FLAGB      ; async_usb:usb1|FX_state~26                                   ; IF_clk   ;
; N/A           ; None        ; -7.777 ns ; FLAGB      ; async_usb:usb1|FX_state~25                                   ; IF_clk   ;
; N/A           ; None        ; -7.966 ns ; A12        ; NWire_rcv:SPD|d0                                             ; IF_clk   ;
; N/A           ; None        ; -8.209 ns ; FLAGB      ; async_usb:usb1|FX_state~27                                   ; IF_clk   ;
; N/A           ; None        ; -8.209 ns ; FLAGB      ; async_usb:usb1|FX_state~28                                   ; IF_clk   ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Aug 22 09:39:50 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: ClockLock PLL "clkmult3:cm3|altpll:altpll_component|_clk0" input frequency requirement of 144.01 MHz overrides default required fmax of 96.01 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_lrclk_gen:clrgen|BCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.013 ns for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:M_IQ|tb_width[2]" and destination register "NWire_rcv:M_IQ|resync"
    Info: Fmax is 168.61 MHz (period= 5.931 ns)
    Info: + Largest register to register requirement is 6.679 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.485 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 3; REG Node = 'NWire_rcv:M_IQ|resync'
                Info: Total cell delay = 0.666 ns ( 26.80 % )
                Info: Total interconnect delay = 1.819 ns ( 73.20 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.486 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.486 ns; Loc. = LCFF_X23_Y13_N5; Fanout = 10; REG Node = 'NWire_rcv:M_IQ|tb_width[2]'
                Info: Total cell delay = 0.666 ns ( 26.79 % )
                Info: Total interconnect delay = 1.820 ns ( 73.21 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N5; Fanout = 10; REG Node = 'NWire_rcv:M_IQ|tb_width[2]'
        Info: 2: + IC(1.126 ns) + CELL(0.596 ns) = 1.722 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.808 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.894 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.980 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~9'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.066 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~11'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 2.256 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~13'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.342 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~15'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.428 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add8~17'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.934 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Add8~18'
        Info: 11: + IC(1.024 ns) + CELL(0.370 ns) = 4.328 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Equal2~1'
        Info: 12: + IC(0.616 ns) + CELL(0.614 ns) = 5.558 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|Equal2~8'
        Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 5.666 ns; Loc. = LCFF_X22_Y13_N1; Fanout = 3; REG Node = 'NWire_rcv:M_IQ|resync'
        Info: Total cell delay = 2.900 ns ( 51.18 % )
        Info: Total interconnect delay = 2.766 ns ( 48.82 % )
Info: Slack time is -20 ps for clock "IF_clk" between source register "NWire_xmit:P_IQPWM|iack" and destination register "NWire_xmit:P_IQPWM|DIFF_CLK.xa0"
    Info: + Largest register to register requirement is 2.460 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.326 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.833 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.901 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.xa0'
                Info: Total cell delay = 1.796 ns ( 63.40 % )
                Info: Total interconnect delay = 1.037 ns ( 36.60 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.507 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.507 ns; Loc. = LCFF_X32_Y15_N23; Fanout = 3; REG Node = 'NWire_xmit:P_IQPWM|iack'
                Info: Total cell delay = 0.666 ns ( 26.57 % )
                Info: Total interconnect delay = 1.841 ns ( 73.43 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y15_N23; Fanout = 3; REG Node = 'NWire_xmit:P_IQPWM|iack'
        Info: 2: + IC(2.166 ns) + CELL(0.206 ns) = 2.372 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.xa0~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.480 ns; Loc. = LCFF_X18_Y15_N29; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.xa0'
        Info: Total cell delay = 0.314 ns ( 12.66 % )
        Info: Total interconnect delay = 2.166 ns ( 87.34 % )
Warning: Can't achieve timing requirement Clock Setup: 'IF_clk' along 1 path(s). See Report window for details.
Info: Slack time is 70.866 ns for clock "C5" between source register "I2S_xmit:J_LRAudio|bit_count[0]" and destination register "I2S_xmit:J_LRAudio|bit_count[2]"
    Info: Fmax is 95.24 MHz (period= 10.5 ns)
    Info: + Largest register to register requirement is 81.102 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "C5" to destination register is 7.111 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.857 ns) + CELL(0.000 ns) = 2.842 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.692 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.824 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.929 ns) + CELL(0.666 ns) = 7.111 ns; Loc. = LCFF_X33_Y16_N21; Fanout = 3; REG Node = 'I2S_xmit:J_LRAudio|bit_count[2]'
                Info: Total cell delay = 2.621 ns ( 36.86 % )
                Info: Total interconnect delay = 4.490 ns ( 63.14 % )
            Info: - Longest clock path from clock "C5" to source register is 7.111 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.857 ns) + CELL(0.000 ns) = 2.842 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.692 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.824 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.929 ns) + CELL(0.666 ns) = 7.111 ns; Loc. = LCFF_X33_Y16_N27; Fanout = 4; REG Node = 'I2S_xmit:J_LRAudio|bit_count[0]'
                Info: Total cell delay = 2.621 ns ( 36.86 % )
                Info: Total interconnect delay = 4.490 ns ( 63.14 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 10.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N27; Fanout = 4; REG Node = 'I2S_xmit:J_LRAudio|bit_count[0]'
        Info: 2: + IC(0.448 ns) + CELL(0.539 ns) = 0.987 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 3; COMB Node = 'I2S_xmit:J_LRAudio|always1~1'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.565 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 3; COMB Node = 'I2S_xmit:J_LRAudio|always0~2'
        Info: 4: + IC(2.985 ns) + CELL(0.650 ns) = 5.200 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio|bit_count~8'
        Info: 5: + IC(0.976 ns) + CELL(0.319 ns) = 6.495 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio|bit_count~9'
        Info: 6: + IC(3.281 ns) + CELL(0.460 ns) = 10.236 ns; Loc. = LCFF_X33_Y16_N21; Fanout = 3; REG Node = 'I2S_xmit:J_LRAudio|bit_count[2]'
        Info: Total cell delay = 2.174 ns ( 21.24 % )
        Info: Total interconnect delay = 8.062 ns ( 78.76 % )
Info: Slack time is 76.467 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: Fmax is 204.12 MHz (period= 4.899 ns)
    Info: + Largest register to register requirement is 81.103 ns
        Info: + Setup relationship between source and destination is 81.366 ns
            Info: + Latch edge is 81.366 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.332 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 4.332 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.34 % )
                Info: Total interconnect delay = 2.671 ns ( 61.66 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.331 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
                Info: Total cell delay = 1.661 ns ( 38.35 % )
                Info: Total interconnect delay = 2.670 ns ( 61.65 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
        Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X24_Y1_N10; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0'
        Info: 3: + IC(0.680 ns) + CELL(0.370 ns) = 2.057 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0'
        Info: 4: + IC(0.395 ns) + CELL(0.370 ns) = 2.822 ns; Loc. = LCCOMB_X23_Y1_N12; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1'
        Info: 5: + IC(0.992 ns) + CELL(0.822 ns) = 4.636 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.096 ns ( 45.21 % )
        Info: Total interconnect delay = 2.540 ns ( 54.79 % )
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:SPD|tb_width[0]" and destination register "NWire_rcv:SPD|tb_width[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y15_N21; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y15_N20; Fanout = 1; COMB Node = 'NWire_rcv:SPD|Add6~53'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y15_N21; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 4
                Info: Multicycle Hold factor for Destination register is 4
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.496 ns; Loc. = LCFF_X3_Y15_N21; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
                Info: Total cell delay = 0.666 ns ( 26.68 % )
                Info: Total interconnect delay = 1.830 ns ( 73.32 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.496 ns; Loc. = LCFF_X3_Y15_N21; Fanout = 11; REG Node = 'NWire_rcv:SPD|tb_width[0]'
                Info: Total cell delay = 0.666 ns ( 26.68 % )
                Info: Total interconnect delay = 1.830 ns ( 73.32 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IF_clk" between source register "CC_address[0]" and destination register "CC_address[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 101; REG Node = 'CC_address[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 1; COMB Node = 'CC_address~13'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 101; REG Node = 'CC_address[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 2.825 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.825 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 101; REG Node = 'CC_address[0]'
                Info: Total cell delay = 1.796 ns ( 63.58 % )
                Info: Total interconnect delay = 1.029 ns ( 36.42 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.825 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.825 ns; Loc. = LCFF_X14_Y11_N29; Fanout = 101; REG Node = 'CC_address[0]'
                Info: Total cell delay = 1.796 ns ( 63.58 % )
                Info: Total interconnect delay = 1.029 ns ( 36.42 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "C5" between source register "I2S_xmit:J_IQPWM|bit_count[0]" and destination register "I2S_xmit:J_IQPWM|bit_count[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM|bit_count~10'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "C5" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "C5" to destination register is 7.112 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.857 ns) + CELL(0.000 ns) = 2.842 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.692 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.824 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.930 ns) + CELL(0.666 ns) = 7.112 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
                Info: Total cell delay = 2.621 ns ( 36.85 % )
                Info: Total interconnect delay = 4.491 ns ( 63.15 % )
            Info: - Shortest clock path from clock "C5" to source register is 7.112 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
                Info: 2: + IC(1.857 ns) + CELL(0.000 ns) = 2.842 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.692 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen|BCLK'
                Info: 4: + IC(0.824 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen|BCLK~clkctrl'
                Info: 5: + IC(0.930 ns) + CELL(0.666 ns) = 7.112 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM|bit_count[0]'
                Info: Total cell delay = 2.621 ns ( 36.85 % )
                Info: Total interconnect delay = 4.491 ns ( 63.15 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.332 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 4.332 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.34 % )
                Info: Total interconnect delay = 2.671 ns ( 61.66 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.332 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'
                Info: 3: + IC(0.924 ns) + CELL(0.666 ns) = 4.332 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
                Info: Total cell delay = 1.661 ns ( 38.34 % )
                Info: Total interconnect delay = 2.671 ns ( 61.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "async_usb:usb1|FX_state~27" (data pin = "FLAGB", clock pin = "IF_clk") is 8.475 ns
    Info: + Longest pin to register delay is 11.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'
        Info: 2: + IC(6.485 ns) + CELL(0.206 ns) = 7.665 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 2; COMB Node = 'async_usb:usb1|to_pc_rdy~0'
        Info: 3: + IC(1.116 ns) + CELL(0.650 ns) = 9.431 ns; Loc. = LCCOMB_X8_Y12_N14; Fanout = 1; COMB Node = 'async_usb:usb1|Selector2~0'
        Info: 4: + IC(0.360 ns) + CELL(0.544 ns) = 10.335 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'async_usb:usb1|FX_state~45'
        Info: 5: + IC(0.692 ns) + CELL(0.206 ns) = 11.233 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 1; COMB Node = 'async_usb:usb1|FX_state~46'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.341 ns; Loc. = LCFF_X7_Y12_N17; Fanout = 15; REG Node = 'async_usb:usb1|FX_state~27'
        Info: Total cell delay = 2.688 ns ( 23.70 % )
        Info: Total interconnect delay = 8.653 ns ( 76.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IF_clk" to destination register is 2.826 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X7_Y12_N17; Fanout = 15; REG Node = 'async_usb:usb1|FX_state~27'
        Info: Total cell delay = 1.796 ns ( 63.55 % )
        Info: Total interconnect delay = 1.030 ns ( 36.45 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED0" through register "led_blinker:BLINK_D1|led_timer[1]" is 19.137 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.849 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[1]'
        Info: Total cell delay = 1.796 ns ( 63.04 % )
        Info: Total interconnect delay = 1.053 ns ( 36.96 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 15.984 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1|led_timer[1]'
        Info: 2: + IC(1.120 ns) + CELL(0.534 ns) = 1.654 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1|Equal0~1'
        Info: 3: + IC(0.671 ns) + CELL(0.616 ns) = 2.941 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1|LessThan2~0'
        Info: 4: + IC(1.118 ns) + CELL(0.206 ns) = 4.265 ns; Loc. = LCCOMB_X33_Y5_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~4'
        Info: 5: + IC(0.586 ns) + CELL(0.624 ns) = 5.475 ns; Loc. = LCCOMB_X32_Y5_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~5'
        Info: 6: + IC(0.607 ns) + CELL(0.624 ns) = 6.706 ns; Loc. = LCCOMB_X31_Y5_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|LessThan2~6'
        Info: 7: + IC(0.591 ns) + CELL(0.624 ns) = 7.921 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1|led_off~22'
        Info: 8: + IC(4.937 ns) + CELL(3.126 ns) = 15.984 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 6.354 ns ( 39.75 % )
        Info: Total interconnect delay = 9.630 ns ( 60.25 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.344 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.253 ns) + CELL(3.076 ns) = 11.344 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.06 % )
    Info: Total interconnect delay = 7.253 ns ( 63.94 % )
Info: th for register "I2S_rcv:J_IQ|bc0" (data pin = "C5", clock pin = "IF_clk") is -1.386 ns
    Info: + Longest clock path from clock "IF_clk" to destination register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2507; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.796 ns ( 63.33 % )
        Info: Total interconnect delay = 1.040 ns ( 36.67 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.528 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'
        Info: 2: + IC(1.857 ns) + CELL(0.000 ns) = 2.842 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'
        Info: 3: + IC(1.372 ns) + CELL(0.206 ns) = 4.420 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ|bc0~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.528 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'I2S_rcv:J_IQ|bc0'
        Info: Total cell delay = 1.299 ns ( 28.69 % )
        Info: Total interconnect delay = 3.229 ns ( 71.31 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sat Aug 22 09:39:53 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


