<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="nnlayer" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="input" src_type="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="128">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="128">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="output" src_type="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="128">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="128">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="bias" src_type="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="128">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="128">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="768"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="weights" src_type="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" src_isptr="1" src_bitwidth="16" src_size_or_depth="16384">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="16384">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32768"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="numOfInputNeurons" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="numOfOutputNeurons" src_type="unsigned short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="activation" src_type="unsigned char" src_isptr="0" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="8" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
