library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_unsigned.all;

entity Reg is
    Port ( clock    : in  std_logic                        -- Seï¿½al del clock (reducido).
    ); 
end Reg;

architecture Behavioral of Reg is


begin

            
end Behavioral;
