Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Dec 27 14:59:00 2024
| Host         : daniellattitude3340 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: ACC_1/divClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.961        0.000                      0                   68        0.104        0.000                      0                   68        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.961        0.000                      0                   68        0.104        0.000                      0                   68        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.801ns (56.288%)  route 2.175ns (43.712%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433     5.014 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.833     5.847    ACC_1/clkcount_reg[2]
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.952 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.952    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.392 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    ACC_1/clkcount1_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    ACC_1/clkcount1_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.588    ACC_1/clkcount1_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.778 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.342     8.120    ACC_1/clkcount1
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.381 r  ACC_1/clkcount[0]_i_3/O
                         net (fo=1, routed)           0.000     8.381    ACC_1/clkcount[0]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.695 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.795    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.095 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.195 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.295 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.296    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.558 r  ACC_1/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.558    ACC_1/clkcount_reg[28]_i_1_n_4
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X54Y100        FDCE (Setup_fdce_C_D)        0.101    14.518    ACC_1/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.796ns (56.244%)  route 2.175ns (43.756%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433     5.014 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.833     5.847    ACC_1/clkcount_reg[2]
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.952 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.952    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.392 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    ACC_1/clkcount1_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    ACC_1/clkcount1_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.588    ACC_1/clkcount1_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.778 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.342     8.120    ACC_1/clkcount1
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.381 r  ACC_1/clkcount[0]_i_3/O
                         net (fo=1, routed)           0.000     8.381    ACC_1/clkcount[0]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.695 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.795    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.095 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.195 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.295 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.296    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.553 r  ACC_1/clkcount_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.553    ACC_1/clkcount_reg[28]_i_1_n_6
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X54Y100        FDCE (Setup_fdce_C_D)        0.101    14.518    ACC_1/clkcount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 divider_1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.317ns (47.441%)  route 2.567ns (52.559%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.380     4.590    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.379     4.969 f  divider_1/count_reg[27]/Q
                         net (fo=6, routed)           1.053     6.023    divider_1/count_reg[27]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.105     6.128 r  divider_1/CLK_out1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.128    divider_1/CLK_out1_carry__1_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.460 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.460    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.592 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.707     7.299    divider_1/CLK_out1
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.275     7.574 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.806     8.380    divider_1/count[4]_i_7_n_0
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.105     8.485 r  divider_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     8.485    divider_1/count[8]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.817 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.915 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.013 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.111 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.209 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.209    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.474 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.474    divider_1/count_reg[28]_i_1_n_6
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.248    14.300    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.159    14.459    
                         clock uncertainty           -0.035    14.423    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.059    14.482    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 divider_1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 2.312ns (47.387%)  route 2.567ns (52.613%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.380     4.590    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.379     4.969 f  divider_1/count_reg[27]/Q
                         net (fo=6, routed)           1.053     6.023    divider_1/count_reg[27]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.105     6.128 r  divider_1/CLK_out1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.128    divider_1/CLK_out1_carry__1_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.460 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.460    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.592 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.707     7.299    divider_1/CLK_out1
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.275     7.574 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.806     8.380    divider_1/count[4]_i_7_n_0
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.105     8.485 r  divider_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     8.485    divider_1/count[8]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.817 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.915 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.013 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.111 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.209 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.209    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.469 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.469    divider_1/count_reg[28]_i_1_n_4
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.248    14.300    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.159    14.459    
                         clock uncertainty           -0.035    14.423    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.059    14.482    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 2.738ns (55.727%)  route 2.175ns (44.273%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433     5.014 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.833     5.847    ACC_1/clkcount_reg[2]
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.952 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.952    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.392 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    ACC_1/clkcount1_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    ACC_1/clkcount1_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.588    ACC_1/clkcount1_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.778 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.342     8.120    ACC_1/clkcount1
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.381 r  ACC_1/clkcount[0]_i_3/O
                         net (fo=1, routed)           0.000     8.381    ACC_1/clkcount[0]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.695 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.795    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.095 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.195 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.295 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.296    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.495 r  ACC_1/clkcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.495    ACC_1/clkcount_reg[28]_i_1_n_5
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X54Y100        FDCE (Setup_fdce_C_D)        0.101    14.518    ACC_1/clkcount_reg[30]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 2.717ns (55.537%)  route 2.175ns (44.463%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433     5.014 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.833     5.847    ACC_1/clkcount_reg[2]
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.952 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.952    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.392 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    ACC_1/clkcount1_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    ACC_1/clkcount1_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.588    ACC_1/clkcount1_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.778 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.342     8.120    ACC_1/clkcount1
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.381 r  ACC_1/clkcount[0]_i_3/O
                         net (fo=1, routed)           0.000     8.381    ACC_1/clkcount[0]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.695 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.795    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.095 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.195 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.295 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.296    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.474 r  ACC_1/clkcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.474    ACC_1/clkcount_reg[28]_i_1_n_7
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X54Y100        FDCE (Setup_fdce_C_D)        0.101    14.518    ACC_1/clkcount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 divider_1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.252ns (46.732%)  route 2.567ns (53.268%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.380     4.590    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.379     4.969 f  divider_1/count_reg[27]/Q
                         net (fo=6, routed)           1.053     6.023    divider_1/count_reg[27]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.105     6.128 r  divider_1/CLK_out1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.128    divider_1/CLK_out1_carry__1_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.460 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.460    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.592 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.707     7.299    divider_1/CLK_out1
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.275     7.574 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.806     8.380    divider_1/count[4]_i_7_n_0
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.105     8.485 r  divider_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     8.485    divider_1/count[8]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.817 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.915 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.013 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.111 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.209 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.209    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.409 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.409    divider_1/count_reg[28]_i_1_n_5
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.248    14.300    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.159    14.459    
                         clock uncertainty           -0.035    14.423    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.059    14.482    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 divider_1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.233ns (46.521%)  route 2.567ns (53.479%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.380     4.590    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.379     4.969 f  divider_1/count_reg[27]/Q
                         net (fo=6, routed)           1.053     6.023    divider_1/count_reg[27]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.105     6.128 r  divider_1/CLK_out1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.128    divider_1/CLK_out1_carry__1_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.460 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.460    divider_1/CLK_out1_carry__1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.592 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.707     7.299    divider_1/CLK_out1
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.275     7.574 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.806     8.380    divider_1/count[4]_i_7_n_0
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.105     8.485 r  divider_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     8.485    divider_1/count[8]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.817 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.915 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.013 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.111 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.209 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.209    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.390 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.390    divider_1/count_reg[28]_i_1_n_7
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.248    14.300    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.159    14.459    
                         clock uncertainty           -0.035    14.423    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)        0.059    14.482    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.701ns (55.399%)  route 2.175ns (44.601%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.433     5.014 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.833     5.847    ACC_1/clkcount_reg[2]
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.952 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.952    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.392 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.392    ACC_1/clkcount1_carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.490    ACC_1/clkcount1_carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.588    ACC_1/clkcount1_carry__1_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.778 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.342     8.120    ACC_1/clkcount1
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.381 r  ACC_1/clkcount[0]_i_3/O
                         net (fo=1, routed)           0.000     8.381    ACC_1/clkcount[0]_i_3_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     8.695 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.795 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.795    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.895 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.895    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.995 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.095 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.195 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.457 r  ACC_1/clkcount_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.457    ACC_1/clkcount_reg[24]_i_1_n_4
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260    14.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X54Y99         FDCE (Setup_fdce_C_D)        0.101    14.620    ACC_1/clkcount_reg[27]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.163ns (45.424%)  route 2.599ns (54.576%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.360     4.571    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.379     4.950 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          1.086     6.036    divider_1/count_reg[31]
    SLICE_X51Y97         LUT2 (Prop_lut2_I1_O)        0.105     6.141 r  divider_1/CLK_out1_carry__2_i_1/O
                         net (fo=1, routed)           0.000     6.141    divider_1/CLK_out1_carry__2_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.408     6.549 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.707     7.256    divider_1/CLK_out1
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.275     7.531 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.806     8.337    divider_1/count[4]_i_7_n_0
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.105     8.442 r  divider_1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     8.442    divider_1/count[8]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.774 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.774    divider_1/count_reg[8]_i_1_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.872 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.872    divider_1/count_reg[12]_i_1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.970 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.970    divider_1/count_reg[16]_i_1_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.068 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    divider_1/count_reg[20]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.333 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.333    divider_1/count_reg[24]_i_1_n_6
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.266    14.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.159    14.476    
                         clock uncertainty           -0.035    14.441    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.059    14.500    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.836%)  route 0.119ns (25.164%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.119     1.746    divider_1/count_reg[26]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.906 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    divider_1/count_reg[28]_i_1_n_7
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.997    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.407%)  route 0.119ns (24.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.119     1.746    divider_1/count_reg[26]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.906 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    divider_1/count_reg[28]_i_1_n_5
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.997    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.384%)  route 0.149ns (28.616%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.148     1.796    ACC_1/clkcount_reg[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.004 r  ACC_1/clkcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    ACC_1/clkcount_reg[28]_i_1_n_7
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDCE (Hold_fdce_C_D)         0.134     1.882    ACC_1/clkcount_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.082%)  route 0.149ns (27.918%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.148     1.796    ACC_1/clkcount_reg[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.017 r  ACC_1/clkcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    ACC_1/clkcount_reg[28]_i_1_n_5
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDCE (Hold_fdce_C_D)         0.134     1.882    ACC_1/clkcount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.611%)  route 0.119ns (23.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.119     1.746    divider_1/count_reg[26]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.906 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    divider_1/count_reg[28]_i_1_n_6
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.997    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.611%)  route 0.119ns (23.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.119     1.746    divider_1/count_reg[26]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.906 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    divider_1/count_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    divider_1/count_reg[28]_i_1_n_4
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.832     1.997    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.238%)  route 0.149ns (26.762%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.148     1.796    ACC_1/clkcount_reg[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.040 r  ACC_1/clkcount_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    ACC_1/clkcount_reg[28]_i_1_n_6
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDCE (Hold_fdce_C_D)         0.134     1.882    ACC_1/clkcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.334%)  route 0.149ns (26.666%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.148     1.796    ACC_1/clkcount_reg[27]
    SLICE_X54Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.042 r  ACC_1/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    ACC_1/clkcount_reg[28]_i_1_n_4
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        FDCE (Hold_fdce_C_D)         0.134     1.882    ACC_1/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divider_1/CLK_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  divider_1/CLK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  divider_1/CLK_out_reg/Q
                         net (fo=2, routed)           0.167     1.793    divider_1/CLK_out
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     1.838    divider_1/CLK_out_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDCE (Hold_fdce_C_D)         0.091     1.576    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.567     1.486    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.119     1.746    divider_1/count_reg[26]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    divider_1/count_reg[24]_i_1_n_5
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.105     1.591    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y102   ACC_1/SCK_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93    ACC_1/clkcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    ACC_1/clkcount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    ACC_1/clkcount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    ACC_1/clkcount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    ACC_1/clkcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    ACC_1/clkcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    ACC_1/clkcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    ACC_1/clkcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   ACC_1/SCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   ACC_1/SCK_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    ACC_1/clkcount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   ACC_1/SCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y102   ACC_1/SCK_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    ACC_1/clkcount_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 3.642ns (48.869%)  route 3.811ns (51.131%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.811     4.190    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.453 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.453    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 3.805ns (59.378%)  route 2.603ns (40.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[2]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[2]/Q
                         net (fo=1, routed)           2.603     2.951    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.457     6.408 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.408    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 3.784ns (59.244%)  route 2.603ns (40.756%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.603     2.951    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.436     6.387 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.387    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.680ns (58.619%)  route 2.598ns (41.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.598     2.977    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.278 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.278    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 3.702ns (61.092%)  route 2.357ns (38.908%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.357     2.736    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.059 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.059    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 3.685ns (62.149%)  route 2.244ns (37.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  runninglights_1/CF_reg/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CF_reg/Q
                         net (fo=1, routed)           2.244     2.623    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     5.930 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.930    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 3.667ns (62.092%)  route 2.239ns (37.908%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDCE                         0.000     0.000 r  ACC_1/MOSI_reg/C
    SLICE_X7Y96          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.239     2.618    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288     5.905 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.905    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/spicount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/spicount_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 0.853ns (14.604%)  route 4.988ns (85.396%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  ACC_1/spicount_reg[29]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ACC_1/spicount_reg[29]/Q
                         net (fo=4, routed)           0.891     1.324    ACC_1/spicount_reg_n_0_[29]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.105     1.429 f  ACC_1/FSM_onehot_spistate[2]_i_10/O
                         net (fo=1, routed)           0.634     2.063    ACC_1/FSM_onehot_spistate[2]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.105     2.168 f  ACC_1/FSM_onehot_spistate[2]_i_4/O
                         net (fo=3, routed)           0.783     2.951    ACC_1/FSM_onehot_spistate[2]_i_4_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  ACC_1/FSM_onehot_spistate[2]_i_3/O
                         net (fo=7, routed)           1.040     4.096    ACC_1/FSM_onehot_spistate[2]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.105     4.201 r  ACC_1/spicount[31]_i_1/O
                         net (fo=31, routed)          1.640     5.841    ACC_1/spicount[31]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  ACC_1/spicount_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/spicount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/spicount_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 0.853ns (14.604%)  route 4.988ns (85.396%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  ACC_1/spicount_reg[29]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ACC_1/spicount_reg[29]/Q
                         net (fo=4, routed)           0.891     1.324    ACC_1/spicount_reg_n_0_[29]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.105     1.429 f  ACC_1/FSM_onehot_spistate[2]_i_10/O
                         net (fo=1, routed)           0.634     2.063    ACC_1/FSM_onehot_spistate[2]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.105     2.168 f  ACC_1/FSM_onehot_spistate[2]_i_4/O
                         net (fo=3, routed)           0.783     2.951    ACC_1/FSM_onehot_spistate[2]_i_4_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  ACC_1/FSM_onehot_spistate[2]_i_3/O
                         net (fo=7, routed)           1.040     4.096    ACC_1/FSM_onehot_spistate[2]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.105     4.201 r  ACC_1/spicount[31]_i_1/O
                         net (fo=31, routed)          1.640     5.841    ACC_1/spicount[31]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  ACC_1/spicount_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/spicount_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/spicount_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 0.853ns (14.604%)  route 4.988ns (85.396%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  ACC_1/spicount_reg[29]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.433     0.433 f  ACC_1/spicount_reg[29]/Q
                         net (fo=4, routed)           0.891     1.324    ACC_1/spicount_reg_n_0_[29]
    SLICE_X4Y96          LUT4 (Prop_lut4_I1_O)        0.105     1.429 f  ACC_1/FSM_onehot_spistate[2]_i_10/O
                         net (fo=1, routed)           0.634     2.063    ACC_1/FSM_onehot_spistate[2]_i_10_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.105     2.168 f  ACC_1/FSM_onehot_spistate[2]_i_4/O
                         net (fo=3, routed)           0.783     2.951    ACC_1/FSM_onehot_spistate[2]_i_4_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  ACC_1/FSM_onehot_spistate[2]_i_3/O
                         net (fo=7, routed)           1.040     4.096    ACC_1/FSM_onehot_spistate[2]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I1_O)        0.105     4.201 r  ACC_1/spicount[31]_i_1/O
                         net (fo=31, routed)          1.640     5.841    ACC_1/spicount[31]_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  ACC_1/spicount_reg[27]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ACC_1/temp_reg[4]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[4]/Q
                         net (fo=2, routed)           0.107     0.248    ACC_1/temp__0[4]
    SLICE_X5Y92          FDRE                                         r  ACC_1/accel_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  ACC_1/temp_reg[5]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[5]/Q
                         net (fo=2, routed)           0.108     0.249    ACC_1/temp__0[5]
    SLICE_X5Y93          FDRE                                         r  ACC_1/accel_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[6]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[6]/Q
                         net (fo=1, routed)           0.108     0.249    ACC_1/temp__0[6]
    SLICE_X5Y93          FDRE                                         r  ACC_1/accel_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.607%)  route 0.143ns (50.393%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=3, routed)           0.143     0.284    runninglights_1/p_0_in[0]
    SLICE_X0Y94          FDRE                                         r  runninglights_1/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.077%)  route 0.152ns (51.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[2]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[2]/Q
                         net (fo=2, routed)           0.152     0.293    ACC_1/temp__0[2]
    SLICE_X5Y93          FDRE                                         r  ACC_1/accel_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.921%)  route 0.170ns (57.079%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[6]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[6]/Q
                         net (fo=3, routed)           0.170     0.298    runninglights_1/p_0_in[5]
    SLICE_X0Y91          FDRE                                         r  runninglights_1/AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.169     0.310    ACC_1/temp__0[1]
    SLICE_X5Y95          FDRE                                         r  ACC_1/accel_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.333%)  route 0.170ns (54.667%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y92          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.170     0.311    runninglights_1/p_0_in[3]
    SLICE_X1Y92          FDPE                                         r  runninglights_1/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.487%)  route 0.176ns (55.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[3]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[3]/Q
                         net (fo=2, routed)           0.176     0.317    ACC_1/temp__0[3]
    SLICE_X5Y93          FDRE                                         r  ACC_1/accel_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.487%)  route 0.176ns (55.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.176     0.317    ACC_1/temp__0[1]
    SLICE_X5Y94          FDRE                                         r  ACC_1/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 3.706ns (59.151%)  route 2.560ns (40.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.360     4.571    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.433     5.004 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           2.560     7.563    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.273    10.837 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.837    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.393ns (59.308%)  route 0.956ns (40.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.561     1.480    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           0.956     2.600    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.829 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.829    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.408ns (25.661%)  route 4.078ns (74.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          4.078     5.485    ACC_1/RST_IBUF
    SLICE_X54Y93         FDPE                                         f  ACC_1/clkcount_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDPE                                         r  ACC_1/clkcount_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.408ns (25.661%)  route 4.078ns (74.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          4.078     5.485    ACC_1/RST_IBUF
    SLICE_X54Y93         FDCE                                         f  ACC_1/clkcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.408ns (25.661%)  route 4.078ns (74.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          4.078     5.485    ACC_1/RST_IBUF
    SLICE_X54Y93         FDCE                                         f  ACC_1/clkcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.408ns (25.661%)  route 4.078ns (74.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          4.078     5.485    ACC_1/RST_IBUF
    SLICE_X54Y93         FDCE                                         f  ACC_1/clkcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  ACC_1/clkcount_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.408ns (26.181%)  route 3.969ns (73.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.969     5.376    ACC_1/RST_IBUF
    SLICE_X54Y94         FDCE                                         f  ACC_1/clkcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDCE                                         r  ACC_1/clkcount_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.408ns (26.181%)  route 3.969ns (73.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.969     5.376    ACC_1/RST_IBUF
    SLICE_X54Y94         FDCE                                         f  ACC_1/clkcount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDCE                                         r  ACC_1/clkcount_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.408ns (26.181%)  route 3.969ns (73.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.969     5.376    ACC_1/RST_IBUF
    SLICE_X54Y94         FDCE                                         f  ACC_1/clkcount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDCE                                         r  ACC_1/clkcount_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.408ns (26.181%)  route 3.969ns (73.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.969     5.376    ACC_1/RST_IBUF
    SLICE_X54Y94         FDCE                                         f  ACC_1/clkcount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDCE                                         r  ACC_1/clkcount_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.259ns  (logic 1.408ns (26.767%)  route 3.851ns (73.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.851     5.259    ACC_1/RST_IBUF
    SLICE_X54Y95         FDCE                                         f  ACC_1/clkcount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  ACC_1/clkcount_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.259ns  (logic 1.408ns (26.767%)  route 3.851ns (73.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=90, routed)          3.851     5.259    ACC_1/RST_IBUF
    SLICE_X54Y95         FDCE                                         f  ACC_1/clkcount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  ACC_1/clkcount_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.244ns (14.758%)  route 1.412ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.412     1.656    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.244ns (14.758%)  route 1.412ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.412     1.656    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.244ns (14.758%)  route 1.412ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.412     1.656    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.244ns (14.758%)  route 1.412ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.412     1.656    divider_1/AR[0]
    SLICE_X49Y95         FDCE                                         f  divider_1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y95         FDCE                                         r  divider_1/count_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.244ns (14.302%)  route 1.465ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.465     1.709    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.244ns (14.302%)  route 1.465ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.465     1.709    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.244ns (14.302%)  route 1.465ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.465     1.709    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.244ns (14.302%)  route 1.465ns (85.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.465     1.709    divider_1/AR[0]
    SLICE_X49Y94         FDCE                                         f  divider_1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y94         FDCE                                         r  divider_1/count_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.158%)  route 1.482ns (85.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X49Y96         FDCE                                         f  divider_1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  divider_1/count_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.244ns (14.158%)  route 1.482ns (85.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=90, routed)          1.482     1.727    divider_1/AR[0]
    SLICE_X49Y96         FDCE                                         f  divider_1/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y96         FDCE                                         r  divider_1/count_reg[13]/C





