

================================================================
== Vitis HLS Report for 'vectorProduct'
================================================================
* Date:           Tue Mar 19 11:45:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4
* Solution:       solution43 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       55|  0.550 us|  0.550 us|   56|   56|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- repete  |       53|       53|         5|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    105|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    330|    100|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|    305|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    635|    291|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   6|  330| 100|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_163_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln7_fu_145_p2   |         +|   0|  0|  14|           7|           2|
    |add_ln9_fu_159_p2   |         +|   0|  0|  32|          32|          32|
    |ap_condition_131    |       and|   0|  0|   2|           1|           1|
    |ap_condition_132    |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_121_p2  |      icmp|   0|  0|  14|           7|           6|
    |or_ln7_fu_133_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 105|          88|          77|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |acc_fu_42                    |   9|          2|   32|         64|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1         |   9|          2|    7|         14|
    |i_fu_46                      |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  54|         12|   80|        160|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_42                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_46                           |   7|   0|    7|          0|
    |icmp_ln7_reg_192                  |   1|   0|    1|          0|
    |mul_ln9_1_reg_241                 |  32|   0|   32|          0|
    |mul_ln9_reg_236                   |  32|   0|   32|          0|
    |va_load_1_reg_226                 |  32|   0|   32|          0|
    |va_load_reg_216                   |  32|   0|   32|          0|
    |vb_load_1_reg_231                 |  32|   0|   32|          0|
    |vb_load_reg_221                   |  32|   0|   32|          0|
    |icmp_ln7_reg_192                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 305|  32|  242|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  vectorProduct|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|  vectorProduct|  return value|
|va_address0  |  out|    7|   ap_memory|             va|         array|
|va_ce0       |  out|    1|   ap_memory|             va|         array|
|va_q0        |   in|   32|   ap_memory|             va|         array|
|va_address1  |  out|    7|   ap_memory|             va|         array|
|va_ce1       |  out|    1|   ap_memory|             va|         array|
|va_q1        |   in|   32|   ap_memory|             va|         array|
|vb_address0  |  out|    7|   ap_memory|             vb|         array|
|vb_ce0       |  out|    1|   ap_memory|             vb|         array|
|vb_q0        |   in|   32|   ap_memory|             vb|         array|
|vb_address1  |  out|    7|   ap_memory|             vb|         array|
|vb_ce1       |  out|    1|   ap_memory|             vb|         array|
|vb_q1        |   in|   32|   ap_memory|             vb|         array|
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:1]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %va, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %va"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vb, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vb"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln3 = store i7 0, i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 16 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 0, i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 17 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 18 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln7 = icmp_ult  i7 %i_1, i7 100" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 20 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end, void %for.inc.split" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 21 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %i_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 22 'zext' 'zext_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%va_addr = getelementptr i32 %va, i64 0, i64 %zext_ln7" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 23 'getelementptr' 'va_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%va_load = load i7 %va_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 24 'load' 'va_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%vb_addr = getelementptr i32 %vb, i64 0, i64 %zext_ln7" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 25 'getelementptr' 'vb_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%vb_load = load i7 %vb_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 26 'load' 'vb_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln7 = or i7 %i_1, i7 1" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 27 'or' 'or_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %or_ln7" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 28 'zext' 'zext_ln9' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%va_addr_1 = getelementptr i32 %va, i64 0, i64 %zext_ln9" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 29 'getelementptr' 'va_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%va_load_1 = load i7 %va_addr_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 30 'load' 'va_load_1' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%vb_addr_1 = getelementptr i32 %vb, i64 0, i64 %zext_ln9" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 31 'getelementptr' 'vb_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%vb_load_1 = load i7 %vb_addr_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 32 'load' 'vb_load_1' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 33 [1/1] (1.87ns)   --->   "%add_ln7 = add i7 %i_1, i7 2" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 33 'add' 'add_ln7' <Predicate = (icmp_ln7)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln3 = store i7 %add_ln7, i7 %i" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 34 'store' 'store_ln3' <Predicate = (icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%va_load = load i7 %va_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 35 'load' 'va_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%vb_load = load i7 %vb_addr" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 36 'load' 'vb_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%va_load_1 = load i7 %va_addr_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 37 'load' 'va_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%vb_load_1 = load i7 %vb_addr_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 38 'load' 'vb_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln9 = mul i32 %vb_load, i32 %va_load" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 39 'mul' 'mul_ln9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (6.91ns)   --->   "%mul_ln9_1 = mul i32 %vb_load_1, i32 %va_load_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 40 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 41 [1/2] (6.91ns)   --->   "%mul_ln9 = mul i32 %vb_load, i32 %va_load" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 41 'mul' 'mul_ln9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/2] (6.91ns)   --->   "%mul_ln9_1 = mul i32 %vb_load_1, i32 %va_load_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 42 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:11]   --->   Operation 51 'load' 'acc_load_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln11 = ret i32 %acc_load_1" [../../labs/Lab4/Lab4/vectorProduct.cpp:11]   --->   Operation 52 'ret' 'ret_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 43 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 44 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln3 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 46 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9 = add i32 %mul_ln9_1, i32 %mul_ln9" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 47 'add' 'add_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc_1 = add i32 %acc_load, i32 %add_ln9" [../../labs/Lab4/Lab4/vectorProduct.cpp:9]   --->   Operation 48 'add' 'acc_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln3 = store i32 %acc_1, i32 %acc" [../../labs/Lab4/Lab4/vectorProduct.cpp:3]   --->   Operation 49 'store' 'store_ln3' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [../../labs/Lab4/Lab4/vectorProduct.cpp:7]   --->   Operation 50 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ va]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ vb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                   (alloca           ) [ 011111]
i                     (alloca           ) [ 010000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
spectopmodule_ln1     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln3             (store            ) [ 000000]
store_ln3             (store            ) [ 000000]
br_ln7                (br               ) [ 000000]
i_1                   (load             ) [ 000000]
icmp_ln7              (icmp             ) [ 011110]
br_ln7                (br               ) [ 000000]
zext_ln7              (zext             ) [ 000000]
va_addr               (getelementptr    ) [ 011000]
vb_addr               (getelementptr    ) [ 011000]
or_ln7                (or               ) [ 000000]
zext_ln9              (zext             ) [ 000000]
va_addr_1             (getelementptr    ) [ 011000]
vb_addr_1             (getelementptr    ) [ 011000]
add_ln7               (add              ) [ 000000]
store_ln3             (store            ) [ 000000]
va_load               (load             ) [ 010110]
vb_load               (load             ) [ 010110]
va_load_1             (load             ) [ 010110]
vb_load_1             (load             ) [ 010110]
mul_ln9               (mul              ) [ 010001]
mul_ln9_1             (mul              ) [ 010001]
acc_load              (load             ) [ 000000]
specpipeline_ln3      (specpipeline     ) [ 000000]
speclooptripcount_ln3 (speclooptripcount) [ 000000]
specloopname_ln7      (specloopname     ) [ 000000]
add_ln9               (add              ) [ 000000]
acc_1                 (add              ) [ 000000]
store_ln3             (store            ) [ 000000]
br_ln7                (br               ) [ 000000]
acc_load_1            (load             ) [ 000000]
ret_ln11              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="va">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="va"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vb"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="acc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="va_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="va_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="63" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
<pin id="65" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="va_load/1 va_load_1/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="vb_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vb_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
<pin id="82" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vb_load/1 vb_load_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="va_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="va_addr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="vb_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vb_addr_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln9_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln3_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln3_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln7_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="or_ln7_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln9_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln3_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="7" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="acc_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="4"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln9_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="acc_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln3_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="4"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="acc_load_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="3"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="acc_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="192" class="1005" name="icmp_ln7_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="3"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="va_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="va_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="vb_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vb_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="va_addr_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="va_addr_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="vb_addr_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="1"/>
<pin id="213" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vb_addr_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="va_load_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="va_load "/>
</bind>
</comp>

<comp id="221" class="1005" name="vb_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vb_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="va_load_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="va_load_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="vb_load_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vb_load_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="mul_ln9_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9 "/>
</bind>
</comp>

<comp id="241" class="1005" name="mul_ln9_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln9_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="83"><net_src comp="67" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="137"><net_src comp="118" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="149"><net_src comp="118" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="42" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="46" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="195"><net_src comp="121" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="50" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="204"><net_src comp="67" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="209"><net_src comp="84" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="214"><net_src comp="92" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="219"><net_src comp="57" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="224"><net_src comp="74" pin="7"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="229"><net_src comp="57" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="234"><net_src comp="74" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="239"><net_src comp="100" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="244"><net_src comp="104" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: vectorProduct : va | {1 2 }
	Port: vectorProduct : vb | {1 2 }
  - Chain level:
	State 1
		store_ln3 : 1
		store_ln3 : 1
		i_1 : 1
		icmp_ln7 : 2
		br_ln7 : 3
		zext_ln7 : 2
		va_addr : 3
		va_load : 4
		vb_addr : 3
		vb_load : 4
		or_ln7 : 2
		zext_ln9 : 2
		va_addr_1 : 3
		va_load_1 : 4
		vb_addr_1 : 3
		vb_load_1 : 4
		add_ln7 : 2
		store_ln3 : 3
	State 2
	State 3
	State 4
		ret_ln11 : 1
	State 5
		acc_1 : 1
		store_ln3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|    mul   |    grp_fu_100   |    3    |   165   |    50   |
|          |    grp_fu_104   |    3    |   165   |    50   |
|----------|-----------------|---------|---------|---------|
|          |  add_ln7_fu_145 |    0    |    0    |    14   |
|    add   |  add_ln9_fu_159 |    0    |    0    |    32   |
|          |   acc_1_fu_163  |    0    |    0    |    32   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln7_fu_121 |    0    |    0    |    14   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln7_fu_127 |    0    |    0    |    0    |
|          | zext_ln9_fu_139 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|    or    |  or_ln7_fu_133  |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    6    |   330   |   192   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   acc_reg_177   |   32   |
|    i_reg_185    |    7   |
| icmp_ln7_reg_192|    1   |
|mul_ln9_1_reg_241|   32   |
| mul_ln9_reg_236 |   32   |
|va_addr_1_reg_206|    7   |
| va_addr_reg_196 |    7   |
|va_load_1_reg_226|   32   |
| va_load_reg_216 |   32   |
|vb_addr_1_reg_211|    7   |
| vb_addr_reg_201 |    7   |
|vb_load_1_reg_231|   32   |
| vb_load_reg_221 |   32   |
+-----------------+--------+
|      Total      |   260  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_74 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   330  |   192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |   590  |   228  |
+-----------+--------+--------+--------+--------+
