Yu (Kevin) Cao, What is Predictive Technology Model (PTM)?, ACM SIGDA Newsletter, v.39 n.3, p.1-1, March 2009
Ravikishore Gandikota , David Blaauw , Dennis Sylvester, Interconnect performance corners considering crosstalk noise, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
Alejandro Valero , Julio Sahuquillo , Vicente Lorente , Salvador Petit , Pedro López , José Duato, Impact on performance and energy of the retention time and processor frequency in L1 macrocell-based data caches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.6, p.1108-1117, June 2012
Vicent Lorente , Julio Sahuquillo, Effects of process variation on the access time in SRAM cells, Proceedings of the 18th international conference on Parallel processing workshops, August 27-31, 2012, Rhodes Island, Greece
S. D. Pable , Mohd. Ajmal Kafeel , A. K. Kureshi , Mohd. Hasan, Robustness comparison of emerging devices for portable applications, Journal of Nanomaterials, 2012, p.23-23, January 2012
Bonan Yan , Zheng Li , Yaojun Zhang , Jianlei Yang , Hai Li , Weisheng Zhao , Pierre Chor-Fung Chia, A High-Speed Robust NVM-TCAM Design Using Body Bias Feedback, Proceedings of the 25th edition on Great Lakes Symposium on VLSI, May 20-22, 2015, Pittsburgh, Pennsylvania, USA
Rutu Parekh , Jacques Beauvais , Dominique Drouin, SET logic driving capability and its enhancement in 3-D integrated SET-CMOS circuit, Microelectronics Journal, v.45 n.8, p.1087-1092, August, 2014
Simone Corbetta , William Fornaciari, Performance/reliability trade-off in superscalar processors for aggressive NBTI restoration of functional units, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France
John Jose , K. V. Mahathi , J. Shiva Shankar , Madhu Mutyam, TRACKER: a low overhead adaptive NoC router with load balancing selection strategy, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California
Hao Wang , Abhishek A. Sinkar , Nam Sung Kim, Improving platform energy: chip area trade-off in near-threshold computing environment, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Tianhao Zheng , Jaeyoung Park , Michael Orshansky , Mattan Erez, Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China
Xiang Zhang , Jingwei Lu , Yang Liu , Chung-Kuan Cheng, Worst-Case Noise Area Prediction of On-Chip Power Distribution Network, Proceedings of SLIP (System Level Interconnect Prediction) on System Level Interconnect Prediction Workshop, p.1-8, June 01-02, 2014, San Francisco, CA, USA
Alejandro Valero , Julio Sahuquillo , Salvador Petit , Vicente Lorente , Ramon Canal , Pedro López , José Duato, An hybrid eDRAM/SRAM macrocell to implement first-level data caches, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York
John Jose , Bhawna Nayak , Kranthi Kumar , Madhu Mutyam, DeBAR: deflection based adaptive router with minimal buffering, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Soumyaroop Roy , Nagarajan Ranganathan , Srinivas Katkoori, A framework for power-gating functional units in embedded microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.11, p.1640-1649, November 2009
Ramesh Vaddi , S. Dasgupta , R. P. Agarwal, Robustness comparison of DG FinFETs with symmetric, asymmetric, tied and independent gate options with circuit co-design for ultra low power subthreshold logic, Microelectronics Journal, v.41 n.4, p.195-211, April, 2010
Arpit Joshi , Madhu Mutyam, Prevention flow-control for low latency torus Networks-on-Chip, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania
John Jose , J. Shiva Shankar , K. V. Mahathi , Damarla Kranthi Kumar , Madhu Mutyam, BOFAR: buffer occupancy factor based adaptive router for mesh NoCs, Proceedings of the 4th International Workshop on Network on Chip Architectures, December 04-04, 2011, Porto Alegre, Brazil
Shrikanth Ganapathy , Ramon Canal , Antonio Gonzalez , Antonio Rubio, Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
D. A. Tran , A. Virazel , A. Bosio , L. Dilillo , P. Girard , S. Pravossoudovich , H. ---J. Wunderlich, A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems, Journal of Electronic Testing: Theory and Applications, v.30 n.4, p.401-413, August    2014
Anup Das , Akash Kumar , Bharadwaj Veeravalli, Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Hussam Amrouch , Victor M. van Santen , Thomas Ebi , Volker Wenzel , Jörg Henkel, Towards interdependencies of aging mechanisms, Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, November 03-06, 2014, San Jose, California
Yu Cao , Colin McAndrew, MOSFET modeling for 45nm and beyond, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Da-Cheng Juan , Siddharth Garg , Diana Marculescu, Statistical Peak Temperature Prediction and Thermal Yield Improvement for 3D Chip Multiprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-23, August 2014
Judit F. Freijedo , Jorge Semião , Juan J. Rodriguez-Andina , Fabian Vargas , Isabel C. Teixeira , J. Paulo Teixeira, Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits, Journal of Electronic Testing: Theory and Applications, v.28 n.4, p.421-434, August    2012
Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, Multicopy Cache: A Highly Energy-Efficient Cache Architecture, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.5s, p.1-27, July 2014
M. M. Abutaleb, A new static differential design style for hybrid SET---CMOS logic circuits, Journal of Computational Electronics, v.14 n.1, p.329-340, March     2015
John Jose , Madhu Mutyam, Implementation and Analysis of History-Based Output Channel Selection Strategies for Adaptive Routers in Mesh NoCs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-22, August 2014
Anup Das , Akash Kumar , Bharadwaj Veeravalli, Energy-aware task mapping and scheduling for reliable embedded computing systems, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2s, January 2014
Yu Cao , Asha Balijepalli , Saurabh Sinha , Chi-Chao Wang , Wenping Wang , Wei Zhao, The Predictive Technology Model in the Late Silicon Era and Beyond, Foundations and Trends in Electronic Design Automation, v.3 n.4, p.305-401, April 2010
