Analysis & Synthesis report for omsp430_demo_tmct
Fri Aug 19 12:28:05 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|c_state
 11. State Machine - |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState
 12. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state
 13. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state
 14. State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_uit1:auto_generated
 20. Source assignments for datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated
 21. Parameter Settings for User Entity Instance: media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: progmem:m_progmem0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: datamem:m_datamem0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: openMSP430:m_cpu0
 25. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_clock_module:clock_module_0
 26. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_frontend:frontend_0
 27. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0
 28. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_sfr:sfr_0
 29. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0
 30. Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0
 31. Parameter Settings for User Entity Instance: regs_uart:m_regs_uart0
 32. Parameter Settings for User Entity Instance: regs_i2c:m_regs_i2c0
 33. Parameter Settings for User Entity Instance: regs_gpio:m_regs_gpio0
 34. Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0
 35. Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "uart_tmct_top:m_uart0"
 38. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_sfr:sfr_0"
 39. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_frontend:frontend_0"
 40. Port Connectivity Checks: "openMSP430:m_cpu0|omsp_clock_module:clock_module_0"
 41. Port Connectivity Checks: "openMSP430:m_cpu0"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 19 12:28:05 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; omsp430_demo_tmct                           ;
; Top-level Entity Name           ; omsp430_demo_top                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 823                                         ;
; Total pins                      ; 28                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 163,840                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; omsp430_demo_top   ; omsp430_demo_tmct  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                     ; Library   ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+-----------+
; rtl/omsp430_demo_top.v                      ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v            ;           ;
; ip/pll/media_pll.v                          ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll.v                ; media_pll ;
; ip/pll/media_pll/media_pll_0002.v           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll/media_pll_0002.v ; media_pll ;
; ip/progmem/progmem.v                        ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0cv/ip/progmem/progmem.v              ;           ;
; ip/datamem/datamem.v                        ; yes             ; User Wizard-Generated File             ; C:/omsp430_demo_tmct/board/terasic_de0cv/ip/datamem/datamem.v              ;           ;
; rtl/openMSP430_defines.v                    ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/openMSP430_defines.v          ;           ;
; ../../rtl/omsp430/openMSP430.v              ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v                              ;           ;
; ../../rtl/omsp430/omsp_sync_reset.v         ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v                         ;           ;
; ../../rtl/omsp430/omsp_sync_cell.v          ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v                          ;           ;
; ../../rtl/omsp430/omsp_sfr.v                ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v                                ;           ;
; ../../rtl/omsp430/omsp_register_file.v      ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v                      ;           ;
; ../../rtl/omsp430/omsp_mem_backbone.v       ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v                       ;           ;
; ../../rtl/omsp430/omsp_frontend.v           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v                           ;           ;
; ../../rtl/omsp430/omsp_execution_unit.v     ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v                     ;           ;
; ../../rtl/omsp430/omsp_dbg_uart.v           ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v                           ;           ;
; ../../rtl/omsp430/omsp_dbg.v                ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v                                ;           ;
; ../../rtl/omsp430/omsp_clock_module.v       ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v                       ;           ;
; ../../rtl/omsp430/omsp_alu.v                ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v                                ;           ;
; ../../rtl/omsp430_periph_regs/regs_uart.v   ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v                   ;           ;
; ../../rtl/omsp430_periph_regs/regs_i2c.v    ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v                    ;           ;
; ../../rtl/omsp430_periph_regs/basic_gpio.v  ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v                  ;           ;
; ../../rtl/i2c_master/i2c_master_defines.v   ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_defines.v                   ;           ;
; ../../rtl/i2c_master/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v                 ;           ;
; ../../rtl/i2c_master/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File                  ; C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v                  ;           ;
; ../../rtl/basic_uart_tmct/uart_tmct_top.sv  ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv                  ;           ;
; ../../rtl/basic_uart_tmct/uart_tx.sv        ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv                        ;           ;
; ../../rtl/basic_uart_tmct/uart_rx.sv        ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv                        ;           ;
; ../../rtl/basic_uart_tmct/uart_brgene.sv    ; yes             ; User SystemVerilog HDL File            ; C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv                    ;           ;
; altera_pll.v                                ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/altera_pll.v                                   ;           ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;           ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;           ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;           ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;           ;
; aglobal201.inc                              ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/aglobal201.inc                                 ;           ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;           ;
; altrom.inc                                  ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/altrom.inc                                     ;           ;
; altram.inc                                  ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/altram.inc                                     ;           ;
; altdpram.inc                                ; yes             ; Megafunction                           ; c:/dev/intel/20.1/quartus/libraries/megafunctions/altdpram.inc                                   ;           ;
; db/altsyncram_uit1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/omsp430_demo_tmct/board/terasic_de0cv/db/altsyncram_uit1.tdf            ;           ;
; ../../firmware/output/omsp_demo.mif         ; yes             ; Auto-Found Memory Initialization File  ; C:/omsp430_demo_tmct/firmware/output/omsp_demo.mif                         ;           ;
; db/altsyncram_jap1.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/omsp430_demo_tmct/board/terasic_de0cv/db/altsyncram_jap1.tdf            ;           ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1256                                                                                       ;
;                                             ;                                                                                            ;
; Combinational ALUT usage for logic          ; 1929                                                                                       ;
;     -- 7 input functions                    ; 34                                                                                         ;
;     -- 6 input functions                    ; 348                                                                                        ;
;     -- 5 input functions                    ; 564                                                                                        ;
;     -- 4 input functions                    ; 368                                                                                        ;
;     -- <=3 input functions                  ; 615                                                                                        ;
;                                             ;                                                                                            ;
; Dedicated logic registers                   ; 823                                                                                        ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 28                                                                                         ;
; Total MLAB memory bits                      ; 0                                                                                          ;
; Total block memory bits                     ; 163840                                                                                     ;
;                                             ;                                                                                            ;
; Total DSP Blocks                            ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 857                                                                                        ;
; Total fan-out                               ; 12411                                                                                      ;
; Average fan-out                             ; 4.34                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |omsp430_demo_top                               ; 1929 (31)           ; 823 (0)                   ; 163840            ; 0          ; 28   ; 0            ; |omsp430_demo_top                                                                                             ; omsp430_demo_top     ; work         ;
;    |datamem:m_datamem0|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0                                                                          ; datamem              ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0|altsyncram:altsyncram_component                                          ; altsyncram           ; work         ;
;          |altsyncram_jap1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |omsp430_demo_top|datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated           ; altsyncram_jap1      ; work         ;
;    |i2c_master_byte_ctrl:m_i2c_master0|         ; 132 (35)            ; 99 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0                                                          ; i2c_master_byte_ctrl ; work         ;
;       |i2c_master_bit_ctrl:bit_controller|      ; 97 (97)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller                       ; i2c_master_bit_ctrl  ; work         ;
;    |media_pll:m_mediapll0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0                                                                       ; media_pll            ; media_pll    ;
;       |media_pll_0002:media_pll_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0|media_pll_0002:media_pll_inst                                         ; media_pll_0002       ; media_pll    ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i                 ; altera_pll           ; work         ;
;    |openMSP430:m_cpu0|                          ; 1588 (41)           ; 576 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0                                                                           ; openMSP430           ; work         ;
;       |omsp_clock_module:clock_module_0|        ; 7 (7)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0                                          ; omsp_clock_module    ; work         ;
;          |omsp_sync_cell:sync_cell_puc|         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc             ; omsp_sync_cell       ; work         ;
;          |omsp_sync_reset:sync_reset_por|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por           ; omsp_sync_reset      ; work         ;
;       |omsp_dbg:dbg_0|                          ; 285 (157)           ; 148 (69)                  ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0                                                            ; omsp_dbg             ; work         ;
;          |omsp_dbg_uart:dbg_uart_0|             ; 128 (127)           ; 79 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0                                   ; omsp_dbg_uart        ; work         ;
;             |omsp_sync_cell:sync_cell_uart_rxd| ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd ; omsp_sync_cell       ; work         ;
;       |omsp_execution_unit:execution_unit_0|    ; 856 (158)           ; 266 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0                                      ; omsp_execution_unit  ; work         ;
;          |omsp_alu:alu_0|                       ; 173 (173)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0                       ; omsp_alu             ; work         ;
;          |omsp_register_file:register_file_0|   ; 525 (525)           ; 231 (231)                 ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0   ; omsp_register_file   ; work         ;
;       |omsp_frontend:frontend_0|                ; 276 (276)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0                                                  ; omsp_frontend        ; work         ;
;       |omsp_mem_backbone:mem_backbone_0|        ; 118 (118)           ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0                                          ; omsp_mem_backbone    ; work         ;
;       |omsp_sfr:sfr_0|                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_sfr:sfr_0                                                            ; omsp_sfr             ; work         ;
;    |progmem:m_progmem0|                         ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0                                                                          ; progmem              ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0|altsyncram:altsyncram_component                                          ; altsyncram           ; work         ;
;          |altsyncram_uit1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |omsp430_demo_top|progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_uit1:auto_generated           ; altsyncram_uit1      ; work         ;
;    |regs_gpio:m_regs_gpio0|                     ; 11 (11)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|regs_gpio:m_regs_gpio0                                                                      ; regs_gpio            ; work         ;
;    |regs_i2c:m_regs_i2c0|                       ; 53 (53)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|regs_i2c:m_regs_i2c0                                                                        ; regs_i2c             ; work         ;
;    |regs_uart:m_regs_uart0|                     ; 10 (10)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|regs_uart:m_regs_uart0                                                                      ; regs_uart            ; work         ;
;    |uart_tmct_top:m_uart0|                      ; 104 (0)             ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0                                                                       ; uart_tmct_top        ; work         ;
;       |uart_brgene:uart_brgene0|                ; 58 (58)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_brgene:uart_brgene0                                              ; uart_brgene          ; work         ;
;       |uart_rx:uart_rx0|                        ; 34 (34)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_rx:uart_rx0                                                      ; uart_rx              ; work         ;
;       |uart_tx:uart_tx0|                        ; 12 (12)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0                                                      ; uart_tx              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768  ; None                                ;
; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_uit1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072 ; ../../firmware/output/omsp_demo.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |omsp430_demo_top|datamem:m_datamem0    ; ip/datamem/datamem.v ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |omsp430_demo_top|media_pll:m_mediapll0 ; ip/pll/media_pll.v   ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |omsp430_demo_top|progmem:m_progmem0    ; ip/progmem/progmem.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|c_state                                                  ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState                                                                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; currentState.1011 ; currentState.1010 ; currentState.1001 ; currentState.1000 ; currentState.0111 ; currentState.0110 ; currentState.0101 ; currentState.0100 ; currentState.0011 ; currentState.0010 ; currentState.0001 ; currentState.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; currentState.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; currentState.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; currentState.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; currentState.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; currentState.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state                                  ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; Name                   ; mem_state.M_ACCESS ; mem_state.M_ACCESS_BRK ; mem_state.M_SET_BRK ; mem_state.M_IDLE ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; mem_state.M_IDLE       ; 0                  ; 0                      ; 0                   ; 0                ;
; mem_state.M_SET_BRK    ; 0                  ; 0                      ; 1                   ; 1                ;
; mem_state.M_ACCESS_BRK ; 0                  ; 1                      ; 0                   ; 1                ;
; mem_state.M_ACCESS     ; 1                  ; 0                      ; 0                   ; 1                ;
+------------------------+--------------------+------------------------+---------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state                                               ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; Name                ; uart_state.TX_DATA2 ; uart_state.TX_DATA1 ; uart_state.RX_DATA2 ; uart_state.RX_DATA1 ; uart_state.RX_CMD ; uart_state.RX_SYNC ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; uart_state.RX_SYNC  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                  ;
; uart_state.RX_CMD   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ; 1                  ;
; uart_state.RX_DATA1 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                 ; 1                  ;
; uart_state.RX_DATA2 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA1 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA2 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                 ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state                                              ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; Name                ; i_state.I_IDLE ; i_state.I_EXT2 ; i_state.I_EXT1 ; i_state.I_DEC ; i_state.I_IRQ_DONE ; i_state.I_IRQ_FETCH ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; i_state.I_IRQ_FETCH ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                   ;
; i_state.I_IRQ_DONE  ; 0              ; 0              ; 0              ; 0             ; 1                  ; 1                   ;
; i_state.I_DEC       ; 0              ; 0              ; 0              ; 1             ; 0                  ; 1                   ;
; i_state.I_EXT1      ; 0              ; 0              ; 1              ; 0             ; 0                  ; 1                   ;
; i_state.I_EXT2      ; 0              ; 1              ; 0              ; 0             ; 0                  ; 1                   ;
; i_state.I_IDLE      ; 1              ; 0              ; 0              ; 0             ; 0                  ; 1                   ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal                                                                            ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[6,9..15] ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[4,5]                                               ; Stuck at VCC due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[0..3,6,7]                                  ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl2[0,4..7]                                    ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[3]                                            ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[1]                        ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[2]                                            ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[0]                        ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sda_chk                         ; Merged with i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[2,3]                                               ; Merged with openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[1]                             ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[17]                     ; Stuck at GND due to stuck port data_in                                                        ;
; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[0]       ; Stuck at GND due to stuck port data_in                                                        ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~16                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~17                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~18                                                ; Lost fanout                                                                                   ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState~19                                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state~4                                                          ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state~5                                                          ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~4                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~5                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~6                                ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~4                                                  ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~5                                                  ; Lost fanout                                                                                   ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state~6                                                  ; Lost fanout                                                                                   ;
; Total Number of Removed Registers = 40                                                                ;                                                                                               ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 823   ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 302   ;
; Number of registers using Asynchronous Clear ; 821   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 604   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                             ;
+------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------+---------+
; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[4]                                                    ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                         ; 2       ;
; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_tx                                                    ; 2       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]                                          ; 32      ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; 149     ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                        ; 3       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[0]                                          ; 1       ;
; openMSP430:m_cpu0|omsp_frontend:frontend_0|irq_num[1]                                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                              ; 5       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                           ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                           ; 1       ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[12]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[4]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[13]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[5]                                                                 ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                          ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                          ; 2       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                         ; 3       ;
; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                          ; 3       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|scl_oen                  ; 5       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sda_oen                  ; 3       ;
; regs_i2c:m_regs_i2c0|o_prer[14]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[6]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[15]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[7]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[9]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[1]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[10]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[2]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[11]                                                                ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[3]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[8]                                                                 ; 2       ;
; regs_i2c:m_regs_i2c0|o_prer[0]                                                                 ; 2       ;
; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0] ; 1       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|i_rx_l                                                  ; 3       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|clk_en                   ; 3       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[2]                                             ; 1       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[1]                                             ; 2       ;
; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[0]                                             ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                     ; 5       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                     ; 6       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSCL                     ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                     ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                  ; 1       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                  ; 2       ;
; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[2]                  ; 1       ;
; Total number of inverted registers = 62                                                        ;         ;
+------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |omsp430_demo_top|regs_i2c:m_regs_i2c0|o_wr                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[3]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[6]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[8]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[9]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[11]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[14]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[9]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[15]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cnt[4]                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|sr[1]                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_sext[8]                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[5]                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |omsp430_demo_top|uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[10]                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[3]                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|core_cmd[2]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[2]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|i2c_master_byte_ctrl:m_i2c_master0|core_cmd                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_mem_dout[11]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[0]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[11]                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_addr[7]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mb_wr_msk[0]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|mab[15]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|mab[1]                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest[10]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_bw[3]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[8]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[2]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[6]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[9]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[13]                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|op_dst[6]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[5]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_as_nxt[3]                                                ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|inst_src_in[6] ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |omsp430_demo_top|openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|op_src[6]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_uit1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                   ;
; pll_type                             ; General                ; String                                                   ;
; pll_subtype                          ; General                ; String                                                   ;
; number_of_clocks                     ; 1                      ; Signed Integer                                           ;
; operation_mode                       ; direct                 ; String                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                           ;
; data_rate                            ; 0                      ; Signed Integer                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                           ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                   ;
; phase_shift1                         ; 0 ps                   ; String                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                           ;
; clock_name_0                         ;                        ; String                                                   ;
; clock_name_1                         ;                        ; String                                                   ;
; clock_name_2                         ;                        ; String                                                   ;
; clock_name_3                         ;                        ; String                                                   ;
; clock_name_4                         ;                        ; String                                                   ;
; clock_name_5                         ;                        ; String                                                   ;
; clock_name_6                         ;                        ; String                                                   ;
; clock_name_7                         ;                        ; String                                                   ;
; clock_name_8                         ;                        ; String                                                   ;
; clock_name_global_0                  ; false                  ; String                                                   ;
; clock_name_global_1                  ; false                  ; String                                                   ;
; clock_name_global_2                  ; false                  ; String                                                   ;
; clock_name_global_3                  ; false                  ; String                                                   ;
; clock_name_global_4                  ; false                  ; String                                                   ;
; clock_name_global_5                  ; false                  ; String                                                   ;
; clock_name_global_6                  ; false                  ; String                                                   ;
; clock_name_global_7                  ; false                  ; String                                                   ;
; clock_name_global_8                  ; false                  ; String                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                           ;
; pll_slf_rst                          ; false                  ; String                                                   ;
; pll_bw_sel                           ; low                    ; String                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                   ;
+--------------------------------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: progmem:m_progmem0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------------+
; Parameter Name                     ; Value                               ; Type                 ;
+------------------------------------+-------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped              ;
; WIDTH_A                            ; 16                                  ; Signed Integer       ;
; WIDTHAD_A                          ; 13                                  ; Signed Integer       ;
; NUMWORDS_A                         ; 8192                                ; Signed Integer       ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped              ;
; WIDTH_B                            ; 1                                   ; Untyped              ;
; WIDTHAD_B                          ; 1                                   ; Untyped              ;
; NUMWORDS_B                         ; 1                                   ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 2                                   ; Signed Integer       ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped              ;
; BYTE_SIZE                          ; 8                                   ; Signed Integer       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped              ;
; INIT_FILE                          ; ../../firmware/output/omsp_demo.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped              ;
; ENABLE_ECC                         ; FALSE                               ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_uit1                     ; Untyped              ;
+------------------------------------+-------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamem:m_datamem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_jap1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; INST_NR        ; 00000000 ; Unsigned Binary                    ;
; TOTAL_NR       ; 00000000 ; Unsigned Binary                    ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_clock_module:clock_module_0 ;
+----------------+------------------+-------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                        ;
+----------------+------------------+-------------------------------------------------------------+
; BASE_ADDR      ; 000000001010000  ; Unsigned Binary                                             ;
; DEC_WD         ; 4                ; Signed Integer                                              ;
; BCSCTL1        ; 0111             ; Unsigned Binary                                             ;
; BCSCTL2        ; 1000             ; Unsigned Binary                                             ;
; DEC_SZ         ; 16               ; Signed Integer                                              ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                                             ;
; BCSCTL1_D      ; 0000000010000000 ; Unsigned Binary                                             ;
; BCSCTL2_D      ; 0000000100000000 ; Unsigned Binary                                             ;
+----------------+------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_frontend:frontend_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; I_IRQ_FETCH    ; 000   ; Unsigned Binary                                                ;
; I_IRQ_DONE     ; 001   ; Unsigned Binary                                                ;
; I_DEC          ; 010   ; Unsigned Binary                                                ;
; I_EXT1         ; 011   ; Unsigned Binary                                                ;
; I_EXT2         ; 100   ; Unsigned Binary                                                ;
; I_IDLE         ; 101   ; Unsigned Binary                                                ;
; E_IRQ_0        ; 0010  ; Unsigned Binary                                                ;
; E_IRQ_1        ; 0001  ; Unsigned Binary                                                ;
; E_IRQ_2        ; 0000  ; Unsigned Binary                                                ;
; E_IRQ_3        ; 0011  ; Unsigned Binary                                                ;
; E_IRQ_4        ; 0100  ; Unsigned Binary                                                ;
; E_SRC_AD       ; 0101  ; Unsigned Binary                                                ;
; E_SRC_RD       ; 0110  ; Unsigned Binary                                                ;
; E_SRC_WR       ; 0111  ; Unsigned Binary                                                ;
; E_DST_AD       ; 1000  ; Unsigned Binary                                                ;
; E_DST_RD       ; 1001  ; Unsigned Binary                                                ;
; E_DST_WR       ; 1010  ; Unsigned Binary                                                ;
; E_EXEC         ; 1011  ; Unsigned Binary                                                ;
; E_JUMP         ; 1100  ; Unsigned Binary                                                ;
; E_IDLE         ; 1101  ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; DMEM_END       ; 4608                             ; Signed Integer                              ;
; PMEM_OFFSET    ; 00000000000000001100000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_sfr:sfr_0 ;
+----------------+------------------+-------------------------------------------+
; Parameter Name ; Value            ; Type                                      ;
+----------------+------------------+-------------------------------------------+
; BASE_ADDR      ; 000000000000000  ; Unsigned Binary                           ;
; DEC_WD         ; 4                ; Signed Integer                            ;
; IE1            ; 0000             ; Unsigned Binary                           ;
; IFG1           ; 0010             ; Unsigned Binary                           ;
; CPU_ID_LO      ; 0100             ; Unsigned Binary                           ;
; CPU_ID_HI      ; 0110             ; Unsigned Binary                           ;
; CPU_NR         ; 1000             ; Unsigned Binary                           ;
; DEC_SZ         ; 16               ; Signed Integer                            ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                           ;
; IE1_D          ; 0000000000000001 ; Unsigned Binary                           ;
; IFG1_D         ; 0000000000000100 ; Unsigned Binary                           ;
; CPU_ID_LO_D    ; 0000000000010000 ; Unsigned Binary                           ;
; CPU_ID_HI_D    ; 0000000001000000 ; Unsigned Binary                           ;
; CPU_NR_D       ; 0000000100000000 ; Unsigned Binary                           ;
+----------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0 ;
+----------------+---------------------------+----------------------------------+
; Parameter Name ; Value                     ; Type                             ;
+----------------+---------------------------+----------------------------------+
; NR_REG         ; 25                        ; Signed Integer                   ;
; CPU_ID_LO      ; 000000                    ; Unsigned Binary                  ;
; CPU_ID_HI      ; 000001                    ; Unsigned Binary                  ;
; CPU_CTL        ; 000010                    ; Unsigned Binary                  ;
; CPU_STAT       ; 000011                    ; Unsigned Binary                  ;
; MEM_CTL        ; 000100                    ; Unsigned Binary                  ;
; MEM_ADDR       ; 000101                    ; Unsigned Binary                  ;
; MEM_DATA       ; 000110                    ; Unsigned Binary                  ;
; MEM_CNT        ; 000111                    ; Unsigned Binary                  ;
; CPU_NR         ; 011000                    ; Unsigned Binary                  ;
; BASE_D         ; 0000000000000000000000001 ; Unsigned Binary                  ;
; CPU_ID_LO_D    ; 0000000000000000000000001 ; Unsigned Binary                  ;
; CPU_ID_HI_D    ; 0000000000000000000000010 ; Unsigned Binary                  ;
; CPU_CTL_D      ; 0000000000000000000000100 ; Unsigned Binary                  ;
; CPU_STAT_D     ; 0000000000000000000001000 ; Unsigned Binary                  ;
; MEM_CTL_D      ; 0000000000000000000010000 ; Unsigned Binary                  ;
; MEM_ADDR_D     ; 0000000000000000000100000 ; Unsigned Binary                  ;
; MEM_DATA_D     ; 0000000000000000001000000 ; Unsigned Binary                  ;
; MEM_CNT_D      ; 0000000000000000010000000 ; Unsigned Binary                  ;
; CPU_NR_D       ; 1000000000000000000000000 ; Unsigned Binary                  ;
; M_IDLE         ; 00                        ; Unsigned Binary                  ;
; M_SET_BRK      ; 01                        ; Unsigned Binary                  ;
; M_ACCESS_BRK   ; 10                        ; Unsigned Binary                  ;
; M_ACCESS       ; 11                        ; Unsigned Binary                  ;
+----------------+---------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; RX_SYNC        ; 000   ; Unsigned Binary                                                               ;
; RX_CMD         ; 001   ; Unsigned Binary                                                               ;
; RX_DATA1       ; 010   ; Unsigned Binary                                                               ;
; RX_DATA2       ; 011   ; Unsigned Binary                                                               ;
; TX_DATA1       ; 100   ; Unsigned Binary                                                               ;
; TX_DATA2       ; 101   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_uart:m_regs_uart0 ;
+----------------+-----------------+----------------------------------+
; Parameter Name ; Value           ; Type                             ;
+----------------+-----------------+----------------------------------+
; BASE_ADDR      ; 000000010100000 ; Unsigned Binary                  ;
; DEC_WD         ; 3               ; Signed Integer                   ;
; CNTRL          ; 000             ; Unsigned Binary                  ;
; PRERH          ; 010             ; Unsigned Binary                  ;
; PRERL          ; 011             ; Unsigned Binary                  ;
; RXDATA         ; 100             ; Unsigned Binary                  ;
; TXDATA         ; 101             ; Unsigned Binary                  ;
; DEC_SZ         ; 8               ; Signed Integer                   ;
; BASE_REG       ; 00000001        ; Unsigned Binary                  ;
; CNTRL_D        ; 00000001        ; Unsigned Binary                  ;
; PRERH_D        ; 00000100        ; Unsigned Binary                  ;
; PRERL_D        ; 00001000        ; Unsigned Binary                  ;
; RXDATA_D       ; 00010000        ; Unsigned Binary                  ;
; TXDATA_D       ; 00100000        ; Unsigned Binary                  ;
+----------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_i2c:m_regs_i2c0 ;
+----------------+-----------------+--------------------------------+
; Parameter Name ; Value           ; Type                           ;
+----------------+-----------------+--------------------------------+
; BASE_ADDR      ; 000000010110000 ; Unsigned Binary                ;
; DEC_WD         ; 3               ; Signed Integer                 ;
; PRERL          ; 000             ; Unsigned Binary                ;
; PRERH          ; 001             ; Unsigned Binary                ;
; CTR            ; 010             ; Unsigned Binary                ;
; RXD            ; 011             ; Unsigned Binary                ;
; SR             ; 100             ; Unsigned Binary                ;
; TXD            ; 101             ; Unsigned Binary                ;
; CR             ; 110             ; Unsigned Binary                ;
; DEC_SZ         ; 8               ; Signed Integer                 ;
; BASE_REG       ; 00000001        ; Unsigned Binary                ;
; PRERL_D        ; 00000001        ; Unsigned Binary                ;
; PRERH_D        ; 00000010        ; Unsigned Binary                ;
; CTR_D          ; 00000100        ; Unsigned Binary                ;
; RXD_D          ; 00001000        ; Unsigned Binary                ;
; SR_D           ; 00010000        ; Unsigned Binary                ;
; TXD_D          ; 00100000        ; Unsigned Binary                ;
; CR_D           ; 01000000        ; Unsigned Binary                ;
+----------------+-----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regs_gpio:m_regs_gpio0 ;
+----------------+-----------------+----------------------------------+
; Parameter Name ; Value           ; Type                             ;
+----------------+-----------------+----------------------------------+
; BASE_ADDR      ; 000000010010000 ; Unsigned Binary                  ;
; DEC_WD         ; 2               ; Signed Integer                   ;
; PORT0          ; 00              ; Unsigned Binary                  ;
; PORT0_DIR      ; 01              ; Unsigned Binary                  ;
; PORT1          ; 10              ; Unsigned Binary                  ;
; PORT1_DIR      ; 11              ; Unsigned Binary                  ;
; DEC_SZ         ; 4               ; Signed Integer                   ;
; BASE_REG       ; 0001            ; Unsigned Binary                  ;
; PORT0_D        ; 0001            ; Unsigned Binary                  ;
; PORT0_DIR_D    ; 0010            ; Unsigned Binary                  ;
; PORT1_D        ; 0100            ; Unsigned Binary                  ;
; PORT1_DIR_D    ; 1000            ; Unsigned Binary                  ;
+----------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                        ;
; ST_START       ; 00001 ; Unsigned Binary                                        ;
; ST_READ        ; 00010 ; Unsigned Binary                                        ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                        ;
; ST_ACK         ; 01000 ; Unsigned Binary                                        ;
; ST_STOP        ; 10000 ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                              ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                              ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                              ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                              ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                              ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                              ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                              ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                              ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                              ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                              ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                              ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                              ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                              ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                              ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                              ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                              ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                              ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                              ;
+----------------+--------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; progmem:m_progmem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 8192                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; datamem:m_datamem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "uart_tmct_top:m_uart0"            ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; o_debug_rxclken ; Output ; Info     ; Explicitly unconnected ;
; o_debug_txclken ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_sfr:sfr_0"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wdtie         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg_sw_clr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg_sw_set ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdtifg        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wdtnmies      ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_frontend:frontend_0"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mab[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdt_irq  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wdt_wkup ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0|omsp_clock_module:clock_module_0"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; por       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wdt_reset ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:m_cpu0"                  ;
+-------------------+--------+----------+------------------------+
; Port              ; Type   ; Severity ; Details                ;
+-------------------+--------+----------+------------------------+
; aclk              ; Output ; Info     ; Explicitly unconnected ;
; aclk_en           ; Output ; Info     ; Explicitly unconnected ;
; dbg_i2c_sda_out   ; Output ; Info     ; Explicitly unconnected ;
; dco_enable        ; Output ; Info     ; Explicitly unconnected ;
; dco_wkup          ; Output ; Info     ; Explicitly unconnected ;
; irq_acc           ; Output ; Info     ; Explicitly unconnected ;
; lfxt_enable       ; Output ; Info     ; Explicitly unconnected ;
; lfxt_wkup         ; Output ; Info     ; Explicitly unconnected ;
; dma_dout          ; Output ; Info     ; Explicitly unconnected ;
; dma_ready         ; Output ; Info     ; Explicitly unconnected ;
; dma_resp          ; Output ; Info     ; Explicitly unconnected ;
; smclk             ; Output ; Info     ; Explicitly unconnected ;
; smclk_en          ; Output ; Info     ; Explicitly unconnected ;
; cpu_en            ; Input  ; Info     ; Stuck at VCC           ;
; dbg_en            ; Input  ; Info     ; Stuck at VCC           ;
; dbg_i2c_addr      ; Input  ; Info     ; Stuck at GND           ;
; dbg_i2c_broadcast ; Input  ; Info     ; Stuck at GND           ;
; dbg_i2c_scl       ; Input  ; Info     ; Stuck at VCC           ;
; dbg_i2c_sda_in    ; Input  ; Info     ; Stuck at VCC           ;
; irq[13..2]        ; Input  ; Info     ; Stuck at GND           ;
; lfxt_clk          ; Input  ; Info     ; Stuck at GND           ;
; dma_addr          ; Input  ; Info     ; Stuck at GND           ;
; dma_din           ; Input  ; Info     ; Stuck at GND           ;
; dma_en            ; Input  ; Info     ; Stuck at GND           ;
; dma_priority      ; Input  ; Info     ; Stuck at GND           ;
; dma_we            ; Input  ; Info     ; Stuck at GND           ;
; dma_wkup          ; Input  ; Info     ; Stuck at GND           ;
; nmi               ; Input  ; Info     ; Stuck at GND           ;
; scan_enable       ; Input  ; Info     ; Stuck at GND           ;
; scan_mode         ; Input  ; Info     ; Stuck at GND           ;
; wkup              ; Input  ; Info     ; Stuck at GND           ;
+-------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 823                         ;
;     CLR               ; 155                         ;
;     CLR SCLR          ; 16                          ;
;     CLR SCLR SLD      ; 14                          ;
;     CLR SLD           ; 32                          ;
;     ENA CLR           ; 327                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 256                         ;
;     plain             ; 2                           ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 1931                        ;
;     arith             ; 232                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 154                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 41                          ;
;     extend            ; 34                          ;
;         7 data inputs ; 34                          ;
;     normal            ; 1650                        ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 166                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 341                         ;
;         5 data inputs ; 523                         ;
;         6 data inputs ; 348                         ;
;     shared            ; 15                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 28                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 18.60                       ;
; Average LUT depth     ; 10.93                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Aug 19 12:27:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off omsp430_demo_tmct -c omsp430_demo_tmct
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/omsp430_demo_top.v
    Info (12023): Found entity 1: omsp430_demo_top File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/media_pll.v
    Info (12023): Found entity 1: media_pll File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/media_pll/media_pll_0002.v
    Info (12023): Found entity 1: media_pll_0002 File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll/media_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/progmem/progmem.v
    Info (12023): Found entity 1: progmem File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/progmem/progmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/datamem/datamem.v
    Info (12023): Found entity 1: datamem File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/datamem/datamem.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file rtl/openmsp430_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/openmsp430.v
    Info (12023): Found entity 1: openMSP430 File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_watchdog.v
    Info (12023): Found entity 1: omsp_watchdog File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_watchdog.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_wakeup_cell.v
    Info (12023): Found entity 1: omsp_wakeup_cell File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_wakeup_cell.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v
    Info (12023): Found entity 1: omsp_sync_reset File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_reset.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v
    Info (12023): Found entity 1: omsp_sync_cell File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sync_cell.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v
    Info (12023): Found entity 1: omsp_sfr File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_scan_mux.v
    Info (12023): Found entity 1: omsp_scan_mux File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_scan_mux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v
    Info (12023): Found entity 1: omsp_register_file File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_multiplier.v
    Info (12023): Found entity 1: omsp_multiplier File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_multiplier.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v
    Info (12023): Found entity 1: omsp_mem_backbone File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 48
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(270) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 270
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_frontend.v(270) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 270
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(272) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 272
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_frontend.v(272) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 272
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(907) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 907
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_frontend.v(907) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 907
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_frontend.v(909) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 909
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_frontend.v(909) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 909
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v
    Info (12023): Found entity 1: omsp_frontend File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v
    Info (12023): Found entity 1: omsp_execution_unit File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 48
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_uart.v(178) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_uart.v(178) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_uart.v(180) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v Line: 180
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_uart.v(180) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v Line: 180
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v
    Info (12023): Found entity 1: omsp_dbg_uart File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_uart.v Line: 48
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(267) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_i2c.v(267) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(269) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_i2c.v(269) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(388) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg_i2c.v(388) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg_i2c.v(390) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 390
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg_i2c.v(390) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 390
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v
    Info (12023): Found entity 1: omsp_dbg_i2c File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_i2c.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg_hwbrk.v
    Info (12023): Found entity 1: omsp_dbg_hwbrk File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg_hwbrk.v Line: 48
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(275) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg.v(275) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(277) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg.v(277) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(753) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "off" at ../../rtl/omsp430/omsp_dbg.v(753) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../rtl/omsp430/omsp_dbg.v(755) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 755
Warning (10335): Unrecognized synthesis attribute "on" at ../../rtl/omsp430/omsp_dbg.v(755) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 755
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v
    Info (12023): Found entity 1: omsp_dbg File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 48
Warning (10335): Unrecognized synthesis attribute "won" at ../../rtl/omsp430/omsp_clock_mux.v(183) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_mux.v Line: 183
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_mux.v
    Info (12023): Found entity 1: omsp_clock_mux File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_mux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v
    Info (12023): Found entity 1: omsp_clock_module File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_clock_gate.v
    Info (12023): Found entity 1: omsp_clock_gate File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_gate.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_and_gate.v
    Info (12023): Found entity 1: omsp_and_gate File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_and_gate.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430/omsp_alu.v
    Info (12023): Found entity 1: omsp_alu File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 48
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/omsp430/openmsp430_undefines.v
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v
    Info (12023): Found entity 1: regs_uart File: C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_uart.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v
    Info (12023): Found entity 1: regs_i2c File: C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/regs_i2c.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v
    Info (12023): Found entity 1: regs_gpio File: C:/omsp430_demo_tmct/rtl/omsp430_periph_regs/basic_gpio.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_top.v Line: 78
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c_master/i2c_master_byte_ctrl.v(199) File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../../rtl/i2c_master/i2c_master_bit_ctrl.v(185) File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 0 design units, including 0 entities, in source file /omsp430_demo_tmct/rtl/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv
    Info (12023): Found entity 1: uart_tmct_top File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tx.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_rx.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv
    Info (12023): Found entity 1: uart_brgene File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_brgene.sv Line: 34
Info (12127): Elaborating entity "omsp430_demo_top" for the top level hierarchy
Info (12128): Elaborating entity "media_pll" for hierarchy "media_pll:m_mediapll0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 103
Info (12128): Elaborating entity "media_pll_0002" for hierarchy "media_pll:m_mediapll0|media_pll_0002:media_pll_inst" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll/media_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll/media_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "media_pll:m_mediapll0|media_pll_0002:media_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/pll/media_pll/media_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "progmem" for hierarchy "progmem:m_progmem0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "progmem:m_progmem0|altsyncram:altsyncram_component" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/progmem/progmem.v Line: 92
Info (12130): Elaborated megafunction instantiation "progmem:m_progmem0|altsyncram:altsyncram_component" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/progmem/progmem.v Line: 92
Info (12133): Instantiated megafunction "progmem:m_progmem0|altsyncram:altsyncram_component" with the following parameter: File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/progmem/progmem.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../firmware/output/omsp_demo.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uit1.tdf
    Info (12023): Found entity 1: altsyncram_uit1 File: C:/omsp430_demo_tmct/board/terasic_de0cv/db/altsyncram_uit1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uit1" for hierarchy "progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_uit1:auto_generated" File: c:/dev/intel/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113031): 8192 out of 8192 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8192 warnings found, and 10 warnings are reported. File: C:/omsp430_demo_tmct/firmware/output/omsp_demo.mif Line: 1
    Warning (113030): Memory Initialization File address 0 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 9
    Warning (113030): Memory Initialization File address 1 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 10
    Warning (113030): Memory Initialization File address 2 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 11
    Warning (113030): Memory Initialization File address 3 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 12
    Warning (113030): Memory Initialization File address 4 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 13
    Warning (113030): Memory Initialization File address 5 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 14
    Warning (113030): Memory Initialization File address 6 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 15
    Warning (113030): Memory Initialization File address 7 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 16
    Warning (113030): Memory Initialization File address 8 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 17
    Warning (113030): Memory Initialization File address 9 is reinitialized File: C:/omsp430_demo_tmct/board/terasic_de0cv/ Line: 18
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:m_datamem0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "datamem:m_datamem0|altsyncram:altsyncram_component" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/datamem/datamem.v Line: 92
Info (12130): Elaborated megafunction instantiation "datamem:m_datamem0|altsyncram:altsyncram_component" File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/datamem/datamem.v Line: 92
Info (12133): Instantiated megafunction "datamem:m_datamem0|altsyncram:altsyncram_component" with the following parameter: File: C:/omsp430_demo_tmct/board/terasic_de0cv/ip/datamem/datamem.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jap1.tdf
    Info (12023): Found entity 1: altsyncram_jap1 File: C:/omsp430_demo_tmct/board/terasic_de0cv/db/altsyncram_jap1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jap1" for hierarchy "datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_jap1:auto_generated" File: c:/dev/intel/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "openMSP430" for hierarchy "openMSP430:m_cpu0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(478): object "UNUSED_fe_mab_0" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 478
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(552): object "UNUSED_por" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 552
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(553): object "UNUSED_wdtie" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 553
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(554): object "UNUSED_wdtifg_sw_clr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(555): object "UNUSED_wdtifg_sw_set" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 555
Info (12128): Elaborating entity "omsp_clock_module" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(164): object "nodiv_smclk" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(378): object "UNUSED_cpuoff" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(379): object "UNUSED_mclk_enable" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 379
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(380): object "UNUSED_mclk_dma_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 380
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(508): object "UNUSED_scg0" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(509): object "UNUSED_cpu_en_wkup1" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 509
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(681): object "cpu_en_aux_s" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(724): object "cpuoff_and_mclk_dma_wkup_s" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 724
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(725): object "mclk_wkup_s" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 725
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(747): object "UNUSED_mclk_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 747
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(779): object "mclk_div_en" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 779
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(780): object "mclk_dma_div_en" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 780
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(960): object "UNUSED_scan_enable" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 960
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(961): object "UNUSED_scan_mode" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 961
Info (12128): Elaborating entity "omsp_sync_cell" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk" File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 628
Info (12128): Elaborating entity "omsp_sync_reset" for hierarchy "openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por" File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_clock_module.v Line: 1223
Info (12128): Elaborating entity "omsp_frontend" for hierarchy "openMSP430:m_cpu0|omsp_frontend:frontend_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 373
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(314): object "UNUSED_scan_enable" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(390): object "UNUSED_dma_en" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 390
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(391): object "UNUSED_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(392): object "UNUSED_wdt_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(393): object "UNUSED_nmi_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(394): object "UNUSED_dma_wkup" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_frontend.v Line: 394
Info (12128): Elaborating entity "omsp_execution_unit" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(419): object "UNUSED_inst_ad_idx" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 419
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(420): object "UNUSED_inst_ad_indir" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(421): object "UNUSED_inst_ad_indir_i" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 421
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(422): object "UNUSED_inst_ad_symb" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 422
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object "UNUSED_inst_ad_imm" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object "UNUSED_inst_ad_const" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 424
Info (12128): Elaborating entity "omsp_register_file" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0" File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(158): object "UNUSED_scan_enable" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(172): object "UNUSED_reg_sp_val_0" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_register_file.v Line: 172
Info (12128): Elaborating entity "omsp_alu" for hierarchy "openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0" File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_execution_unit.v Line: 319
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(254): object "UNUSED_inst_so_rra" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 254
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(255): object "UNUSED_inst_so_push" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(256): object "UNUSED_inst_so_call" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(257): object "UNUSED_inst_so_reti" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 257
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(258): object "UNUSED_inst_jmp" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 258
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(259): object "UNUSED_inst_alu" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_alu.v Line: 259
Info (12128): Elaborating entity "omsp_mem_backbone" for hierarchy "openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 476
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object "UNUSED_dma_addr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object "UNUSED_dma_din" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object "UNUSED_dma_en" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object "UNUSED_dma_priority" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object "UNUSED_dma_we" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object "UNUSED_scan_enable" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 331
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 230
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 239
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 258
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 263
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_mem_backbone.v Line: 268
Info (12128): Elaborating entity "omsp_sfr" for hierarchy "openMSP430:m_cpu0|omsp_sfr:sfr_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(167): object "ie1_wr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(168): object "ie1_nxt" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(196): object "ifg1_wr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(197): object "ifg1_nxt" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(367): object "UNUSED_scan_mode" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 367
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(368): object "UNUSED_nmi" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 368
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(369): object "UNUSED_nmi_acc" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 369
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(370): object "UNUSED_wdtnmies" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(374): object "UNUSED_per_din_15_8" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 374
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 240
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 246
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6) File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_sfr.v Line: 247
Info (12128): Elaborating entity "omsp_dbg" for hierarchy "openMSP430:m_cpu0|omsp_dbg:dbg_0" File: C:/omsp430_demo_tmct/rtl/omsp430/openMSP430.v Line: 634
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(493): object "UNUSED_eu_mab" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(494): object "UNUSED_eu_mb_en" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 494
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(495): object "UNUSED_eu_mb_wr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 495
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(496): object "UNUSED_pc" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 496
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(865): object "UNUSED_dbg_i2c_addr" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 865
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(866): object "UNUSED_dbg_i2c_broadcast" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 866
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(867): object "UNUSED_dbg_i2c_scl" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 867
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(868): object "UNUSED_dbg_i2c_sda_in" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 868
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(869): object "UNUSED_dbg_rd_rdy" assigned a value but never read File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 869
Info (12128): Elaborating entity "omsp_dbg_uart" for hierarchy "openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0" File: C:/omsp430_demo_tmct/rtl/omsp430/omsp_dbg.v Line: 817
Info (12128): Elaborating entity "regs_uart" for hierarchy "regs_uart:m_regs_uart0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 242
Info (12128): Elaborating entity "regs_i2c" for hierarchy "regs_i2c:m_regs_i2c0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 267
Info (12128): Elaborating entity "regs_gpio" for hierarchy "regs_gpio:m_regs_gpio0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 285
Info (12128): Elaborating entity "uart_tmct_top" for hierarchy "uart_tmct_top:m_uart0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 308
Info (12128): Elaborating entity "uart_brgene" for hierarchy "uart_tmct_top:m_uart0|uart_brgene:uart_brgene0" File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv Line: 80
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_tmct_top:m_uart0|uart_rx:uart_rx0" File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv Line: 96
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tmct_top:m_uart0|uart_tx:uart_tx0" File: C:/omsp430_demo_tmct/rtl/basic_uart_tmct/uart_tmct_top.sv Line: 111
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_byte_ctrl:m_i2c_master0" File: C:/omsp430_demo_tmct/board/terasic_de0cv/rtl/omsp430_demo_top.v Line: 362
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller" File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/omsp430_demo_tmct/rtl/i2c_master/i2c_master_bit_ctrl.v Line: 406
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/omsp430_demo_tmct/board/terasic_de0cv/output_files/omsp430_demo_tmct.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2441 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2380 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Fri Aug 19 12:28:05 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/omsp430_demo_tmct/board/terasic_de0cv/output_files/omsp430_demo_tmct.map.smsg.


