{"vcs1":{"timestamp_begin":1741873148.505923377, "rt":7.12, "ut":6.80, "st":0.26}}
{"vcselab":{"timestamp_begin":1741873155.705685466, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741873156.051946900, "rt":0.29, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741873148.189611117}
{"VCS_COMP_START_TIME": 1741873148.189611117}
{"VCS_COMP_END_TIME": 1741873156.414467891}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374940}}
{"vcselab": {"peak_mem": 174724}}
