// Seed: 3482241674
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7
    , id_14,
    input tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    output wire id_11,
    output wor id_12
);
endmodule
module module_1 (
    output wor id_0
    , id_8,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6
    , id_9
);
  xor primCall (id_0, id_2, id_1, id_9, id_3, id_6);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_5,
      id_3,
      id_0,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0,
      id_0
  );
endmodule
