#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 15 23:11:09 2022
# Process ID: 320321
# Current directory: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/common
# Command line: vivado -mode gui
# Log file: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/common/vivado.log
# Journal file: /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/common/vivado.jou
# Running On: ethan-ms7d18, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 8151 MB
#-----------------------------------------------------------
start_gui
open_project /home/ethan/Documents/Git/CWHardwareHackingExporation/FPGA/aes_impl/vivado_examples/aes128_verilog/aes128_verilog.xpr
update_compile_order -fileset sources_1
