0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.gen/sources_1/bd/block_design_top/hdl/block_design_top_wrapper.v,1752674359,verilog,,,,block_design_top_wrapper,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_processing_system7_0_0_3/sim/block_design_top_processing_system7_0_0.v,1752151534,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_0_2/sim/block_design_top_xlslice_0_2.v,,block_design_top_processing_system7_0_0,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_rst_ps7_0_100M_0/sim/block_design_top_rst_ps7_0_100M_0.vhd,1752674396,vhdl,,,,block_design_top_rst_ps7_0_100m_0,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlconcat_0_0/sim/block_design_top_xlconcat_0_0.v,1752674396,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/sim/block_design_top.v,,block_design_top_xlconcat_0_0,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_0_2/sim/block_design_top_xlslice_0_2.v,1752151536,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_1_0/sim/block_design_top_xlslice_1_0.v,,block_design_top_xlslice_0_2,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_0_3/sim/block_design_top_xlslice_0_3.v,1752151537,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_task3_0_0/sim/block_design_top_task3_0_0.v,,block_design_top_xlslice_0_3,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_1_0/sim/block_design_top_xlslice_1_0.v,1752151536,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_2_0/sim/block_design_top_xlslice_2_0.v,,block_design_top_xlslice_1_0,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_2_0/sim/block_design_top_xlslice_2_0.v,1752151537,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.ip_user_files/bd/block_design_top/ip/block_design_top_xlslice_0_3/sim/block_design_top_xlslice_0_3.v,,block_design_top_xlslice_2_0,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;uvm;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/sim_1/new/testbench.v,1752777964,verilog,,,,tb_task3,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/sources_1/imports/task1_1/new_top.v,1749039398,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/sources_1/new/task3.v,,new_top,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/sources_1/new/task3.v,1752659477,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.srcs/sim_1/new/testbench.v,,task3,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;xilinx_vip,../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl;../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include,,,,,
