18:10:32 INFO  : Platform repository initialization has completed.
18:10:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/temp_xsdb_launch_script.tcl
18:10:33 INFO  : Registering command handlers for Vitis TCF services
18:10:42 INFO  : XSCT server has started successfully.
18:10:42 INFO  : Successfully done setting XSCT server connection channel  
18:10:42 INFO  : plnx-install-location is set to ''
18:10:43 INFO  : Successfully done setting workspace for the tool. 
18:10:43 INFO  : Successfully done query RDI_DATADIR 
18:12:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:12:14 INFO  : Result from executing command 'getPlatforms': 
18:12:14 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:12:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:12:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:14:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:14:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:14:13 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:19:47 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:30:17 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:32:31 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:33:00 INFO  : 'jtag frequency' command is executed.
18:33:00 INFO  : Context for 'APU' is selected.
18:33:00 INFO  : System reset is completed.
18:33:03 INFO  : 'after 3000' command is executed.
18:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:33:06 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
18:33:06 INFO  : Context for 'APU' is selected.
18:33:06 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:06 INFO  : Context for 'APU' is selected.
18:33:06 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
18:33:07 INFO  : 'ps7_init' command is executed.
18:33:07 INFO  : 'ps7_post_config' command is executed.
18:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:07 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:07 INFO  : 'con' command is executed.
18:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:07 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
18:35:33 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:35:46 INFO  : Disconnected from the channel tcfchan#3.
18:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:49 INFO  : 'jtag frequency' command is executed.
18:35:49 INFO  : Context for 'APU' is selected.
18:35:49 INFO  : System reset is completed.
18:35:52 INFO  : 'after 3000' command is executed.
18:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:35:55 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
18:35:55 INFO  : Context for 'APU' is selected.
18:35:55 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:55 INFO  : Context for 'APU' is selected.
18:35:55 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
18:35:55 INFO  : 'ps7_init' command is executed.
18:35:55 INFO  : 'ps7_post_config' command is executed.
18:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:56 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:56 INFO  : 'con' command is executed.
18:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:56 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
18:36:53 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
18:37:03 INFO  : Disconnected from the channel tcfchan#4.
18:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:07 INFO  : 'jtag frequency' command is executed.
18:37:07 INFO  : Context for 'APU' is selected.
18:37:07 INFO  : System reset is completed.
18:37:10 INFO  : 'after 3000' command is executed.
18:37:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:37:12 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
18:37:12 INFO  : Context for 'APU' is selected.
18:37:12 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:12 INFO  : Context for 'APU' is selected.
18:37:12 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
18:37:13 INFO  : 'ps7_init' command is executed.
18:37:13 INFO  : 'ps7_post_config' command is executed.
18:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:13 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:13 INFO  : 'con' command is executed.
18:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:37:13 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
18:41:00 INFO  : Disconnected from the channel tcfchan#5.
21:32:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/temp_xsdb_launch_script.tcl
21:32:16 INFO  : Platform repository initialization has completed.
21:32:17 INFO  : Registering command handlers for Vitis TCF services
21:32:20 INFO  : XSCT server has started successfully.
21:32:20 INFO  : Successfully done setting XSCT server connection channel  
21:32:20 INFO  : plnx-install-location is set to ''
21:32:20 INFO  : Successfully done setting workspace for the tool. 
21:32:20 INFO  : Successfully done query RDI_DATADIR 
21:34:25 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:50 INFO  : 'jtag frequency' command is executed.
21:34:50 INFO  : Context for 'APU' is selected.
21:34:51 INFO  : System reset is completed.
21:34:54 INFO  : 'after 3000' command is executed.
21:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:34:56 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:34:57 INFO  : 'ps7_init' command is executed.
21:34:57 INFO  : 'ps7_post_config' command is executed.
21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : 'con' command is executed.
21:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:57 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:36:37 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:36:47 INFO  : Disconnected from the channel tcfchan#1.
21:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:36:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:02 INFO  : 'jtag frequency' command is executed.
21:37:02 INFO  : Context for 'APU' is selected.
21:37:02 INFO  : System reset is completed.
21:37:05 INFO  : 'after 3000' command is executed.
21:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:37:07 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:37:07 INFO  : Context for 'APU' is selected.
21:37:11 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:11 INFO  : Context for 'APU' is selected.
21:37:11 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:37:12 INFO  : 'ps7_init' command is executed.
21:37:12 INFO  : 'ps7_post_config' command is executed.
21:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:12 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:12 INFO  : 'con' command is executed.
21:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:12 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:40:50 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:41:00 INFO  : Disconnected from the channel tcfchan#2.
21:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:02 INFO  : 'jtag frequency' command is executed.
21:41:02 INFO  : Context for 'APU' is selected.
21:41:02 INFO  : System reset is completed.
21:41:05 INFO  : 'after 3000' command is executed.
21:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:41:07 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:41:07 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:11 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:41:12 INFO  : 'ps7_init' command is executed.
21:41:12 INFO  : 'ps7_post_config' command is executed.
21:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : 'con' command is executed.
21:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:12 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:42:07 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:42:14 INFO  : Disconnected from the channel tcfchan#3.
21:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:42:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:36 INFO  : 'jtag frequency' command is executed.
21:42:36 INFO  : Context for 'APU' is selected.
21:42:36 INFO  : System reset is completed.
21:42:39 INFO  : 'after 3000' command is executed.
21:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:42:41 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:42:41 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:45 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:42:46 INFO  : 'ps7_init' command is executed.
21:42:46 INFO  : 'ps7_post_config' command is executed.
21:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : 'con' command is executed.
21:42:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:46 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:43:39 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:43:49 INFO  : Disconnected from the channel tcfchan#4.
21:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:44:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:04 INFO  : 'jtag frequency' command is executed.
21:44:04 INFO  : Context for 'APU' is selected.
21:44:04 INFO  : System reset is completed.
21:44:07 INFO  : 'after 3000' command is executed.
21:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:44:10 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:44:10 INFO  : Context for 'APU' is selected.
21:44:14 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:14 INFO  : Context for 'APU' is selected.
21:44:14 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:44:15 INFO  : 'ps7_init' command is executed.
21:44:15 INFO  : 'ps7_post_config' command is executed.
21:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:15 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:15 INFO  : 'con' command is executed.
21:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:15 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:46:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
21:46:54 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:46:54 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:46:57 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:47:26 INFO  : Disconnected from the channel tcfchan#5.
21:47:27 INFO  : The hardware specification used by project 'QGT_final' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:47:27 INFO  : The file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
21:47:27 INFO  : The updated bitstream files are copied from platform to folder '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream' in project 'QGT_final'.
21:47:27 INFO  : The file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' stored in project is removed.
21:47:38 INFO  : The updated ps init files are copied from platform to folder '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit' in project 'QGT_final'.
21:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:40 INFO  : 'jtag frequency' command is executed.
21:47:40 INFO  : Context for 'APU' is selected.
21:47:40 INFO  : System reset is completed.
21:47:43 INFO  : 'after 3000' command is executed.
21:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:47:46 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:47:46 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:46 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:47:47 INFO  : 'ps7_init' command is executed.
21:47:47 INFO  : 'ps7_post_config' command is executed.
21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:47 INFO  : 'con' command is executed.
21:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:47 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:48:31 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:48:42 INFO  : Disconnected from the channel tcfchan#7.
21:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:44 INFO  : 'jtag frequency' command is executed.
21:48:44 INFO  : Context for 'APU' is selected.
21:48:44 INFO  : System reset is completed.
21:48:47 INFO  : 'after 3000' command is executed.
21:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:48:49 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:48:49 INFO  : Context for 'APU' is selected.
21:48:49 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:49 INFO  : Context for 'APU' is selected.
21:48:49 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:48:50 INFO  : 'ps7_init' command is executed.
21:48:50 INFO  : 'ps7_post_config' command is executed.
21:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:50 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:50 INFO  : 'con' command is executed.
21:48:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:50 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:49:36 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:49:43 INFO  : Disconnected from the channel tcfchan#8.
21:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:44 INFO  : 'jtag frequency' command is executed.
21:49:44 INFO  : Context for 'APU' is selected.
21:49:44 INFO  : System reset is completed.
21:49:47 INFO  : 'after 3000' command is executed.
21:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:49:50 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:49:50 INFO  : Context for 'APU' is selected.
21:49:50 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:50 INFO  : Context for 'APU' is selected.
21:49:50 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:49:51 INFO  : 'ps7_init' command is executed.
21:49:51 INFO  : 'ps7_post_config' command is executed.
21:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:51 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:51 INFO  : 'con' command is executed.
21:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:51 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:50:17 INFO  : Checking for BSP changes to sync application flags for project 'QGT_final'...
21:50:30 INFO  : Disconnected from the channel tcfchan#9.
21:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:50:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:46 INFO  : 'jtag frequency' command is executed.
21:50:46 INFO  : Context for 'APU' is selected.
21:50:46 INFO  : System reset is completed.
21:50:49 INFO  : 'after 3000' command is executed.
21:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:50:51 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
21:50:51 INFO  : Context for 'APU' is selected.
21:50:51 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:51 INFO  : Context for 'APU' is selected.
21:50:51 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
21:50:52 INFO  : 'ps7_init' command is executed.
21:50:52 INFO  : 'ps7_post_config' command is executed.
21:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:52 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:52 INFO  : 'con' command is executed.
21:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:52 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
21:51:19 INFO  : Disconnected from the channel tcfchan#10.
14:23:07 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/temp_xsdb_launch_script.tcl
14:23:14 INFO  : Platform repository initialization has completed.
14:23:14 INFO  : Registering command handlers for Vitis TCF services
14:23:15 INFO  : XSCT server has started successfully.
14:23:16 INFO  : plnx-install-location is set to ''
14:23:16 INFO  : Successfully done setting XSCT server connection channel  
14:23:16 INFO  : Successfully done query RDI_DATADIR 
14:23:16 INFO  : Successfully done setting workspace for the tool. 
14:24:40 INFO  : The hardware specification used by project 'QGT_final' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:24:41 INFO  : The file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
14:24:41 INFO  : The updated bitstream files are copied from platform to folder '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream' in project 'QGT_final'.
14:24:41 INFO  : The file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:24:53 INFO  : The updated ps init files are copied from platform to folder '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit' in project 'QGT_final'.
14:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:56 INFO  : 'jtag frequency' command is executed.
14:24:56 INFO  : Context for 'APU' is selected.
14:24:56 INFO  : System reset is completed.
14:24:59 INFO  : 'after 3000' command is executed.
14:24:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:25:01 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
14:25:02 INFO  : Context for 'APU' is selected.
14:25:02 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:02 INFO  : Context for 'APU' is selected.
14:25:02 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
14:25:02 INFO  : 'ps7_init' command is executed.
14:25:02 INFO  : 'ps7_post_config' command is executed.
14:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:03 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:03 INFO  : 'con' command is executed.
14:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:03 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/debugger_qgt_final-default.tcl'
14:25:47 INFO  : Disconnected from the channel tcfchan#1.
14:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:25:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:17 INFO  : 'jtag frequency' command is executed.
14:26:17 INFO  : Context for 'APU' is selected.
14:26:17 INFO  : System reset is completed.
14:26:20 INFO  : 'after 3000' command is executed.
14:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:23 INFO  : Device configured successfully with "/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit"
14:26:23 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Hardware design and registers information is loaded from '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:26:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:41 INFO  : Context for 'APU' is selected.
14:26:41 INFO  : Sourcing of '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl' is done.
14:26:41 INFO  : 'ps7_init' command is executed.
14:26:41 INFO  : 'ps7_post_config' command is executed.
14:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : The application '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final/Debug/QGT_final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:42 INFO  : 'con' command is executed.
14:26:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:42 INFO  : Launch script is exported to file '/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_final_system/_ide/scripts/systemdebugger_qgt_final_system_standalone.tcl'
14:27:46 INFO  : Disconnected from the channel tcfchan#2.
