## Memory access
* Paul E. McKenney [Is Parallel Programming Hard, And, If So, What Can You Do About It?](https://mirrors.edge.kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook.html)
* L. Maranget, S. Sarkar, P. Sewell [A Tutorial Introduction to the ARM and POWER Relaxed Memory Models](https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test7.pdf)
* S.V. Adve, K. Gharachorloo [Shared Memory Consistency Models: A Tutorial (HP)](http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-95-7.pdf)
  * http://rsim.cs.uiuc.edu/~sadve/JavaWorkshop00/talk.pdf
* Ulrich Drepper [What Every Programmer Should Know About Memory](https://people.freebsd.org/~lstewart/articles/cpumemory.pdf)
* Store buffers (estimating # of SB's & details of their usage in TSO model)
  * https://nicknash.me/2018/04/07/speculating-about-store-buffer-capacity/
  * http://www.cs.tau.ac.il/~mad/publications/asplos2014-ffwsq.pdf
* Write Combine
  * http://download.intel.com/design/PentiumII/applnots/24442201.pdf
* Cache latencies
  * LMbench http://www.bitmover.com/lmbench/
* DMA-related technologies 
  * Wikipedia: https://en.m.wikipedia.org/wiki/Direct_memory_access
    * DDIO: https://en.m.wikipedia.org/wiki/Direct_memory_access#DDIO
  
