Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun May 13 18:25:36 2018
| Host         : lx25 running 64-bit SUSE Linux Enterprise Desktop 12 SP2
| Command      : report_methodology -file soc_project_wrapper_methodology_drc_routed.rpt -pb soc_project_wrapper_methodology_drc_routed.pb -rpx soc_project_wrapper_methodology_drc_routed.rpx
| Design       : soc_project_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1067
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 669        |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 384        |
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.r_reg[counter][3]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/mul/ShiftAdd.r_reg[tmp2][61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][51]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[28]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][51]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][56]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][59]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][39]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][50]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][37]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][46]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][51]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][47]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][60]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/mul/ShiftAdd.r_reg[tmp2][60]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][38]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][44]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][47]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][43]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][51]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][42]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][47]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][54]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][48]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][44]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][45]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][41]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][34]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][59]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between soc_project_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_1/U0/Volume_Pregain_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][55]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][58]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][50]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][59]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][60]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][54]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][40]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][60]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/q_reg_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][52]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][47]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][45]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][49]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][50]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][58]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][46]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][56]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][57]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][53]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][54]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][58]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.272 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][59]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][55]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][55]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][49]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][53]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][43]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_L/Amp_multiplier/r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/Volume_Pregain_0/U0/Volume_Pregain_v1_0_S00_AXI_inst/Volume_Pregain_Top_Module_inst/AmplifierFP_R/Amp_multiplier/r_reg[tmp2][62]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][50]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.371 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][37]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][38]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][60]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][57]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[19]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][54]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][62]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.436 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][57]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][58]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.482 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.501 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X1_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][45]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][46]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][62]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[counter][0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/mul/ShiftAdd.r_reg[tmp2][61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.537 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][56]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][62]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.571 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/mul/ShiftAdd.r_reg[tmp2][61]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.591 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][52]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.592 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[counter][1]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/mul/ShiftAdd.r_reg[tmp2][53]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X2_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.670 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[59]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.807 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.821 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.859 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.892 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[46]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.906 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.936 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.936 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.963 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -2.020 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X2_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[51]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[9]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[17]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -2.141 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -2.144 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[22]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[62]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y2_quad_reg[48]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -2.182 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[14]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -2.186 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[16]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -2.206 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[10]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -2.237 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[11]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_X0_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -2.271 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -2.296 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[12]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[20]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -2.311 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[7]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[47]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -2.322 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[20]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[60]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[3]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[43]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[21]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[61]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -2.338 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[19]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[50]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[53]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[58]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -2.358 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y2_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X1_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -2.375 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y2_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -2.379 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -2.384 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[8]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[4]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -2.465 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[6]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[14]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -2.487 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[40]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -2.487 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[19]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -2.501 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[22]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[30]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[17]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[54]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[55]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[57]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -2.531 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[4]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[44]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[16]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -2.539 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -2.564 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[14]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[33]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X2_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -2.613 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[23]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -2.615 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[2]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -2.619 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[12]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[56]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[60]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/pgZFF_Y1_quad_reg[61]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -2.651 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[13]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -2.658 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[6]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[46]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -2.658 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -2.665 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -2.666 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[18]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -2.670 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[20]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -2.688 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -2.688 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -2.688 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -2.688 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -2.691 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[15]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -2.693 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[1]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -2.700 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[2]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[42]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[8]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[16]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[31]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[32]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[34]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_Y1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -2.790 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -2.790 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_X0_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[36]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[38]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[42]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/pgZFF_Y1_quad_reg[49]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -2.820 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -2.825 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -2.838 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y1_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -2.838 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -2.842 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[13]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -2.915 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[3]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -2.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X0_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -2.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -2.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_X2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -2.971 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/ZFF_Y2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -2.988 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y1_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -2.993 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[1]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[41]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[30]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[35]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[37]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[40]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[41]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/pgZFF_X0_quad_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -3.064 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[5]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[45]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X0_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X1_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_X2_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/ZFF_Y2_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X0_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_X2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y1_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15_reg[0]/C (clocked by clk_fpga_0) and soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/ZFF_Y2_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -3.286 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[11]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between soc_project_i/zed_audio_0/U0/hphone_l_freeze_100_reg[9]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[49]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -3.524 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[7]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[15]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -3.876 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[15]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -3.957 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[17]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -4.097 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[21]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -4.148 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[10]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[18]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -4.231 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[18]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[5]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[13]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -4.449 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[13]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -4.455 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[1]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -4.455 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[3]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -4.508 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[9]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[13]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -4.545 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[7]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -4.553 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[15]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -4.556 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[7]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -4.564 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[6]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[18]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[19]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -4.570 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[4]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -4.570 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[4]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -4.571 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[18]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -4.571 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[1]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -4.573 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[20]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -4.575 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[17]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -4.575 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[2]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -4.576 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[12]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -4.577 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[8]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[16]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[8]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -4.579 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -4.579 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[23]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -4.580 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[11]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -4.580 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[15]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -4.581 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[20]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[22]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[22]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[5]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -4.586 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[19]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -4.586 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[5]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[3]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[14]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[17]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[0]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[6]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[16]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[21]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[23]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[2]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -4.597 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[21]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -4.599 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[10]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -4.625 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[9]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -4.627 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[10]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -4.636 ns between soc_project_i/zed_audio_0/U0/sample_clk_48k_d3_48_reg__0/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/sample_clk_48k_d4_100_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -4.668 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[12]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -4.694 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[11]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_l_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_reg[14]/C (clocked by zed_audio_clk_48M) and soc_project_i/zed_audio_0/U0/line_in_r_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -4.840 ns between soc_project_i/zed_audio_0/U0/hphone_r_freeze_100_reg[23]/C (clocked by clk_fpga_0) and soc_project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/D (clocked by zed_audio_clk_48M). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_BP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_HP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_L/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Warning
Non-clocked sequential cell  
The clock pin soc_project_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/Filter_Top_Level_inst/IIR_LP_R/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on DC relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on RES relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SDIN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on VBAT relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on VDD relative to clock(s) clk_fpga_0
Related violations: <none>


