<stg><name>KBEST_Pipeline_VITIS_LOOP_104_12</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %KB_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.i:0 %i = load i4 %i_26

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2 %icmp_ln104 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4 %add_ln104 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5 %br_ln104 = br i1 %icmp_ln104, void %.split51.i, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split51.i:0 %xor_ln105 = xor i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
.split51.i:1 %zext_ln105 = zext i4 %xor_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split51.i:2 %survival_path_addr = getelementptr i32 %survival_path, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="survival_path_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split51.i:4 %tmp = load i4 %survival_path_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split51.i:8 %store_ln104 = store i4 %add_ln104, i4 %i_26

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51.i:3 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split51.i:4 %tmp = load i4 %survival_path_addr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
.split51.i:5 %trunc_ln740 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln740"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split51.i:6 %p_0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln740, i8 0

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split51.i:7 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %KB_out, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split51.i:9 %br_ln0 = br void %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="survival_path" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="survival_path"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="KB_out" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="KB_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="i_26" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="KB_out" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="44" from="empty_60" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="49" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="53" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="54" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="59" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="60" from="empty_59" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="i_26" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="64" from="i_26" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="73" from="p_str" to="specpipeline_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="i" to="icmp_ln104" fromId="9" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln104" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_79" to="empty" fromId="79" toId="12">
</dataflow>
<dataflow id="83" from="i" to="add_ln104" fromId="9" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="add_ln104" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="icmp_ln104" to="br_ln104" fromId="11" toId="14">
</dataflow>
<dataflow id="87" from="i" to="xor_ln105" fromId="9" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_75" to="xor_ln105" fromId="75" toId="15">
</dataflow>
<dataflow id="89" from="xor_ln105" to="zext_ln105" fromId="15" toId="16">
</dataflow>
<dataflow id="90" from="survival_path" to="survival_path_addr" fromId="36" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="survival_path_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="zext_ln105" to="survival_path_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="survival_path_addr" to="tmp" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="add_ln104" to="store_ln104" fromId="13" toId="19">
</dataflow>
<dataflow id="96" from="i_26" to="store_ln104" fromId="5" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="empty_16" to="specloopname_ln9" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="survival_path_addr" to="tmp" fromId="17" toId="21">
</dataflow>
<dataflow id="102" from="tmp" to="trunc_ln740" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="p_0" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="trunc_ln740" to="p_0" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_106" to="p_0" fromId="106" toId="23">
</dataflow>
<dataflow id="109" from="_ssdm_op_Write.ap_fifo.volatile.i16P0A" to="write_ln173" fromId="108" toId="24">
</dataflow>
<dataflow id="110" from="KB_out" to="write_ln173" fromId="37" toId="24">
</dataflow>
<dataflow id="111" from="p_0" to="write_ln173" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="icmp_ln104" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
