Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec  8 08:45:28 2024
| Host         : DESKTOP-IDDMGFU running 64-bit major release  (build 9200)
| Command      : report_utilization -file uart_eco_utilization_placed.rpt -pb uart_eco_utilization_placed.pb
| Design       : uart_eco
| Device       : xcku5p-ffvb676-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 3944 |     0 |          0 |    216960 |  1.82 |
|   LUT as Logic             | 3221 |     0 |          0 |    216960 |  1.48 |
|   LUT as Memory            |  723 |     0 |          0 |     99840 |  0.72 |
|     LUT as Distributed RAM |  132 |     0 |            |           |       |
|     LUT as Shift Register  |  591 |     0 |            |           |       |
| CLB Registers              | 5524 |     0 |          0 |    433920 |  1.27 |
|   Register as Flip Flop    | 5524 |     0 |          0 |    433920 |  1.27 |
|   Register as Latch        |    0 |     0 |          0 |    433920 |  0.00 |
| CARRY8                     |  114 |     0 |          0 |     27120 |  0.42 |
| F7 Muxes                   |  143 |     0 |          0 |    108480 |  0.13 |
| F8 Muxes                   |   13 |     0 |          0 |     54240 |  0.02 |
| F9 Muxes                   |    0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 42    |          Yes |           - |          Set |
| 234   |          Yes |           - |        Reset |
| 23    |          Yes |         Set |            - |
| 5225  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  989 |     0 |          0 |     27120 |  3.65 |
|   CLBL                                     |  568 |     0 |            |           |       |
|   CLBM                                     |  421 |     0 |            |           |       |
| LUT as Logic                               | 3221 |     0 |          0 |    216960 |  1.48 |
|   using O5 output only                     |   91 |       |            |           |       |
|   using O6 output only                     | 2541 |       |            |           |       |
|   using O5 and O6                          |  589 |       |            |           |       |
| LUT as Memory                              |  723 |     0 |          0 |     99840 |  0.72 |
|   LUT as Distributed RAM                   |  132 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  112 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  591 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   87 |       |            |           |       |
|     using O5 and O6                        |  504 |       |            |           |       |
| CLB Registers                              | 5524 |     0 |          0 |    433920 |  1.27 |
|   Register driven from within the CLB      | 2577 |       |            |           |       |
|   Register driven from outside the CLB     | 2947 |       |            |           |       |
|     LUT in front of the register is unused | 2360 |       |            |           |       |
|     LUT in front of the register is used   |  587 |       |            |           |       |
| Unique Control Sets                        |  254 |       |          0 |     54240 |  0.47 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   24 |     0 |          0 |       480 |  5.00 |
|   RAMB36/FIFO*    |   24 |     0 |          0 |       480 |  5.00 |
|     RAMB36E2 only |   24 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       960 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1824 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       280 |  1.43 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |    2 |     2 |          0 |        36 |  5.56 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        36 |  5.56 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       256 |  0.78 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5225 |            Register |
| LUT6     | 1842 |                 CLB |
| LUT4     |  770 |                 CLB |
| SRLC32E  |  573 |                 CLB |
| SRL16E   |  520 |                 CLB |
| LUT5     |  456 |                 CLB |
| LUT3     |  430 |                 CLB |
| FDCE     |  234 |            Register |
| LUT2     |  225 |                 CLB |
| MUXF7    |  143 |                 CLB |
| CARRY8   |  114 |                 CLB |
| RAMD64E  |  112 |                 CLB |
| LUT1     |   87 |                 CLB |
| FDPE     |   42 |            Register |
| RAMD32   |   36 |                 CLB |
| RAMB36E2 |   24 |            BLOCKRAM |
| FDSE     |   23 |            Register |
| MUXF8    |   13 |                 CLB |
| RAMS32   |    4 |                 CLB |
| INBUF    |    3 |                 I/O |
| IBUFCTRL |    3 |              Others |
| SRLC16E  |    2 |                 CLB |
| BUFGCE   |    2 |               Clock |
| OBUF     |    1 |                 I/O |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| u_ila_0  |    1 |
| dbg_hub  |    1 |
+----------+------+


