// Seed: 3876306302
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4
);
  tri0 id_6 = id_1;
endmodule
module module_0 (
    output tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 sample,
    input supply1 id_8
);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.type_0 = 0;
  specify
    if (id_8) (negedge id_10 => (id_11 +: module_1)) = (id_10, id_5);
  endspecify
endmodule
