--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Public\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml core.twx core.ncd -o core.twr core.pcf -ucf
nexys4ddr_master(4).ucf

Design file:              core.ncd
Physical constraint file: core.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    0.706(R)|      FAST  |    0.960(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<0>   |    1.923(R)|      SLOW  |   -0.162(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<1>   |    1.440(R)|      FAST  |    0.529(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<2>   |    1.003(R)|      FAST  |    0.838(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<3>   |    1.446(R)|      FAST  |    0.193(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<4>   |    1.253(R)|      FAST  |    0.424(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<5>   |    1.110(R)|      FAST  |    0.637(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<6>   |    1.941(R)|      SLOW  |   -0.074(R)|      SLOW  |clk_BUFGP         |   0.000|
SWITCH<7>   |    1.759(R)|      SLOW  |   -0.170(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.536(R)|      FAST  |    2.263(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.481(R)|      SLOW  |         3.488(R)|      FAST  |clk_BUFGP         |   0.000|
LED<1>      |         9.090(R)|      SLOW  |         3.307(R)|      FAST  |clk_BUFGP         |   0.000|
LED<2>      |         9.519(R)|      SLOW  |         3.546(R)|      FAST  |clk_BUFGP         |   0.000|
LED<3>      |         9.259(R)|      SLOW  |         3.404(R)|      FAST  |clk_BUFGP         |   0.000|
LED<4>      |         8.952(R)|      SLOW  |         3.221(R)|      FAST  |clk_BUFGP         |   0.000|
LED<5>      |         9.603(R)|      SLOW  |         3.587(R)|      FAST  |clk_BUFGP         |   0.000|
LED<6>      |         9.463(R)|      SLOW  |         3.507(R)|      FAST  |clk_BUFGP         |   0.000|
LED<7>      |         9.604(R)|      SLOW  |         3.591(R)|      FAST  |clk_BUFGP         |   0.000|
LED<8>      |         9.086(R)|      SLOW  |         3.296(R)|      FAST  |clk_BUFGP         |   0.000|
LED<9>      |         8.968(R)|      SLOW  |         3.248(R)|      FAST  |clk_BUFGP         |   0.000|
LED<10>     |         9.408(R)|      SLOW  |         3.476(R)|      FAST  |clk_BUFGP         |   0.000|
LED<11>     |         9.110(R)|      SLOW  |         3.306(R)|      FAST  |clk_BUFGP         |   0.000|
LED<12>     |         9.103(R)|      SLOW  |         3.312(R)|      FAST  |clk_BUFGP         |   0.000|
LED<13>     |         9.503(R)|      SLOW  |         3.515(R)|      FAST  |clk_BUFGP         |   0.000|
LED<14>     |         9.731(R)|      SLOW  |         3.682(R)|      FAST  |clk_BUFGP         |   0.000|
LED<15>     |         9.903(R)|      SLOW  |         3.827(R)|      FAST  |clk_BUFGP         |   0.000|
TX          |        10.758(R)|      SLOW  |         4.270(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.220|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 24 14:40:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5018 MB



