// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mul_HH_
#define _mul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mul_a_cache.h"

namespace ap_rtl {

struct mul : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > a_V_TDATA;
    sc_in< sc_logic > a_V_TVALID;
    sc_out< sc_logic > a_V_TREADY;
    sc_in< sc_lv<32> > b_V_TDATA;
    sc_in< sc_logic > b_V_TVALID;
    sc_out< sc_logic > b_V_TREADY;
    sc_out< sc_lv<32> > c_V_TDATA;
    sc_out< sc_logic > c_V_TVALID;
    sc_in< sc_logic > c_V_TREADY;
    sc_in< sc_lv<32> > n_TDATA;
    sc_in< sc_logic > n_TVALID;
    sc_out< sc_logic > n_TREADY;


    // Module declarations
    mul(sc_module_name name);
    SC_HAS_PROCESS(mul);

    ~mul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mul_a_cache* a_cache_U;
    mul_a_cache* b_cache_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > a_V_0_data_out;
    sc_signal< sc_logic > a_V_0_vld_in;
    sc_signal< sc_logic > a_V_0_vld_out;
    sc_signal< sc_logic > a_V_0_ack_in;
    sc_signal< sc_logic > a_V_0_ack_out;
    sc_signal< sc_lv<32> > a_V_0_payload_A;
    sc_signal< sc_lv<32> > a_V_0_payload_B;
    sc_signal< sc_logic > a_V_0_sel_rd;
    sc_signal< sc_logic > a_V_0_sel_wr;
    sc_signal< sc_logic > a_V_0_sel;
    sc_signal< sc_logic > a_V_0_load_A;
    sc_signal< sc_logic > a_V_0_load_B;
    sc_signal< sc_lv<2> > a_V_0_state;
    sc_signal< sc_logic > a_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > b_V_0_data_out;
    sc_signal< sc_logic > b_V_0_vld_in;
    sc_signal< sc_logic > b_V_0_vld_out;
    sc_signal< sc_logic > b_V_0_ack_in;
    sc_signal< sc_logic > b_V_0_ack_out;
    sc_signal< sc_lv<32> > b_V_0_payload_A;
    sc_signal< sc_lv<32> > b_V_0_payload_B;
    sc_signal< sc_logic > b_V_0_sel_rd;
    sc_signal< sc_logic > b_V_0_sel_wr;
    sc_signal< sc_logic > b_V_0_sel;
    sc_signal< sc_logic > b_V_0_load_A;
    sc_signal< sc_logic > b_V_0_load_B;
    sc_signal< sc_lv<2> > b_V_0_state;
    sc_signal< sc_logic > b_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > c_V_1_data_out;
    sc_signal< sc_logic > c_V_1_vld_in;
    sc_signal< sc_logic > c_V_1_vld_out;
    sc_signal< sc_logic > c_V_1_ack_in;
    sc_signal< sc_logic > c_V_1_ack_out;
    sc_signal< sc_lv<32> > c_V_1_payload_A;
    sc_signal< sc_lv<32> > c_V_1_payload_B;
    sc_signal< sc_logic > c_V_1_sel_rd;
    sc_signal< sc_logic > c_V_1_sel_wr;
    sc_signal< sc_logic > c_V_1_sel;
    sc_signal< sc_logic > c_V_1_load_A;
    sc_signal< sc_logic > c_V_1_load_B;
    sc_signal< sc_lv<2> > c_V_1_state;
    sc_signal< sc_logic > c_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > n_0_data_out;
    sc_signal< sc_logic > n_0_vld_in;
    sc_signal< sc_logic > n_0_vld_out;
    sc_signal< sc_logic > n_0_ack_in;
    sc_signal< sc_logic > n_0_ack_out;
    sc_signal< sc_lv<32> > n_0_payload_A;
    sc_signal< sc_lv<32> > n_0_payload_B;
    sc_signal< sc_logic > n_0_sel_rd;
    sc_signal< sc_logic > n_0_sel_wr;
    sc_signal< sc_logic > n_0_sel;
    sc_signal< sc_logic > n_0_load_A;
    sc_signal< sc_logic > n_0_load_B;
    sc_signal< sc_lv<2> > n_0_state;
    sc_signal< sc_logic > n_0_state_cmp_full;
    sc_signal< sc_logic > a_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln16_fu_598_p2;
    sc_signal< sc_lv<1> > icmp_ln17_fu_610_p2;
    sc_signal< sc_lv<1> > icmp_ln20_reg_1123;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > b_V_TDATA_blk_n;
    sc_signal< sc_logic > c_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > icmp_ln28_reg_1310;
    sc_signal< sc_lv<1> > icmp_ln28_reg_1310_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln30_reg_1338;
    sc_signal< sc_lv<1> > icmp_ln30_reg_1338_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > n_TDATA_blk_n;
    sc_signal< sc_lv<4> > j2_0_reg_481;
    sc_signal< sc_lv<32> > b_cache_q0;
    sc_signal< sc_lv<32> > reg_524;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > b_cache_q1;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state26_pp0_stage2_iter1;
    sc_signal< bool > ap_predicate_op317_write_state26;
    sc_signal< bool > ap_block_state26_io;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln20_1_reg_1127;
    sc_signal< sc_lv<1> > icmp_ln20_2_reg_1131;
    sc_signal< bool > ap_block_state22_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state27_pp0_stage3_iter1;
    sc_signal< bool > ap_predicate_op318_write_state27;
    sc_signal< bool > ap_block_state27_io;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln20_3_reg_1135;
    sc_signal< sc_lv<1> > icmp_ln20_4_reg_1139;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state23_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln20_5_reg_1143;
    sc_signal< sc_lv<1> > icmp_ln20_6_reg_1147;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln20_7_reg_1151;
    sc_signal< sc_lv<1> > icmp_ln20_8_reg_1155;
    sc_signal< sc_lv<32> > reg_529;
    sc_signal< sc_lv<1> > icmp_ln20_9_reg_1159;
    sc_signal< sc_lv<32> > n_read_reg_1116;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln20_fu_534_p2;
    sc_signal< sc_lv<1> > icmp_ln20_1_fu_540_p2;
    sc_signal< sc_lv<1> > icmp_ln20_2_fu_546_p2;
    sc_signal< sc_lv<1> > icmp_ln20_3_fu_552_p2;
    sc_signal< sc_lv<1> > icmp_ln20_4_fu_558_p2;
    sc_signal< sc_lv<1> > icmp_ln20_5_fu_564_p2;
    sc_signal< sc_lv<1> > icmp_ln20_6_fu_570_p2;
    sc_signal< sc_lv<1> > icmp_ln20_7_fu_576_p2;
    sc_signal< sc_lv<1> > icmp_ln20_8_fu_582_p2;
    sc_signal< sc_lv<1> > icmp_ln20_9_fu_588_p2;
    sc_signal< sc_lv<4> > i_1_fu_604_p2;
    sc_signal< sc_lv<4> > i_1_reg_1166;
    sc_signal< bool > ap_predicate_op66_read_state2;
    sc_signal< bool > ap_predicate_op70_read_state2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<7> > add_ln21_fu_635_p2;
    sc_signal< sc_lv<7> > add_ln21_reg_1174;
    sc_signal< sc_lv<4> > i_fu_752_p2;
    sc_signal< sc_lv<4> > i_reg_1190;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state13;
    sc_signal< sc_lv<7> > add_ln36_fu_787_p2;
    sc_signal< sc_lv<7> > add_ln36_reg_1198;
    sc_signal< sc_lv<1> > icmp_ln26_fu_746_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_762_p2;
    sc_signal< sc_lv<32> > a_cache_q0;
    sc_signal< sc_lv<32> > a_cache_load_reg_1220;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<32> > a_cache_q1;
    sc_signal< sc_lv<32> > a_cache_load_1_reg_1225;
    sc_signal< sc_lv<32> > a_cache_load_2_reg_1240;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > a_cache_load_3_reg_1245;
    sc_signal< sc_lv<32> > a_cache_load_4_reg_1260;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > a_cache_load_5_reg_1265;
    sc_signal< sc_lv<32> > a_cache_load_6_reg_1280;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<32> > a_cache_load_7_reg_1285;
    sc_signal< sc_lv<32> > a_cache_load_8_reg_1300;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > a_cache_load_9_reg_1305;
    sc_signal< sc_lv<1> > icmp_ln28_fu_889_p2;
    sc_signal< sc_lv<4> > j_fu_895_p2;
    sc_signal< sc_lv<4> > j_reg_1314;
    sc_signal< sc_lv<7> > zext_ln28_fu_901_p1;
    sc_signal< sc_lv<7> > zext_ln28_reg_1319;
    sc_signal< sc_lv<6> > zext_ln28_1_fu_905_p1;
    sc_signal< sc_lv<6> > zext_ln28_1_reg_1326;
    sc_signal< sc_lv<5> > zext_ln28_2_fu_909_p1;
    sc_signal< sc_lv<5> > zext_ln28_2_reg_1332;
    sc_signal< sc_lv<1> > icmp_ln30_fu_917_p2;
    sc_signal< sc_lv<7> > or_ln36_1_fu_938_p3;
    sc_signal< sc_lv<7> > or_ln36_1_reg_1352;
    sc_signal< sc_lv<32> > mul_ln36_fu_966_p2;
    sc_signal< sc_lv<32> > mul_ln36_reg_1367;
    sc_signal< sc_lv<32> > mul_ln36_1_fu_971_p2;
    sc_signal< sc_lv<32> > mul_ln36_1_reg_1373;
    sc_signal< sc_lv<32> > add_ln36_10_fu_1000_p2;
    sc_signal< sc_lv<32> > add_ln36_10_reg_1388;
    sc_signal< sc_lv<32> > mul_ln36_2_fu_1004_p2;
    sc_signal< sc_lv<32> > mul_ln36_2_reg_1394;
    sc_signal< sc_lv<32> > mul_ln36_3_fu_1009_p2;
    sc_signal< sc_lv<32> > mul_ln36_3_reg_1399;
    sc_signal< sc_lv<32> > add_ln36_12_fu_1034_p2;
    sc_signal< sc_lv<32> > add_ln36_14_fu_1038_p2;
    sc_signal< sc_lv<32> > add_ln36_14_reg_1419;
    sc_signal< sc_lv<32> > mul_ln36_4_fu_1043_p2;
    sc_signal< sc_lv<32> > mul_ln36_4_reg_1425;
    sc_signal< sc_lv<32> > mul_ln36_5_fu_1048_p2;
    sc_signal< sc_lv<32> > mul_ln36_5_reg_1430;
    sc_signal< sc_lv<32> > add_ln36_16_fu_1067_p2;
    sc_signal< sc_lv<32> > add_ln36_18_fu_1071_p2;
    sc_signal< sc_lv<32> > add_ln36_18_reg_1450;
    sc_signal< sc_lv<32> > mul_ln36_6_fu_1076_p2;
    sc_signal< sc_lv<32> > mul_ln36_6_reg_1456;
    sc_signal< sc_lv<32> > mul_ln36_7_fu_1081_p2;
    sc_signal< sc_lv<32> > mul_ln36_7_reg_1461;
    sc_signal< sc_lv<32> > add_ln36_20_fu_1086_p2;
    sc_signal< sc_lv<32> > add_ln36_22_fu_1090_p2;
    sc_signal< sc_lv<32> > add_ln36_22_reg_1471;
    sc_signal< sc_lv<32> > mul_ln36_8_fu_1095_p2;
    sc_signal< sc_lv<32> > mul_ln36_8_reg_1477;
    sc_signal< sc_lv<32> > mul_ln36_9_fu_1100_p2;
    sc_signal< sc_lv<32> > mul_ln36_9_reg_1482;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_predicate_tran19to28_state19;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state19;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<7> > a_cache_address0;
    sc_signal< sc_logic > a_cache_ce0;
    sc_signal< sc_logic > a_cache_we0;
    sc_signal< sc_lv<7> > a_cache_address1;
    sc_signal< sc_logic > a_cache_ce1;
    sc_signal< sc_lv<7> > b_cache_address0;
    sc_signal< sc_logic > b_cache_ce0;
    sc_signal< sc_logic > b_cache_we0;
    sc_signal< sc_lv<7> > b_cache_address1;
    sc_signal< sc_logic > b_cache_ce1;
    sc_signal< sc_lv<4> > i_0_reg_459;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > i1_0_reg_470;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<4> > ap_phi_mux_j2_0_phi_fu_485_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_5_phi_fu_497_p22;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tmp_5_reg_492;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tmp_5_reg_492;
    sc_signal< sc_lv<32> > add_ln36_23_fu_1105_p2;
    sc_signal< sc_lv<32> > add_ln36_25_fu_1110_p2;
    sc_signal< sc_lv<64> > zext_ln21_fu_641_p1;
    sc_signal< sc_lv<64> > zext_ln21_1_fu_652_p1;
    sc_signal< sc_lv<64> > zext_ln21_2_fu_663_p1;
    sc_signal< sc_lv<64> > zext_ln21_3_fu_674_p1;
    sc_signal< sc_lv<64> > zext_ln21_4_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln21_5_fu_696_p1;
    sc_signal< sc_lv<64> > zext_ln21_6_fu_707_p1;
    sc_signal< sc_lv<64> > zext_ln21_7_fu_718_p1;
    sc_signal< sc_lv<64> > zext_ln21_8_fu_729_p1;
    sc_signal< sc_lv<64> > zext_ln21_9_fu_740_p1;
    sc_signal< sc_lv<64> > zext_ln36_fu_793_p1;
    sc_signal< sc_lv<64> > zext_ln36_10_fu_804_p1;
    sc_signal< sc_lv<64> > zext_ln36_2_fu_814_p1;
    sc_signal< sc_lv<64> > zext_ln36_3_fu_824_p1;
    sc_signal< sc_lv<64> > zext_ln36_4_fu_834_p1;
    sc_signal< sc_lv<64> > zext_ln36_5_fu_844_p1;
    sc_signal< sc_lv<64> > zext_ln36_6_fu_854_p1;
    sc_signal< sc_lv<64> > zext_ln36_7_fu_864_p1;
    sc_signal< sc_lv<64> > zext_ln36_8_fu_874_p1;
    sc_signal< sc_lv<64> > zext_ln36_9_fu_884_p1;
    sc_signal< sc_lv<64> > zext_ln36_1_fu_922_p1;
    sc_signal< sc_lv<64> > zext_ln36_11_fu_933_p1;
    sc_signal< sc_lv<64> > zext_ln36_12_fu_951_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln36_13_fu_961_p1;
    sc_signal< sc_lv<64> > zext_ln36_14_fu_981_p1;
    sc_signal< sc_lv<64> > zext_ln36_15_fu_995_p1;
    sc_signal< sc_lv<64> > zext_ln36_16_fu_1019_p1;
    sc_signal< sc_lv<64> > zext_ln36_17_fu_1029_p1;
    sc_signal< sc_lv<64> > zext_ln36_18_fu_1053_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln36_19_fu_1062_p1;
    sc_signal< bool > ap_block_state3;
    sc_signal< bool > ap_block_state4;
    sc_signal< bool > ap_block_state5;
    sc_signal< bool > ap_block_state6;
    sc_signal< bool > ap_block_state7;
    sc_signal< bool > ap_block_state8;
    sc_signal< bool > ap_block_state9;
    sc_signal< bool > ap_block_state10;
    sc_signal< bool > ap_block_state11;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_lv<32> > zext_ln16_fu_594_p1;
    sc_signal< sc_lv<5> > shl_ln21_1_fu_623_p3;
    sc_signal< sc_lv<7> > zext_ln21_10_fu_631_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_615_p3;
    sc_signal< sc_lv<7> > or_ln21_fu_647_p2;
    sc_signal< sc_lv<7> > add_ln21_1_fu_658_p2;
    sc_signal< sc_lv<7> > add_ln21_2_fu_669_p2;
    sc_signal< sc_lv<7> > add_ln21_3_fu_680_p2;
    sc_signal< sc_lv<7> > add_ln21_4_fu_691_p2;
    sc_signal< sc_lv<7> > add_ln21_5_fu_702_p2;
    sc_signal< sc_lv<7> > add_ln21_6_fu_713_p2;
    sc_signal< sc_lv<7> > add_ln21_7_fu_724_p2;
    sc_signal< sc_lv<7> > add_ln21_8_fu_735_p2;
    sc_signal< sc_lv<32> > zext_ln26_fu_758_p1;
    sc_signal< sc_lv<5> > shl_ln36_1_fu_775_p3;
    sc_signal< sc_lv<7> > zext_ln36_20_fu_783_p1;
    sc_signal< sc_lv<7> > shl_ln1_fu_767_p3;
    sc_signal< sc_lv<7> > or_ln36_fu_798_p2;
    sc_signal< sc_lv<7> > add_ln36_2_fu_809_p2;
    sc_signal< sc_lv<7> > add_ln36_3_fu_819_p2;
    sc_signal< sc_lv<7> > add_ln36_4_fu_829_p2;
    sc_signal< sc_lv<7> > add_ln36_5_fu_839_p2;
    sc_signal< sc_lv<7> > add_ln36_6_fu_849_p2;
    sc_signal< sc_lv<7> > add_ln36_7_fu_859_p2;
    sc_signal< sc_lv<7> > add_ln36_8_fu_869_p2;
    sc_signal< sc_lv<7> > add_ln36_9_fu_879_p2;
    sc_signal< sc_lv<32> > zext_ln28_3_fu_913_p1;
    sc_signal< sc_lv<5> > add_ln36_1_fu_927_p2;
    sc_signal< sc_lv<5> > add_ln36_11_fu_946_p2;
    sc_signal< sc_lv<6> > add_ln36_13_fu_956_p2;
    sc_signal< sc_lv<6> > add_ln36_15_fu_976_p2;
    sc_signal< sc_lv<5> > add_ln36_17_fu_986_p2;
    sc_signal< sc_lv<6> > sext_ln36_fu_991_p1;
    sc_signal< sc_lv<7> > add_ln36_19_fu_1014_p2;
    sc_signal< sc_lv<7> > add_ln36_21_fu_1024_p2;
    sc_signal< sc_lv<7> > add_ln36_24_fu_1057_p2;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1544;
    sc_signal< bool > ap_condition_1548;
    sc_signal< bool > ap_condition_1555;
    sc_signal< bool > ap_condition_1559;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_state9;
    static const sc_lv<24> ap_ST_fsm_state10;
    static const sc_lv<24> ap_ST_fsm_state11;
    static const sc_lv<24> ap_ST_fsm_state12;
    static const sc_lv<24> ap_ST_fsm_state13;
    static const sc_lv<24> ap_ST_fsm_state14;
    static const sc_lv<24> ap_ST_fsm_state15;
    static const sc_lv<24> ap_ST_fsm_state16;
    static const sc_lv<24> ap_ST_fsm_state17;
    static const sc_lv<24> ap_ST_fsm_state18;
    static const sc_lv<24> ap_ST_fsm_pp0_stage0;
    static const sc_lv<24> ap_ST_fsm_pp0_stage1;
    static const sc_lv<24> ap_ST_fsm_pp0_stage2;
    static const sc_lv<24> ap_ST_fsm_pp0_stage3;
    static const sc_lv<24> ap_ST_fsm_pp0_stage4;
    static const sc_lv<24> ap_ST_fsm_state28;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_5A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_V_0_ack_in();
    void thread_a_V_0_ack_out();
    void thread_a_V_0_data_out();
    void thread_a_V_0_load_A();
    void thread_a_V_0_load_B();
    void thread_a_V_0_sel();
    void thread_a_V_0_state_cmp_full();
    void thread_a_V_0_vld_in();
    void thread_a_V_0_vld_out();
    void thread_a_V_TDATA_blk_n();
    void thread_a_V_TREADY();
    void thread_a_cache_address0();
    void thread_a_cache_address1();
    void thread_a_cache_ce0();
    void thread_a_cache_ce1();
    void thread_a_cache_we0();
    void thread_add_ln21_1_fu_658_p2();
    void thread_add_ln21_2_fu_669_p2();
    void thread_add_ln21_3_fu_680_p2();
    void thread_add_ln21_4_fu_691_p2();
    void thread_add_ln21_5_fu_702_p2();
    void thread_add_ln21_6_fu_713_p2();
    void thread_add_ln21_7_fu_724_p2();
    void thread_add_ln21_8_fu_735_p2();
    void thread_add_ln21_fu_635_p2();
    void thread_add_ln36_10_fu_1000_p2();
    void thread_add_ln36_11_fu_946_p2();
    void thread_add_ln36_12_fu_1034_p2();
    void thread_add_ln36_13_fu_956_p2();
    void thread_add_ln36_14_fu_1038_p2();
    void thread_add_ln36_15_fu_976_p2();
    void thread_add_ln36_16_fu_1067_p2();
    void thread_add_ln36_17_fu_986_p2();
    void thread_add_ln36_18_fu_1071_p2();
    void thread_add_ln36_19_fu_1014_p2();
    void thread_add_ln36_1_fu_927_p2();
    void thread_add_ln36_20_fu_1086_p2();
    void thread_add_ln36_21_fu_1024_p2();
    void thread_add_ln36_22_fu_1090_p2();
    void thread_add_ln36_23_fu_1105_p2();
    void thread_add_ln36_24_fu_1057_p2();
    void thread_add_ln36_25_fu_1110_p2();
    void thread_add_ln36_2_fu_809_p2();
    void thread_add_ln36_3_fu_819_p2();
    void thread_add_ln36_4_fu_829_p2();
    void thread_add_ln36_5_fu_839_p2();
    void thread_add_ln36_6_fu_849_p2();
    void thread_add_ln36_7_fu_859_p2();
    void thread_add_ln36_8_fu_869_p2();
    void thread_add_ln36_9_fu_879_p2();
    void thread_add_ln36_fu_787_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10();
    void thread_ap_block_state11();
    void thread_ap_block_state13();
    void thread_ap_block_state19_pp0_stage0_iter0();
    void thread_ap_block_state2();
    void thread_ap_block_state20_pp0_stage1_iter0();
    void thread_ap_block_state21_pp0_stage2_iter0();
    void thread_ap_block_state22_pp0_stage3_iter0();
    void thread_ap_block_state23_pp0_stage4_iter0();
    void thread_ap_block_state24_pp0_stage0_iter1();
    void thread_ap_block_state25_pp0_stage1_iter1();
    void thread_ap_block_state26_io();
    void thread_ap_block_state26_pp0_stage2_iter1();
    void thread_ap_block_state27_io();
    void thread_ap_block_state27_pp0_stage3_iter1();
    void thread_ap_block_state3();
    void thread_ap_block_state4();
    void thread_ap_block_state5();
    void thread_ap_block_state6();
    void thread_ap_block_state7();
    void thread_ap_block_state8();
    void thread_ap_block_state9();
    void thread_ap_condition_1544();
    void thread_ap_condition_1548();
    void thread_ap_condition_1555();
    void thread_ap_condition_1559();
    void thread_ap_condition_pp0_exit_iter0_state19();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j2_0_phi_fu_485_p4();
    void thread_ap_phi_mux_tmp_5_phi_fu_497_p22();
    void thread_ap_predicate_op317_write_state26();
    void thread_ap_predicate_op318_write_state27();
    void thread_ap_predicate_op66_read_state2();
    void thread_ap_predicate_op70_read_state2();
    void thread_ap_predicate_tran19to28_state19();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_b_V_0_ack_in();
    void thread_b_V_0_ack_out();
    void thread_b_V_0_data_out();
    void thread_b_V_0_load_A();
    void thread_b_V_0_load_B();
    void thread_b_V_0_sel();
    void thread_b_V_0_state_cmp_full();
    void thread_b_V_0_vld_in();
    void thread_b_V_0_vld_out();
    void thread_b_V_TDATA_blk_n();
    void thread_b_V_TREADY();
    void thread_b_cache_address0();
    void thread_b_cache_address1();
    void thread_b_cache_ce0();
    void thread_b_cache_ce1();
    void thread_b_cache_we0();
    void thread_c_V_1_ack_in();
    void thread_c_V_1_ack_out();
    void thread_c_V_1_data_out();
    void thread_c_V_1_load_A();
    void thread_c_V_1_load_B();
    void thread_c_V_1_sel();
    void thread_c_V_1_state_cmp_full();
    void thread_c_V_1_vld_in();
    void thread_c_V_1_vld_out();
    void thread_c_V_TDATA();
    void thread_c_V_TDATA_blk_n();
    void thread_c_V_TVALID();
    void thread_i_1_fu_604_p2();
    void thread_i_fu_752_p2();
    void thread_icmp_ln16_fu_598_p2();
    void thread_icmp_ln17_fu_610_p2();
    void thread_icmp_ln20_1_fu_540_p2();
    void thread_icmp_ln20_2_fu_546_p2();
    void thread_icmp_ln20_3_fu_552_p2();
    void thread_icmp_ln20_4_fu_558_p2();
    void thread_icmp_ln20_5_fu_564_p2();
    void thread_icmp_ln20_6_fu_570_p2();
    void thread_icmp_ln20_7_fu_576_p2();
    void thread_icmp_ln20_8_fu_582_p2();
    void thread_icmp_ln20_9_fu_588_p2();
    void thread_icmp_ln20_fu_534_p2();
    void thread_icmp_ln26_fu_746_p2();
    void thread_icmp_ln27_fu_762_p2();
    void thread_icmp_ln28_fu_889_p2();
    void thread_icmp_ln30_fu_917_p2();
    void thread_j_fu_895_p2();
    void thread_mul_ln36_1_fu_971_p2();
    void thread_mul_ln36_2_fu_1004_p2();
    void thread_mul_ln36_3_fu_1009_p2();
    void thread_mul_ln36_4_fu_1043_p2();
    void thread_mul_ln36_5_fu_1048_p2();
    void thread_mul_ln36_6_fu_1076_p2();
    void thread_mul_ln36_7_fu_1081_p2();
    void thread_mul_ln36_8_fu_1095_p2();
    void thread_mul_ln36_9_fu_1100_p2();
    void thread_mul_ln36_fu_966_p2();
    void thread_n_0_ack_in();
    void thread_n_0_ack_out();
    void thread_n_0_data_out();
    void thread_n_0_load_A();
    void thread_n_0_load_B();
    void thread_n_0_sel();
    void thread_n_0_state_cmp_full();
    void thread_n_0_vld_in();
    void thread_n_0_vld_out();
    void thread_n_TDATA_blk_n();
    void thread_n_TREADY();
    void thread_or_ln21_fu_647_p2();
    void thread_or_ln36_1_fu_938_p3();
    void thread_or_ln36_fu_798_p2();
    void thread_sext_ln36_fu_991_p1();
    void thread_shl_ln1_fu_767_p3();
    void thread_shl_ln21_1_fu_623_p3();
    void thread_shl_ln36_1_fu_775_p3();
    void thread_shl_ln_fu_615_p3();
    void thread_zext_ln16_fu_594_p1();
    void thread_zext_ln21_10_fu_631_p1();
    void thread_zext_ln21_1_fu_652_p1();
    void thread_zext_ln21_2_fu_663_p1();
    void thread_zext_ln21_3_fu_674_p1();
    void thread_zext_ln21_4_fu_685_p1();
    void thread_zext_ln21_5_fu_696_p1();
    void thread_zext_ln21_6_fu_707_p1();
    void thread_zext_ln21_7_fu_718_p1();
    void thread_zext_ln21_8_fu_729_p1();
    void thread_zext_ln21_9_fu_740_p1();
    void thread_zext_ln21_fu_641_p1();
    void thread_zext_ln26_fu_758_p1();
    void thread_zext_ln28_1_fu_905_p1();
    void thread_zext_ln28_2_fu_909_p1();
    void thread_zext_ln28_3_fu_913_p1();
    void thread_zext_ln28_fu_901_p1();
    void thread_zext_ln36_10_fu_804_p1();
    void thread_zext_ln36_11_fu_933_p1();
    void thread_zext_ln36_12_fu_951_p1();
    void thread_zext_ln36_13_fu_961_p1();
    void thread_zext_ln36_14_fu_981_p1();
    void thread_zext_ln36_15_fu_995_p1();
    void thread_zext_ln36_16_fu_1019_p1();
    void thread_zext_ln36_17_fu_1029_p1();
    void thread_zext_ln36_18_fu_1053_p1();
    void thread_zext_ln36_19_fu_1062_p1();
    void thread_zext_ln36_1_fu_922_p1();
    void thread_zext_ln36_20_fu_783_p1();
    void thread_zext_ln36_2_fu_814_p1();
    void thread_zext_ln36_3_fu_824_p1();
    void thread_zext_ln36_4_fu_834_p1();
    void thread_zext_ln36_5_fu_844_p1();
    void thread_zext_ln36_6_fu_854_p1();
    void thread_zext_ln36_7_fu_864_p1();
    void thread_zext_ln36_8_fu_874_p1();
    void thread_zext_ln36_9_fu_884_p1();
    void thread_zext_ln36_fu_793_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
