
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_adder is
    Port ( i : in STD_LOGIC_VECTOR (2 downto 0);
           o : out STD_LOGIC_VECTOR (1 downto 0));
end full_adder;

architecture dataflow of full_adder is     
begin
o(0)<= i(0) xor i(1) xor i(2);
o(1)<= (i(0) and i(1))or(i(2) and i(1))or(i(0) and i(2));
       
end dataflow;
