Classic Timing Analyzer report for VGA
Sun Jun 29 21:02:53 2014
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Setup: 'KEYA'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.125 ns                                       ; KEYA               ; key5:key5_a|next_s ; --         ; KEYA     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.594 ns                                      ; LL[6]              ; VGA_R              ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 12.672 ns                                      ; KEYA               ; VGA_R              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.773 ns                                       ; KEYA               ; key5:key5_a|next_s ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 102.54 MHz ( period = 9.752 ns )               ; key5:key5_a|next_s ; key5:key5_a|pre_s  ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'KEYA'          ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; MMD[0]             ; MMD[1]             ; KEYA       ; KEYA     ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; key5:key5_a|pre_s  ; key5:key5_a|next_s ; CLK        ; CLK      ; 1            ;
; Total number of failed paths ;                                          ;               ;                                                ;                    ;                    ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEYA            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 102.54 MHz ( period = 9.752 ns )                    ; key5:key5_a|next_s    ; key5:key5_a|pre_s     ; CLK        ; CLK      ; None                        ; None                      ; 0.108 ns                ;
; N/A                                     ; 197.98 MHz ( period = 5.051 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.787 ns                ;
; N/A                                     ; 199.16 MHz ( period = 5.021 ns )                    ; key5:key5_a|count[1]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 204.50 MHz ( period = 4.890 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; 204.54 MHz ( period = 4.889 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 204.54 MHz ( period = 4.889 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 204.54 MHz ( period = 4.889 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 204.88 MHz ( period = 4.881 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 204.92 MHz ( period = 4.880 ns )                    ; CC[1]                 ; CC[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 204.92 MHz ( period = 4.880 ns )                    ; key5:key5_a|count[17] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.630 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 205.72 MHz ( period = 4.861 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 205.76 MHz ( period = 4.860 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.596 ns                ;
; N/A                                     ; 205.76 MHz ( period = 4.860 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.596 ns                ;
; N/A                                     ; 205.76 MHz ( period = 4.860 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.596 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 206.02 MHz ( period = 4.854 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 206.02 MHz ( period = 4.854 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 206.06 MHz ( period = 4.853 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 206.06 MHz ( period = 4.853 ns )                    ; key5:key5_a|count[10] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.589 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 206.10 MHz ( period = 4.852 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.602 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; key5:key5_a|count[13] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 207.13 MHz ( period = 4.828 ns )                    ; CC[2]                 ; CC[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 209.12 MHz ( period = 4.782 ns )                    ; key5:key5_a|count[1]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.73 MHz ( period = 4.768 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.504 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; 210.17 MHz ( period = 4.758 ns )                    ; key5:key5_a|count[15] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; 210.44 MHz ( period = 4.752 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.488 ns                ;
; N/A                                     ; 214.13 MHz ( period = 4.670 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.406 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 214.22 MHz ( period = 4.668 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 214.27 MHz ( period = 4.667 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.389 ns                ;
; N/A                                     ; 214.50 MHz ( period = 4.662 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.412 ns                ;
; N/A                                     ; 214.50 MHz ( period = 4.662 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.397 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.397 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.397 ns                ;
; N/A                                     ; 214.59 MHz ( period = 4.660 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.396 ns                ;
; N/A                                     ; 214.59 MHz ( period = 4.660 ns )                    ; key5:key5_a|count[11] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.395 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; CC[3]                 ; CC[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.791 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; key5:key5_a|count[6]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.87 MHz ( period = 4.654 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.404 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 214.92 MHz ( period = 4.653 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 214.96 MHz ( period = 4.652 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.374 ns                ;
; N/A                                     ; 214.96 MHz ( period = 4.652 ns )                    ; key5:key5_a|count[16] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.402 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; LL[1]                 ; LL[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 216.78 MHz ( period = 4.613 ns )                    ; key5:key5_a|count[4]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 218.29 MHz ( period = 4.581 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; 218.58 MHz ( period = 4.575 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 220.02 MHz ( period = 4.545 ns )                    ; key5:key5_a|count[1]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.267 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; LL[1]                 ; LL[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.173 ns                ;
; N/A                                     ; 224.82 MHz ( period = 4.448 ns )                    ; LL[1]                 ; LL[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.184 ns                ;
; N/A                                     ; 225.28 MHz ( period = 4.439 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 225.68 MHz ( period = 4.431 ns )                    ; FS[4]                 ; FS[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 225.68 MHz ( period = 4.431 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 225.73 MHz ( period = 4.430 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 225.73 MHz ( period = 4.430 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; key5:key5_a|count[9]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 225.99 MHz ( period = 4.425 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 226.04 MHz ( period = 4.424 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 226.04 MHz ( period = 4.424 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 226.04 MHz ( period = 4.424 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; key5:key5_a|count[1]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 226.40 MHz ( period = 4.417 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; key5:key5_a|count[14] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.165 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.144 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; key5:key5_a|count[7]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 227.22 MHz ( period = 4.401 ns )                    ; FS[2]                 ; FS[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; 227.43 MHz ( period = 4.397 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.119 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 227.84 MHz ( period = 4.389 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; key5:key5_a|count[8]  ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; 228.62 MHz ( period = 4.374 ns )                    ; key5:key5_a|count[4]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; CC[0]                 ; CC[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.505 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.064 ns                ;
; N/A                                     ; 230.47 MHz ( period = 4.339 ns )                    ; LL[1]                 ; LL[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 232.61 MHz ( period = 4.299 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.035 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; FS[4]                 ; FS[0]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; FS[4]                 ; FS[1]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 233.05 MHz ( period = 4.291 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 233.05 MHz ( period = 4.291 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 233.10 MHz ( period = 4.290 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 233.10 MHz ( period = 4.290 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; key5:key5_a|count[12] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; 233.86 MHz ( period = 4.276 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; FS[2]                 ; FS[0]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; FS[2]                 ; FS[1]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 234.47 MHz ( period = 4.265 ns )                    ; FS[5]                 ; FS[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.001 ns                ;
; N/A                                     ; 235.29 MHz ( period = 4.250 ns )                    ; key5:key5_a|count[1]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; 235.90 MHz ( period = 4.239 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; 236.24 MHz ( period = 4.233 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 236.29 MHz ( period = 4.232 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 236.46 MHz ( period = 4.229 ns )                    ; key5:key5_a|count[19] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.975 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; key5:key5_a|count[18] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.973 ns                ;
; N/A                                     ; 237.36 MHz ( period = 4.213 ns )                    ; LL[5]                 ; LL[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.920 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; key5:key5_a|count[3]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; LL[6]                 ; LL[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.920 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 239.87 MHz ( period = 4.169 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; 239.92 MHz ( period = 4.168 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; 239.98 MHz ( period = 4.167 ns )                    ; key5:key5_a|count[20] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 240.67 MHz ( period = 4.155 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; key5:key5_a|count[2]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; key5:key5_a|count[4]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.859 ns                ;
; N/A                                     ; 242.54 MHz ( period = 4.123 ns )                    ; LL[5]                 ; LL[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.859 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 244.08 MHz ( period = 4.097 ns )                    ; LL[0]                 ; LL[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 244.26 MHz ( period = 4.094 ns )                    ; LL[6]                 ; LL[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; FS[5]                 ; FS[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; FS[3]                 ; FS[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; LL[5]                 ; LL[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; LL[7]                 ; LL[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; key5:key5_a|count[4]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; key5:key5_a|count[5]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.758 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.758 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; LL[0]                 ; LL[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; key5:key5_a|count[21] ; key5:key5_a|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 252.91 MHz ( period = 3.954 ns )                    ; FS[4]                 ; FS[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; FS[5]                 ; FS[0]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; FS[5]                 ; FS[1]                 ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 254.84 MHz ( period = 3.924 ns )                    ; FS[2]                 ; FS[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 4.205 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[0]  ; CLK        ; CLK      ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; key5:key5_a|count[0]  ; key5:key5_a|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 3.655 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEYA'                                                                                                                                                                  ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; MMD[0] ; MMD[1] ; KEYA       ; KEYA     ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; MMD[1] ; MMD[0] ; KEYA       ; KEYA     ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; MMD[1] ; MMD[1] ; KEYA       ; KEYA     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; MMD[0] ; MMD[0] ; KEYA       ; KEYA     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; key5:key5_a|pre_s ; key5:key5_a|next_s ; CLK        ; CLK      ; None                       ; None                       ; 2.114 ns                 ;
+------------------------------------------+-------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                 ; To Clock ;
+-------+--------------+------------+------+--------------------+----------+
; N/A   ; None         ; 3.125 ns   ; KEYA ; key5:key5_a|next_s ; KEYA     ;
; N/A   ; None         ; 0.911 ns   ; KEYA ; key5:key5_a|next_s ; CLK      ;
+-------+--------------+------------+------+--------------------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+--------+--------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To     ; From Clock ;
+-------+--------------+------------+--------+--------+------------+
; N/A   ; None         ; 22.594 ns  ; LL[6]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 22.530 ns  ; LL[5]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 21.835 ns  ; LL[4]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 21.667 ns  ; LL[7]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 21.621 ns  ; LL[3]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 21.341 ns  ; LL[6]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 21.275 ns  ; LL[5]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 20.508 ns  ; LL[7]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 20.368 ns  ; LL[3]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 20.276 ns  ; LL[2]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 20.207 ns  ; LL[4]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 20.136 ns  ; LL[8]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 19.718 ns  ; LL[4]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 19.550 ns  ; LL[7]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 19.480 ns  ; LL[6]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 19.274 ns  ; LL[5]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 18.897 ns  ; LL[8]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 18.878 ns  ; LL[8]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 18.252 ns  ; MMD[1] ; VGA_R  ; CLK        ;
; N/A   ; None         ; 18.143 ns  ; MMD[0] ; VGA_R  ; CLK        ;
; N/A   ; None         ; 16.962 ns  ; LL[7]  ; VGA_VS ; CLK        ;
; N/A   ; None         ; 16.888 ns  ; LL[6]  ; VGA_VS ; CLK        ;
; N/A   ; None         ; 16.682 ns  ; CC[3]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 16.682 ns  ; LL[5]  ; VGA_VS ; CLK        ;
; N/A   ; None         ; 16.517 ns  ; MMD[1] ; VGA_G  ; CLK        ;
; N/A   ; None         ; 16.512 ns  ; LL[8]  ; VGA_VS ; CLK        ;
; N/A   ; None         ; 16.460 ns  ; CC[2]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 16.455 ns  ; CC[2]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 16.442 ns  ; CC[3]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 16.419 ns  ; MMD[0] ; VGA_G  ; CLK        ;
; N/A   ; None         ; 16.189 ns  ; CC[3]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 16.038 ns  ; MMD[1] ; VGA_R  ; KEYA       ;
; N/A   ; None         ; 15.987 ns  ; MMD[1] ; VGA_B  ; CLK        ;
; N/A   ; None         ; 15.929 ns  ; MMD[0] ; VGA_R  ; KEYA       ;
; N/A   ; None         ; 15.926 ns  ; CC[2]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 15.898 ns  ; CC[1]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 15.889 ns  ; MMD[0] ; VGA_B  ; CLK        ;
; N/A   ; None         ; 15.585 ns  ; CC[1]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 15.358 ns  ; CC[0]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 14.802 ns  ; CC[4]  ; VGA_R  ; CLK        ;
; N/A   ; None         ; 14.691 ns  ; CC[4]  ; VGA_B  ; CLK        ;
; N/A   ; None         ; 14.303 ns  ; MMD[1] ; VGA_G  ; KEYA       ;
; N/A   ; None         ; 14.205 ns  ; MMD[0] ; VGA_G  ; KEYA       ;
; N/A   ; None         ; 14.161 ns  ; CC[4]  ; VGA_G  ; CLK        ;
; N/A   ; None         ; 13.773 ns  ; MMD[1] ; VGA_B  ; KEYA       ;
; N/A   ; None         ; 13.675 ns  ; MMD[0] ; VGA_B  ; KEYA       ;
; N/A   ; None         ; 12.737 ns  ; CC[3]  ; VGA_HS ; CLK        ;
; N/A   ; None         ; 11.508 ns  ; CC[4]  ; VGA_HS ; CLK        ;
+-------+--------------+------------+--------+--------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 12.672 ns       ; KEYA ; VGA_R ;
; N/A   ; None              ; 12.273 ns       ; KEYA ; VGA_G ;
; N/A   ; None              ; 12.265 ns       ; KEYA ; VGA_B ;
+-------+-------------------+-----------------+------+-------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------+----------+
; N/A           ; None        ; 0.773 ns  ; KEYA ; key5:key5_a|next_s ; CLK      ;
; N/A           ; None        ; -1.441 ns ; KEYA ; key5:key5_a|next_s ; KEYA     ;
+---------------+-------------+-----------+------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Sun Jun 29 21:02:53 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "key5:key5_a|next_s" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "KEYA" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "key5:key5_a|keyclk" as buffer
    Info: Detected ripple clock "key5:key5_a|pre_s" as buffer
    Info: Detected gated clock "key5:key5_a|dout" as buffer
    Info: Detected ripple clock "CC[4]" as buffer
    Info: Detected ripple clock "FS[5]" as buffer
Info: Clock "CLK" has Internal fmax of 102.54 MHz between source register "key5:key5_a|next_s" and destination register "key5:key5_a|pre_s" (period= 9.752 ns)
    Info: + Longest register to register delay is 0.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: 2: + IC(0.000 ns) + CELL(0.108 ns) = 0.108 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
        Info: Total cell delay = 0.108 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.808 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 4.689 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 2; REG Node = 'key5:key5_a|keyclk'
            Info: 3: + IC(0.400 ns) + CELL(0.666 ns) = 4.689 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
            Info: Total cell delay = 2.786 ns ( 59.42 % )
            Info: Total interconnect delay = 1.903 ns ( 40.58 % )
        Info: - Longest clock path from clock "CLK" to source register is 9.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 2; REG Node = 'key5:key5_a|keyclk'
            Info: 3: + IC(0.400 ns) + CELL(0.970 ns) = 4.993 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
            Info: 4: + IC(0.454 ns) + CELL(0.370 ns) = 5.817 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
            Info: 5: + IC(2.158 ns) + CELL(0.000 ns) = 7.975 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
            Info: 6: + IC(1.316 ns) + CELL(0.206 ns) = 9.497 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
            Info: Total cell delay = 3.666 ns ( 38.60 % )
            Info: Total interconnect delay = 5.831 ns ( 61.40 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "KEYA" Internal fmax is restricted to 360.1 MHz between source register "MMD[0]" and destination register "MMD[1]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.765 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y5_N19; Fanout = 5; REG Node = 'MMD[0]'
            Info: 2: + IC(0.451 ns) + CELL(0.206 ns) = 0.657 ns; Loc. = LCCOMB_X6_Y5_N22; Fanout = 2; COMB Node = 'GRBP[2]~808'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.765 ns; Loc. = LCFF_X6_Y5_N23; Fanout = 5; REG Node = 'MMD[1]'
            Info: Total cell delay = 0.314 ns ( 41.05 % )
            Info: Total interconnect delay = 0.451 ns ( 58.95 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEYA" to destination register is 7.252 ns
                Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
                Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.603 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
                Info: 3: + IC(2.158 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
                Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 7.252 ns; Loc. = LCFF_X6_Y5_N23; Fanout = 5; REG Node = 'MMD[1]'
                Info: Total cell delay = 2.295 ns ( 31.65 % )
                Info: Total interconnect delay = 4.957 ns ( 68.35 % )
            Info: - Longest clock path from clock "KEYA" to source register is 7.252 ns
                Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
                Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.603 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
                Info: 3: + IC(2.158 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
                Info: 4: + IC(0.825 ns) + CELL(0.666 ns) = 7.252 ns; Loc. = LCFF_X6_Y5_N19; Fanout = 5; REG Node = 'MMD[0]'
                Info: Total cell delay = 2.295 ns ( 31.65 % )
                Info: Total interconnect delay = 4.957 ns ( 68.35 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "key5:key5_a|pre_s" and destination pin or register "key5:key5_a|next_s" for clock "CLK" (Hold time is 2.39 ns)
    Info: + Largest clock skew is 4.808 ns
        Info: + Longest clock path from clock "CLK" to destination register is 9.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 2; REG Node = 'key5:key5_a|keyclk'
            Info: 3: + IC(0.400 ns) + CELL(0.970 ns) = 4.993 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
            Info: 4: + IC(0.454 ns) + CELL(0.370 ns) = 5.817 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
            Info: 5: + IC(2.158 ns) + CELL(0.000 ns) = 7.975 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
            Info: 6: + IC(1.316 ns) + CELL(0.206 ns) = 9.497 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
            Info: Total cell delay = 3.666 ns ( 38.60 % )
            Info: Total interconnect delay = 5.831 ns ( 61.40 % )
        Info: - Shortest clock path from clock "CLK" to source register is 4.689 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 2; REG Node = 'key5:key5_a|keyclk'
            Info: 3: + IC(0.400 ns) + CELL(0.666 ns) = 4.689 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
            Info: Total cell delay = 2.786 ns ( 59.42 % )
            Info: Total interconnect delay = 1.903 ns ( 40.58 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
        Info: 2: + IC(0.474 ns) + CELL(0.651 ns) = 1.125 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'key5:key5_a|next_s~3'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.114 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: Total cell delay = 1.275 ns ( 60.31 % )
        Info: Total interconnect delay = 0.839 ns ( 39.69 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key5:key5_a|next_s" (data pin = "KEYA", clock pin = "KEYA") is 3.125 ns
    Info: + Longest pin to register delay is 8.724 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
        Info: 2: + IC(6.411 ns) + CELL(0.319 ns) = 7.735 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'key5:key5_a|next_s~3'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 8.724 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: Total cell delay = 1.948 ns ( 22.33 % )
        Info: Total interconnect delay = 6.776 ns ( 77.67 % )
    Info: + Micro setup delay of destination is 1.684 ns
    Info: - Shortest clock path from clock "KEYA" to destination register is 7.283 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
        Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.603 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
        Info: 3: + IC(2.158 ns) + CELL(0.000 ns) = 5.761 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
        Info: 4: + IC(1.316 ns) + CELL(0.206 ns) = 7.283 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: Total cell delay = 1.835 ns ( 25.20 % )
        Info: Total interconnect delay = 5.448 ns ( 74.80 % )
Info: tco from clock "CLK" to destination pin "VGA_R" through register "LL[6]" is 22.594 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.061 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N5; Fanout = 4; REG Node = 'FS[5]'
        Info: 3: + IC(1.469 ns) + CELL(0.970 ns) = 6.062 ns; Loc. = LCFF_X6_Y6_N1; Fanout = 9; REG Node = 'CC[4]'
        Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 7.552 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'CC[4]~clkctrl'
        Info: 5: + IC(0.843 ns) + CELL(0.666 ns) = 9.061 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 9; REG Node = 'LL[6]'
        Info: Total cell delay = 3.756 ns ( 41.45 % )
        Info: Total interconnect delay = 5.305 ns ( 58.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 9; REG Node = 'LL[6]'
        Info: 2: + IC(1.177 ns) + CELL(0.651 ns) = 1.828 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'GRBY[2]~787'
        Info: 3: + IC(1.039 ns) + CELL(0.206 ns) = 3.073 ns; Loc. = LCCOMB_X15_Y11_N2; Fanout = 1; COMB Node = 'GRBP[2]~809'
        Info: 4: + IC(0.383 ns) + CELL(0.616 ns) = 4.072 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'GRBP[2]~810'
        Info: 5: + IC(2.341 ns) + CELL(0.650 ns) = 7.063 ns; Loc. = LCCOMB_X6_Y5_N2; Fanout = 1; COMB Node = 'GRBP[2]~811'
        Info: 6: + IC(1.006 ns) + CELL(0.370 ns) = 8.439 ns; Loc. = LCCOMB_X6_Y5_N28; Fanout = 1; COMB Node = 'GRB~2'
        Info: 7: + IC(1.694 ns) + CELL(3.096 ns) = 13.229 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'VGA_R'
        Info: Total cell delay = 5.589 ns ( 42.25 % )
        Info: Total interconnect delay = 7.640 ns ( 57.75 % )
Info: Longest tpd from source pin "KEYA" to destination pin "VGA_R" is 12.672 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
    Info: 2: + IC(6.271 ns) + CELL(0.606 ns) = 7.882 ns; Loc. = LCCOMB_X6_Y5_N28; Fanout = 1; COMB Node = 'GRB~2'
    Info: 3: + IC(1.694 ns) + CELL(3.096 ns) = 12.672 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'VGA_R'
    Info: Total cell delay = 4.707 ns ( 37.14 % )
    Info: Total interconnect delay = 7.965 ns ( 62.86 % )
Info: th for register "key5:key5_a|next_s" (data pin = "KEYA", clock pin = "CLK") is 0.773 ns
    Info: + Longest clock path from clock "CLK" to destination register is 9.497 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.503 ns) + CELL(0.970 ns) = 3.623 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 2; REG Node = 'key5:key5_a|keyclk'
        Info: 3: + IC(0.400 ns) + CELL(0.970 ns) = 4.993 ns; Loc. = LCFF_X13_Y6_N21; Fanout = 2; REG Node = 'key5:key5_a|pre_s'
        Info: 4: + IC(0.454 ns) + CELL(0.370 ns) = 5.817 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 1; COMB Node = 'key5:key5_a|dout'
        Info: 5: + IC(2.158 ns) + CELL(0.000 ns) = 7.975 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'key5:key5_a|dout~clkctrl'
        Info: 6: + IC(1.316 ns) + CELL(0.206 ns) = 9.497 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: Total cell delay = 3.666 ns ( 38.60 % )
        Info: Total interconnect delay = 5.831 ns ( 61.40 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 8.724 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_46; Fanout = 5; CLK Node = 'KEYA'
        Info: 2: + IC(6.411 ns) + CELL(0.319 ns) = 7.735 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'key5:key5_a|next_s~3'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 8.724 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 1; REG Node = 'key5:key5_a|next_s'
        Info: Total cell delay = 1.948 ns ( 22.33 % )
        Info: Total interconnect delay = 6.776 ns ( 77.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Allocated 113 megabytes of memory during processing
    Info: Processing ended: Sun Jun 29 21:02:54 2014
    Info: Elapsed time: 00:00:01


