ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_PWM_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_TIM_PWM_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 93 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		@ link register save eliminated.
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 112              		.loc 1 94 3 view .LVU21
 113              		.loc 1 94 14 is_stmt 0 view .LVU22
 114 0000 0368     		ldr	r3, [r0]
 115              		.loc 1 94 5 view .LVU23
 116 0002 B3F1804F 		cmp	r3, #1073741824
 117 0006 00D0     		beq	.L11
 118 0008 7047     		bx	lr
 119              	.L11:
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 120              		.loc 1 93 1 view .LVU24
 121 000a 82B0     		sub	sp, sp, #8
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 8
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 124              		.loc 1 100 5 is_stmt 1 view .LVU25
 125              	.LBB5:
 126              		.loc 1 100 5 view .LVU26
 127              		.loc 1 100 5 view .LVU27
 128 000c 03F50433 		add	r3, r3, #135168
 129 0010 DA69     		ldr	r2, [r3, #28]
 130 0012 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 5


 131 0016 DA61     		str	r2, [r3, #28]
 132              		.loc 1 100 5 view .LVU28
 133 0018 DB69     		ldr	r3, [r3, #28]
 134 001a 03F00103 		and	r3, r3, #1
 135 001e 0193     		str	r3, [sp, #4]
 136              		.loc 1 100 5 view .LVU29
 137 0020 019B     		ldr	r3, [sp, #4]
 138              	.LBE5:
 139              		.loc 1 100 5 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Core/Src/stm32f1xx_hal_msp.c ****   }
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c **** }
 140              		.loc 1 106 1 is_stmt 0 view .LVU31
 141 0022 02B0     		add	sp, sp, #8
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 0
 144              		@ sp needed
 145 0024 7047     		bx	lr
 146              		.cfi_endproc
 147              	.LFE66:
 149              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 150              		.align	1
 151              		.global	HAL_TIM_MspPostInit
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 155              		.fpu softvfp
 157              	HAL_TIM_MspPostInit:
 158              	.LVL4:
 159              	.LFB67:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 109:Core/Src/stm32f1xx_hal_msp.c **** {
 160              		.loc 1 109 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 24
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		.loc 1 109 1 is_stmt 0 view .LVU33
 165 0000 00B5     		push	{lr}
 166              	.LCFI4:
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 87B0     		sub	sp, sp, #28
 170              	.LCFI5:
 171              		.cfi_def_cfa_offset 32
 110:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 172              		.loc 1 110 3 is_stmt 1 view .LVU34
 173              		.loc 1 110 20 is_stmt 0 view .LVU35
 174 0004 0023     		movs	r3, #0
 175 0006 0293     		str	r3, [sp, #8]
 176 0008 0393     		str	r3, [sp, #12]
 177 000a 0493     		str	r3, [sp, #16]
 178 000c 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM2)
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 6


 179              		.loc 1 111 3 is_stmt 1 view .LVU36
 180              		.loc 1 111 10 is_stmt 0 view .LVU37
 181 000e 0368     		ldr	r3, [r0]
 182              		.loc 1 111 5 view .LVU38
 183 0010 B3F1804F 		cmp	r3, #1073741824
 184 0014 02D0     		beq	.L15
 185              	.LVL5:
 186              	.L12:
 112:Core/Src/stm32f1xx_hal_msp.c ****   {
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 118:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 119:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 120:Core/Src/stm32f1xx_hal_msp.c ****     */
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 129:Core/Src/stm32f1xx_hal_msp.c ****   }
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c **** }
 187              		.loc 1 131 1 view .LVU39
 188 0016 07B0     		add	sp, sp, #28
 189              	.LCFI6:
 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 4
 192              		@ sp needed
 193 0018 5DF804FB 		ldr	pc, [sp], #4
 194              	.LVL6:
 195              	.L15:
 196              	.LCFI7:
 197              		.cfi_restore_state
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 198              		.loc 1 117 5 is_stmt 1 view .LVU40
 199              	.LBB6:
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 200              		.loc 1 117 5 view .LVU41
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 201              		.loc 1 117 5 view .LVU42
 202 001c 03F50433 		add	r3, r3, #135168
 203 0020 9A69     		ldr	r2, [r3, #24]
 204 0022 42F00402 		orr	r2, r2, #4
 205 0026 9A61     		str	r2, [r3, #24]
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 206              		.loc 1 117 5 view .LVU43
 207 0028 9B69     		ldr	r3, [r3, #24]
 208 002a 03F00403 		and	r3, r3, #4
 209 002e 0193     		str	r3, [sp, #4]
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 210              		.loc 1 117 5 view .LVU44
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 7


 211 0030 019B     		ldr	r3, [sp, #4]
 212              	.LBE6:
 117:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 213              		.loc 1 117 5 view .LVU45
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214              		.loc 1 121 5 view .LVU46
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 121 25 is_stmt 0 view .LVU47
 216 0032 0123     		movs	r3, #1
 217 0034 0293     		str	r3, [sp, #8]
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 218              		.loc 1 122 5 is_stmt 1 view .LVU48
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219              		.loc 1 122 26 is_stmt 0 view .LVU49
 220 0036 0223     		movs	r3, #2
 221 0038 0393     		str	r3, [sp, #12]
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222              		.loc 1 123 5 is_stmt 1 view .LVU50
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 123 27 is_stmt 0 view .LVU51
 224 003a 0593     		str	r3, [sp, #20]
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 225              		.loc 1 124 5 is_stmt 1 view .LVU52
 226 003c 02A9     		add	r1, sp, #8
 227 003e 0248     		ldr	r0, .L16
 228              	.LVL7:
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 229              		.loc 1 124 5 is_stmt 0 view .LVU53
 230 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL8:
 232              		.loc 1 131 1 view .LVU54
 233 0044 E7E7     		b	.L12
 234              	.L17:
 235 0046 00BF     		.align	2
 236              	.L16:
 237 0048 00080140 		.word	1073809408
 238              		.cfi_endproc
 239              	.LFE67:
 241              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_PWM_MspDeInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu softvfp
 249              	HAL_TIM_PWM_MspDeInit:
 250              	.LVL9:
 251              	.LFB68:
 132:Core/Src/stm32f1xx_hal_msp.c **** /**
 133:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 134:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 136:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f1xx_hal_msp.c **** */
 138:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 139:Core/Src/stm32f1xx_hal_msp.c **** {
 252              		.loc 1 139 1 is_stmt 1 view -0
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 8


 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 140:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 257              		.loc 1 140 3 view .LVU56
 258              		.loc 1 140 14 is_stmt 0 view .LVU57
 259 0000 0368     		ldr	r3, [r0]
 260              		.loc 1 140 5 view .LVU58
 261 0002 B3F1804F 		cmp	r3, #1073741824
 262 0006 00D0     		beq	.L20
 263              	.L18:
 141:Core/Src/stm32f1xx_hal_msp.c ****   {
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 145:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 147:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 150:Core/Src/stm32f1xx_hal_msp.c ****   }
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c **** }
 264              		.loc 1 152 1 view .LVU59
 265 0008 7047     		bx	lr
 266              	.L20:
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 267              		.loc 1 146 5 is_stmt 1 view .LVU60
 268 000a 034A     		ldr	r2, .L21
 269 000c D369     		ldr	r3, [r2, #28]
 270 000e 23F00103 		bic	r3, r3, #1
 271 0012 D361     		str	r3, [r2, #28]
 272              		.loc 1 152 1 is_stmt 0 view .LVU61
 273 0014 F8E7     		b	.L18
 274              	.L22:
 275 0016 00BF     		.align	2
 276              	.L21:
 277 0018 00100240 		.word	1073876992
 278              		.cfi_endproc
 279              	.LFE68:
 281              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_UART_MspInit
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu softvfp
 289              	HAL_UART_MspInit:
 290              	.LVL10:
 291              	.LFB69:
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c **** /**
 155:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 156:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 157:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 158:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 9


 159:Core/Src/stm32f1xx_hal_msp.c **** */
 160:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 161:Core/Src/stm32f1xx_hal_msp.c **** {
 292              		.loc 1 161 1 is_stmt 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 24
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		.loc 1 161 1 is_stmt 0 view .LVU63
 297 0000 30B5     		push	{r4, r5, lr}
 298              	.LCFI8:
 299              		.cfi_def_cfa_offset 12
 300              		.cfi_offset 4, -12
 301              		.cfi_offset 5, -8
 302              		.cfi_offset 14, -4
 303 0002 87B0     		sub	sp, sp, #28
 304              	.LCFI9:
 305              		.cfi_def_cfa_offset 40
 162:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 306              		.loc 1 162 3 is_stmt 1 view .LVU64
 307              		.loc 1 162 20 is_stmt 0 view .LVU65
 308 0004 0023     		movs	r3, #0
 309 0006 0293     		str	r3, [sp, #8]
 310 0008 0393     		str	r3, [sp, #12]
 311 000a 0493     		str	r3, [sp, #16]
 312 000c 0593     		str	r3, [sp, #20]
 163:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 313              		.loc 1 163 3 is_stmt 1 view .LVU66
 314              		.loc 1 163 11 is_stmt 0 view .LVU67
 315 000e 0268     		ldr	r2, [r0]
 316              		.loc 1 163 5 view .LVU68
 317 0010 1E4B     		ldr	r3, .L27
 318 0012 9A42     		cmp	r2, r3
 319 0014 01D0     		beq	.L26
 320              	.LVL11:
 321              	.L23:
 164:Core/Src/stm32f1xx_hal_msp.c ****   {
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 167:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 173:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 174:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 175:Core/Src/stm32f1xx_hal_msp.c ****     */
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 10


 186:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_USART1_ENABLE();
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 189:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 190:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 191:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 194:Core/Src/stm32f1xx_hal_msp.c ****   }
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c **** }
 322              		.loc 1 196 1 view .LVU69
 323 0016 07B0     		add	sp, sp, #28
 324              	.LCFI10:
 325              		.cfi_remember_state
 326              		.cfi_def_cfa_offset 12
 327              		@ sp needed
 328 0018 30BD     		pop	{r4, r5, pc}
 329              	.LVL12:
 330              	.L26:
 331              	.LCFI11:
 332              		.cfi_restore_state
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 333              		.loc 1 169 5 is_stmt 1 view .LVU70
 334              	.LBB7:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 169 5 view .LVU71
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 169 5 view .LVU72
 337 001a 03F55843 		add	r3, r3, #55296
 338 001e 9A69     		ldr	r2, [r3, #24]
 339 0020 42F48042 		orr	r2, r2, #16384
 340 0024 9A61     		str	r2, [r3, #24]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 341              		.loc 1 169 5 view .LVU73
 342 0026 9A69     		ldr	r2, [r3, #24]
 343 0028 02F48042 		and	r2, r2, #16384
 344 002c 0092     		str	r2, [sp]
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 345              		.loc 1 169 5 view .LVU74
 346 002e 009A     		ldr	r2, [sp]
 347              	.LBE7:
 169:Core/Src/stm32f1xx_hal_msp.c **** 
 348              		.loc 1 169 5 view .LVU75
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 349              		.loc 1 171 5 view .LVU76
 350              	.LBB8:
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 351              		.loc 1 171 5 view .LVU77
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 352              		.loc 1 171 5 view .LVU78
 353 0030 9A69     		ldr	r2, [r3, #24]
 354 0032 42F00802 		orr	r2, r2, #8
 355 0036 9A61     		str	r2, [r3, #24]
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 356              		.loc 1 171 5 view .LVU79
 357 0038 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 11


 358 003a 03F00803 		and	r3, r3, #8
 359 003e 0193     		str	r3, [sp, #4]
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 360              		.loc 1 171 5 view .LVU80
 361 0040 019B     		ldr	r3, [sp, #4]
 362              	.LBE8:
 171:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 363              		.loc 1 171 5 view .LVU81
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364              		.loc 1 176 5 view .LVU82
 176:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 176 25 is_stmt 0 view .LVU83
 366 0042 4023     		movs	r3, #64
 367 0044 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 368              		.loc 1 177 5 is_stmt 1 view .LVU84
 177:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 369              		.loc 1 177 26 is_stmt 0 view .LVU85
 370 0046 0223     		movs	r3, #2
 371 0048 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 372              		.loc 1 178 5 is_stmt 1 view .LVU86
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373              		.loc 1 178 27 is_stmt 0 view .LVU87
 374 004a 0323     		movs	r3, #3
 375 004c 0593     		str	r3, [sp, #20]
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 376              		.loc 1 179 5 is_stmt 1 view .LVU88
 377 004e 104D     		ldr	r5, .L27+4
 378 0050 02A9     		add	r1, sp, #8
 379 0052 2846     		mov	r0, r5
 380              	.LVL13:
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 381              		.loc 1 179 5 is_stmt 0 view .LVU89
 382 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 383              	.LVL14:
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 384              		.loc 1 181 5 is_stmt 1 view .LVU90
 181:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 385              		.loc 1 181 25 is_stmt 0 view .LVU91
 386 0058 8023     		movs	r3, #128
 387 005a 0293     		str	r3, [sp, #8]
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 182 5 is_stmt 1 view .LVU92
 182:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 182 26 is_stmt 0 view .LVU93
 390 005c 0024     		movs	r4, #0
 391 005e 0394     		str	r4, [sp, #12]
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 392              		.loc 1 183 5 is_stmt 1 view .LVU94
 183:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 393              		.loc 1 183 26 is_stmt 0 view .LVU95
 394 0060 0494     		str	r4, [sp, #16]
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 395              		.loc 1 184 5 is_stmt 1 view .LVU96
 396 0062 02A9     		add	r1, sp, #8
 397 0064 2846     		mov	r0, r5
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 12


 398 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 399              	.LVL15:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 400              		.loc 1 186 5 view .LVU97
 401              	.LBB9:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 402              		.loc 1 186 5 view .LVU98
 403 006a 0A4A     		ldr	r2, .L27+8
 404 006c 5368     		ldr	r3, [r2, #4]
 405              	.LVL16:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 406              		.loc 1 186 5 view .LVU99
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 407              		.loc 1 186 5 view .LVU100
 408 006e 43F0E063 		orr	r3, r3, #117440512
 409              	.LVL17:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 410              		.loc 1 186 5 is_stmt 0 view .LVU101
 411 0072 43F00403 		orr	r3, r3, #4
 412              	.LVL18:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 186 5 is_stmt 1 view .LVU102
 414 0076 5360     		str	r3, [r2, #4]
 415              	.LBE9:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 416              		.loc 1 186 5 view .LVU103
 189:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 417              		.loc 1 189 5 view .LVU104
 418 0078 2246     		mov	r2, r4
 419 007a 0A21     		movs	r1, #10
 420 007c 2520     		movs	r0, #37
 421 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 422              	.LVL19:
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 423              		.loc 1 190 5 view .LVU105
 424 0082 2520     		movs	r0, #37
 425 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 426              	.LVL20:
 427              		.loc 1 196 1 is_stmt 0 view .LVU106
 428 0088 C5E7     		b	.L23
 429              	.L28:
 430 008a 00BF     		.align	2
 431              	.L27:
 432 008c 00380140 		.word	1073821696
 433 0090 000C0140 		.word	1073810432
 434 0094 00000140 		.word	1073807360
 435              		.cfi_endproc
 436              	.LFE69:
 438              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 439              		.align	1
 440              		.global	HAL_UART_MspDeInit
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 444              		.fpu softvfp
 446              	HAL_UART_MspDeInit:
 447              	.LVL21:
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 13


 448              	.LFB70:
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c **** /**
 199:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 200:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 201:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 202:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 203:Core/Src/stm32f1xx_hal_msp.c **** */
 204:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 205:Core/Src/stm32f1xx_hal_msp.c **** {
 449              		.loc 1 205 1 is_stmt 1 view -0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		.loc 1 205 1 is_stmt 0 view .LVU108
 454 0000 08B5     		push	{r3, lr}
 455              	.LCFI12:
 456              		.cfi_def_cfa_offset 8
 457              		.cfi_offset 3, -8
 458              		.cfi_offset 14, -4
 206:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 459              		.loc 1 206 3 is_stmt 1 view .LVU109
 460              		.loc 1 206 11 is_stmt 0 view .LVU110
 461 0002 0268     		ldr	r2, [r0]
 462              		.loc 1 206 5 view .LVU111
 463 0004 084B     		ldr	r3, .L33
 464 0006 9A42     		cmp	r2, r3
 465 0008 00D0     		beq	.L32
 466              	.LVL22:
 467              	.L29:
 207:Core/Src/stm32f1xx_hal_msp.c ****   {
 208:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 211:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 212:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 215:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 216:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> USART1_RX
 217:Core/Src/stm32f1xx_hal_msp.c ****     */
 218:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 225:Core/Src/stm32f1xx_hal_msp.c ****   }
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c **** }
 468              		.loc 1 227 1 view .LVU112
 469 000a 08BD     		pop	{r3, pc}
 470              	.LVL23:
 471              	.L32:
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 472              		.loc 1 212 5 is_stmt 1 view .LVU113
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 14


 473 000c 074A     		ldr	r2, .L33+4
 474 000e 9369     		ldr	r3, [r2, #24]
 475 0010 23F48043 		bic	r3, r3, #16384
 476 0014 9361     		str	r3, [r2, #24]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 477              		.loc 1 218 5 view .LVU114
 478 0016 C021     		movs	r1, #192
 479 0018 0548     		ldr	r0, .L33+8
 480              	.LVL24:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 481              		.loc 1 218 5 is_stmt 0 view .LVU115
 482 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 483              	.LVL25:
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 484              		.loc 1 221 5 is_stmt 1 view .LVU116
 485 001e 2520     		movs	r0, #37
 486 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 487              	.LVL26:
 488              		.loc 1 227 1 is_stmt 0 view .LVU117
 489 0024 F1E7     		b	.L29
 490              	.L34:
 491 0026 00BF     		.align	2
 492              	.L33:
 493 0028 00380140 		.word	1073821696
 494 002c 00100240 		.word	1073876992
 495 0030 000C0140 		.word	1073810432
 496              		.cfi_endproc
 497              	.LFE70:
 499              		.text
 500              	.Letext0:
 501              		.file 2 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 502              		.file 3 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 503              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 504              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 505              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 506              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 507              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 508              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 509              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:91     .text.HAL_MspInit:000000000000003c $d
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:97     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:104    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:150    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:157    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:237    .text.HAL_TIM_MspPostInit:0000000000000048 $d
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:242    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:249    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:277    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:282    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:289    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:432    .text.HAL_UART_MspInit:000000000000008c $d
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:439    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:446    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\yjiangck\AppData\Local\Temp\ccjJcaQR.s:493    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
