This maps ids of par blocks to " cell timing maps ", which map cells to intervals (i,j), that signify the clock cycles the group is active for, 
 relative to the start of the given par block
============ Map for Component "main" ============
========Par Node ID: 0 ========
====Child/Thread ID: 1 ====
Id { id: "b" } -- [(5, 8)]
Id { id: "a" } -- [(1, 4)]
Id { id: "c" } -- [(9, 12)]
====Child/Thread ID: 5 ====
Id { id: "e" } -- [(2, 5)]
Id { id: "d" } -- [(1, 1), (10, 10)]
Id { id: "f" } -- [(6, 9)]
Id { id: "h" } -- [(4, 5)]
Id { id: "g" } -- [(2, 3)]
====Child/Thread ID: 15 ====
Id { id: "j" } -- [(2, 2), (4, 4), (6, 6), (8, 8)]
Id { id: "i" } -- [(1, 1), (3, 3), (5, 5), (7, 7)]

========Par Node ID: 7 ========
====Child/Thread ID: 8 ====
Id { id: "e" } -- [(1, 4)]
Id { id: "f" } -- [(5, 8)]
====Child/Thread ID: 11 ====
Id { id: "h" } -- [(3, 4)]
Id { id: "g" } -- [(1, 2)]


import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    lt = std_lt(32);
    a = std_reg(32);
    b = std_reg(32);
    c = std_reg(32);
    d = std_reg(32);
    e = std_reg(32);
    f = std_reg(32);
    g = std_reg(32);
    h = std_reg(32);
    i = std_reg(32);
    j = std_reg(32);
  }
  wires {
    group A {
      a.write_en = 1'd1;
      a.in = 32'd2;
      A[done] = a.done;
    }
    group B {
      a.write_en = 1'd1;
      a.in = 32'd2;
      B[done] = a.done;
    }
    group C {
      a.write_en = 1'd1;
      a.in = 32'd2;
      C[done] = a.done;
    }
    group D {
      d.write_en = 1'd1;
      d.in = 32'd2;
      D[done] = d.done;
    }
    group E {
      d.write_en = 1'd1;
      d.in = 32'd2;
      E[done] = d.done;
    }
    group F {
      d.write_en = 1'd1;
      d.in = 32'd2;
      F[done] = d.done;
    }
    group G {
      g.write_en = 1'd1;
      g.in = 32'd2;
      G[done] = g.done;
    }
    group H {
      g.write_en = 1'd1;
      g.in = 32'd2;
      H[done] = g.done;
    }
    group I {
      i.write_en = 1'd1;
      i.in = 32'd2;
      I[done] = i.done;
    }
    group J {
      i.write_en = 1'd1;
      i.in = 32'd2;
      J[done] = i.done;
    }
  }

  control {
    @static(12) @NODE_ID(0) par {
      @static(12) @NODE_ID seq {
        @static(4) @NODE_ID(2) A;
        @static(4) @NODE_ID(3) B;
        @static(4) @NODE_ID(4) C;
      }
      @static(10) @NODE_ID(5) seq {
        @static @NODE_ID(6) D;
        @static(8) @NODE_ID(7) par {
          @static(8) @NODE_ID(8) seq {
            @static(4) @NODE_ID(9) E;
            @static(4) @NODE_ID(10) F;
          }
          @static(4) @NODE_ID(11) seq {
            @static(2) @NODE_ID(12) G;
            @static(2) @NODE_ID(13) H;
          }
        }
        @static @NODE_ID(14) D;
      }
      @bound(4) @NODE_ID(15) while lt.out {
        @static(2) @NODE_ID(16) seq {
          @static @NODE_ID(17) I;
          @static @NODE_ID(18) J;
        }
      }
    }
  }
}
