#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Oct 17 13:24:32 2017
# Process ID: 9032
# Log file: F:/Verilog/Math_Project/U201514658/preject/preject.sim/sim_1/synth/func/webtalk.log
# Journal file: F:/Verilog/Math_Project/U201514658/preject/preject.sim/sim_1/synth/func\webtalk.jou
#-----------------------------------------------------------
source F:/Verilog/Math_Project/U201514658/preject/preject.sim/sim_1/synth/func/xsim.dir/FSM_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/U201514658/preject/preject.sim/sim_1/synth/func/xsim.dir/FSM_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 13:24:35 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 13:24:35 2017...
