****************************************
 Report : check_design
 Options: { pre_clock_tree_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:57:19 2025
****************************************

****************************************
Report : Data Mismatches
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************
No mismatches exist on the design.
1
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_mv_design' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
1
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_legality' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 8 shapes out of 21 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 294 vias out of 1023 total vias.

check_legality for block design elevator ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0058 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 37 ref cells (8 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design elevator succeeded!


check_legality succeeded.

**************************

1
1
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_clock_trees' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default	(Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

****************************************
Report : check_clock_tree
Design : elevator
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       6         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced
CTS-967       0         None      %s is sink for generated clock %s but pass through for master clock.

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       1         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
1
1

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-909      Warn   1          set_load constraint %load on %type %object with max capacitance ...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 43 EMS messages : 0 errors, 42 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary *** 
  ----------------------------------------------------------------------------------------------------
   Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
       CTS-101   Info          1 %s will work on the following scenarios.
       CTS-107   Info          1 %s will work on all clocks in active scenarios, including %d mas...
       CTS-973   Info          1 The value of option cts.compile.enable_cell_relocation has been ...
       LGL-003   Warn         16 Standard cell instance %s is not placed.
       PDC-003   Warn          2 Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 21 non-EMS messages : 0 errors, 18 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------
****************************************
 Report : check_design
 Options: { pre_route_stage }
 Design : elevator
 Version: U-2022.12-SP3
 Date   : Thu Mar 27 18:57:19 2025
****************************************

****************************************
Report : Data Mismatches
Version: U-2022.12-SP3
Date   : Thu Mar 27 18:57:19 2025
****************************************
No mismatches exist on the design.
1
[icc2-lic Thu Mar 27 18:57:19 2025] Command 'check_mv_design' requires licenses
[icc2-lic Thu Mar 27 18:57:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Mar 27 18:57:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Mar 27 18:57:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Mar 27 18:57:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Mar 27 18:57:19 2025] Check-out of alternate set of keys directly with queueing was successful
1
1

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Error: Cell Door_Alert_reg is not placed. (ZRT-064)
Error: Cell Weight_Alert_reg is not placed. (ZRT-064)
Error: Cell door_timer_reg[7] is not placed. (ZRT-064)
Error: Cell door_timer_reg[6] is not placed. (ZRT-064)
Error: Cell door_timer_reg[5] is not placed. (ZRT-064)
Error: Cell door_timer_reg[4] is not placed. (ZRT-064)
Error: Cell door_timer_reg[3] is not placed. (ZRT-064)
Error: Cell door_timer_reg[2] is not placed. (ZRT-064)
Error: Cell door_timer_reg[1] is not placed. (ZRT-064)
Error: Cell door_timer_reg[0] is not placed. (ZRT-064)
Error: Cell Direction_reg is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[0] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[3] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[1] is not placed. (ZRT-064)
Error: Cell Out_Current_Floor_reg[2] is not placed. (ZRT-064)
Error: Cell Complete_reg is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 


>>>>>> Found 16 unplaced cells

================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 1572 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> No blocked ports found

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 414

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
1

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   29         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   12         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 42 EMS messages : 0 errors, 41 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary *** 
  ----------------------------------------------------------------------------------------------------
   Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
       ZRT-022   Warn          1 Cannot find a default contact code for layer %s.
       ZRT-027   Warn          1 Ignore %d top cell ports with no pins.
       ZRT-064  Error         16 Cell %s is not placed.
       ZRT-619   Info          1 Via ladder engine would be activated for pattern must join conne...
       ZRT-703   Info          1 Option route.detail.force_end_on_preferred_grid will be ignored ...
       ZRT-706   Info          1 When applicable layer based tapering will taper up to %.2f in di...
       ZRT-707   Info          1 When applicable Min-max layer allow_pin_connection mode will all...
       ZRT-718   Info          1 When applicable Min-max layer allow_pin_connection mode will all...
  ----------------------------------------------------------------------------------------------------
  Total 23 non-EMS messages : 16 errors, 2 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------
