# Program 1: 
### Statement: <Upload the SystemVerilog programs written last lab class, in .sv format. The problem statements are as follows:

Write a SV program for Instruction Decode Stage
Write a SV program for the Decoder
Write a SV program for the Register File
Write a SV program for the Immediate Unit>

### Name of file:
<decoder.sv
 ID2.sv
 regfile.sv
signext.sv>

### RTL Snapshot
![Screenshot of RTL view, full screen](<decoder.pg ID.png regfile.png signext.png>)