
MPPT_Solar_Charge_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08004644  08004644  00014644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a80  08004a80  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08004a80  08004a80  00014a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a88  08004a88  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a88  08004a88  00014a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a8c  08004a8c  00014a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08004a90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020060  2**0
                  CONTENTS
 10 .bss          000007f0  20000060  20000060  00020060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000850  20000850  00020060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 14 .debug_info   00026dd2  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000049b9  00000000  00000000  00046ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 0000b847  00000000  00000000  0004b85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001110  00000000  00000000  000570a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000010e8  00000000  00000000  000581b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00029345  00000000  00000000  000592a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00023093  00000000  00000000  000825e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ec832  00000000  00000000  000a5678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00003c9c  00000000  00000000  00191eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000078  00000000  00000000  00195b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800462c 	.word	0x0800462c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	0800462c 	.word	0x0800462c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_uldivmod>:
 8000a1c:	b953      	cbnz	r3, 8000a34 <__aeabi_uldivmod+0x18>
 8000a1e:	b94a      	cbnz	r2, 8000a34 <__aeabi_uldivmod+0x18>
 8000a20:	2900      	cmp	r1, #0
 8000a22:	bf08      	it	eq
 8000a24:	2800      	cmpeq	r0, #0
 8000a26:	bf1c      	itt	ne
 8000a28:	f04f 31ff 	movne.w	r1, #4294967295
 8000a2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a30:	f000 b970 	b.w	8000d14 <__aeabi_idiv0>
 8000a34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a3c:	f000 f806 	bl	8000a4c <__udivmoddi4>
 8000a40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a48:	b004      	add	sp, #16
 8000a4a:	4770      	bx	lr

08000a4c <__udivmoddi4>:
 8000a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a50:	9e08      	ldr	r6, [sp, #32]
 8000a52:	460d      	mov	r5, r1
 8000a54:	4604      	mov	r4, r0
 8000a56:	460f      	mov	r7, r1
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d14a      	bne.n	8000af2 <__udivmoddi4+0xa6>
 8000a5c:	428a      	cmp	r2, r1
 8000a5e:	4694      	mov	ip, r2
 8000a60:	d965      	bls.n	8000b2e <__udivmoddi4+0xe2>
 8000a62:	fab2 f382 	clz	r3, r2
 8000a66:	b143      	cbz	r3, 8000a7a <__udivmoddi4+0x2e>
 8000a68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a6c:	f1c3 0220 	rsb	r2, r3, #32
 8000a70:	409f      	lsls	r7, r3
 8000a72:	fa20 f202 	lsr.w	r2, r0, r2
 8000a76:	4317      	orrs	r7, r2
 8000a78:	409c      	lsls	r4, r3
 8000a7a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a7e:	fa1f f58c 	uxth.w	r5, ip
 8000a82:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a86:	0c22      	lsrs	r2, r4, #16
 8000a88:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a8c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a90:	fb01 f005 	mul.w	r0, r1, r5
 8000a94:	4290      	cmp	r0, r2
 8000a96:	d90a      	bls.n	8000aae <__udivmoddi4+0x62>
 8000a98:	eb1c 0202 	adds.w	r2, ip, r2
 8000a9c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000aa0:	f080 811c 	bcs.w	8000cdc <__udivmoddi4+0x290>
 8000aa4:	4290      	cmp	r0, r2
 8000aa6:	f240 8119 	bls.w	8000cdc <__udivmoddi4+0x290>
 8000aaa:	3902      	subs	r1, #2
 8000aac:	4462      	add	r2, ip
 8000aae:	1a12      	subs	r2, r2, r0
 8000ab0:	b2a4      	uxth	r4, r4
 8000ab2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ab6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aba:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000abe:	fb00 f505 	mul.w	r5, r0, r5
 8000ac2:	42a5      	cmp	r5, r4
 8000ac4:	d90a      	bls.n	8000adc <__udivmoddi4+0x90>
 8000ac6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aca:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ace:	f080 8107 	bcs.w	8000ce0 <__udivmoddi4+0x294>
 8000ad2:	42a5      	cmp	r5, r4
 8000ad4:	f240 8104 	bls.w	8000ce0 <__udivmoddi4+0x294>
 8000ad8:	4464      	add	r4, ip
 8000ada:	3802      	subs	r0, #2
 8000adc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ae0:	1b64      	subs	r4, r4, r5
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	b11e      	cbz	r6, 8000aee <__udivmoddi4+0xa2>
 8000ae6:	40dc      	lsrs	r4, r3
 8000ae8:	2300      	movs	r3, #0
 8000aea:	e9c6 4300 	strd	r4, r3, [r6]
 8000aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af2:	428b      	cmp	r3, r1
 8000af4:	d908      	bls.n	8000b08 <__udivmoddi4+0xbc>
 8000af6:	2e00      	cmp	r6, #0
 8000af8:	f000 80ed 	beq.w	8000cd6 <__udivmoddi4+0x28a>
 8000afc:	2100      	movs	r1, #0
 8000afe:	e9c6 0500 	strd	r0, r5, [r6]
 8000b02:	4608      	mov	r0, r1
 8000b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b08:	fab3 f183 	clz	r1, r3
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	d149      	bne.n	8000ba4 <__udivmoddi4+0x158>
 8000b10:	42ab      	cmp	r3, r5
 8000b12:	d302      	bcc.n	8000b1a <__udivmoddi4+0xce>
 8000b14:	4282      	cmp	r2, r0
 8000b16:	f200 80f8 	bhi.w	8000d0a <__udivmoddi4+0x2be>
 8000b1a:	1a84      	subs	r4, r0, r2
 8000b1c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b20:	2001      	movs	r0, #1
 8000b22:	4617      	mov	r7, r2
 8000b24:	2e00      	cmp	r6, #0
 8000b26:	d0e2      	beq.n	8000aee <__udivmoddi4+0xa2>
 8000b28:	e9c6 4700 	strd	r4, r7, [r6]
 8000b2c:	e7df      	b.n	8000aee <__udivmoddi4+0xa2>
 8000b2e:	b902      	cbnz	r2, 8000b32 <__udivmoddi4+0xe6>
 8000b30:	deff      	udf	#255	; 0xff
 8000b32:	fab2 f382 	clz	r3, r2
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f040 8090 	bne.w	8000c5c <__udivmoddi4+0x210>
 8000b3c:	1a8a      	subs	r2, r1, r2
 8000b3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b42:	fa1f fe8c 	uxth.w	lr, ip
 8000b46:	2101      	movs	r1, #1
 8000b48:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b4c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b50:	0c22      	lsrs	r2, r4, #16
 8000b52:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b56:	fb0e f005 	mul.w	r0, lr, r5
 8000b5a:	4290      	cmp	r0, r2
 8000b5c:	d908      	bls.n	8000b70 <__udivmoddi4+0x124>
 8000b5e:	eb1c 0202 	adds.w	r2, ip, r2
 8000b62:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0x122>
 8000b68:	4290      	cmp	r0, r2
 8000b6a:	f200 80cb 	bhi.w	8000d04 <__udivmoddi4+0x2b8>
 8000b6e:	4645      	mov	r5, r8
 8000b70:	1a12      	subs	r2, r2, r0
 8000b72:	b2a4      	uxth	r4, r4
 8000b74:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b78:	fb07 2210 	mls	r2, r7, r0, r2
 8000b7c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b80:	fb0e fe00 	mul.w	lr, lr, r0
 8000b84:	45a6      	cmp	lr, r4
 8000b86:	d908      	bls.n	8000b9a <__udivmoddi4+0x14e>
 8000b88:	eb1c 0404 	adds.w	r4, ip, r4
 8000b8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x14c>
 8000b92:	45a6      	cmp	lr, r4
 8000b94:	f200 80bb 	bhi.w	8000d0e <__udivmoddi4+0x2c2>
 8000b98:	4610      	mov	r0, r2
 8000b9a:	eba4 040e 	sub.w	r4, r4, lr
 8000b9e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000ba2:	e79f      	b.n	8000ae4 <__udivmoddi4+0x98>
 8000ba4:	f1c1 0720 	rsb	r7, r1, #32
 8000ba8:	408b      	lsls	r3, r1
 8000baa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bb2:	fa05 f401 	lsl.w	r4, r5, r1
 8000bb6:	fa20 f307 	lsr.w	r3, r0, r7
 8000bba:	40fd      	lsrs	r5, r7
 8000bbc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bc0:	4323      	orrs	r3, r4
 8000bc2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bc6:	fa1f fe8c 	uxth.w	lr, ip
 8000bca:	fb09 5518 	mls	r5, r9, r8, r5
 8000bce:	0c1c      	lsrs	r4, r3, #16
 8000bd0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bd4:	fb08 f50e 	mul.w	r5, r8, lr
 8000bd8:	42a5      	cmp	r5, r4
 8000bda:	fa02 f201 	lsl.w	r2, r2, r1
 8000bde:	fa00 f001 	lsl.w	r0, r0, r1
 8000be2:	d90b      	bls.n	8000bfc <__udivmoddi4+0x1b0>
 8000be4:	eb1c 0404 	adds.w	r4, ip, r4
 8000be8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bec:	f080 8088 	bcs.w	8000d00 <__udivmoddi4+0x2b4>
 8000bf0:	42a5      	cmp	r5, r4
 8000bf2:	f240 8085 	bls.w	8000d00 <__udivmoddi4+0x2b4>
 8000bf6:	f1a8 0802 	sub.w	r8, r8, #2
 8000bfa:	4464      	add	r4, ip
 8000bfc:	1b64      	subs	r4, r4, r5
 8000bfe:	b29d      	uxth	r5, r3
 8000c00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c04:	fb09 4413 	mls	r4, r9, r3, r4
 8000c08:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c0c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	d908      	bls.n	8000c26 <__udivmoddi4+0x1da>
 8000c14:	eb1c 0404 	adds.w	r4, ip, r4
 8000c18:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c1c:	d26c      	bcs.n	8000cf8 <__udivmoddi4+0x2ac>
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	d96a      	bls.n	8000cf8 <__udivmoddi4+0x2ac>
 8000c22:	3b02      	subs	r3, #2
 8000c24:	4464      	add	r4, ip
 8000c26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c2e:	eba4 040e 	sub.w	r4, r4, lr
 8000c32:	42ac      	cmp	r4, r5
 8000c34:	46c8      	mov	r8, r9
 8000c36:	46ae      	mov	lr, r5
 8000c38:	d356      	bcc.n	8000ce8 <__udivmoddi4+0x29c>
 8000c3a:	d053      	beq.n	8000ce4 <__udivmoddi4+0x298>
 8000c3c:	b156      	cbz	r6, 8000c54 <__udivmoddi4+0x208>
 8000c3e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c42:	eb64 040e 	sbc.w	r4, r4, lr
 8000c46:	fa04 f707 	lsl.w	r7, r4, r7
 8000c4a:	40ca      	lsrs	r2, r1
 8000c4c:	40cc      	lsrs	r4, r1
 8000c4e:	4317      	orrs	r7, r2
 8000c50:	e9c6 7400 	strd	r7, r4, [r6]
 8000c54:	4618      	mov	r0, r3
 8000c56:	2100      	movs	r1, #0
 8000c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5c:	f1c3 0120 	rsb	r1, r3, #32
 8000c60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c64:	fa20 f201 	lsr.w	r2, r0, r1
 8000c68:	fa25 f101 	lsr.w	r1, r5, r1
 8000c6c:	409d      	lsls	r5, r3
 8000c6e:	432a      	orrs	r2, r5
 8000c70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c74:	fa1f fe8c 	uxth.w	lr, ip
 8000c78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c7c:	fb07 1510 	mls	r5, r7, r0, r1
 8000c80:	0c11      	lsrs	r1, r2, #16
 8000c82:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c86:	fb00 f50e 	mul.w	r5, r0, lr
 8000c8a:	428d      	cmp	r5, r1
 8000c8c:	fa04 f403 	lsl.w	r4, r4, r3
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x258>
 8000c92:	eb1c 0101 	adds.w	r1, ip, r1
 8000c96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c9a:	d22f      	bcs.n	8000cfc <__udivmoddi4+0x2b0>
 8000c9c:	428d      	cmp	r5, r1
 8000c9e:	d92d      	bls.n	8000cfc <__udivmoddi4+0x2b0>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	4461      	add	r1, ip
 8000ca4:	1b49      	subs	r1, r1, r5
 8000ca6:	b292      	uxth	r2, r2
 8000ca8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000cac:	fb07 1115 	mls	r1, r7, r5, r1
 8000cb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cb4:	fb05 f10e 	mul.w	r1, r5, lr
 8000cb8:	4291      	cmp	r1, r2
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x282>
 8000cbc:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cc4:	d216      	bcs.n	8000cf4 <__udivmoddi4+0x2a8>
 8000cc6:	4291      	cmp	r1, r2
 8000cc8:	d914      	bls.n	8000cf4 <__udivmoddi4+0x2a8>
 8000cca:	3d02      	subs	r5, #2
 8000ccc:	4462      	add	r2, ip
 8000cce:	1a52      	subs	r2, r2, r1
 8000cd0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cd4:	e738      	b.n	8000b48 <__udivmoddi4+0xfc>
 8000cd6:	4631      	mov	r1, r6
 8000cd8:	4630      	mov	r0, r6
 8000cda:	e708      	b.n	8000aee <__udivmoddi4+0xa2>
 8000cdc:	4639      	mov	r1, r7
 8000cde:	e6e6      	b.n	8000aae <__udivmoddi4+0x62>
 8000ce0:	4610      	mov	r0, r2
 8000ce2:	e6fb      	b.n	8000adc <__udivmoddi4+0x90>
 8000ce4:	4548      	cmp	r0, r9
 8000ce6:	d2a9      	bcs.n	8000c3c <__udivmoddi4+0x1f0>
 8000ce8:	ebb9 0802 	subs.w	r8, r9, r2
 8000cec:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	e7a3      	b.n	8000c3c <__udivmoddi4+0x1f0>
 8000cf4:	4645      	mov	r5, r8
 8000cf6:	e7ea      	b.n	8000cce <__udivmoddi4+0x282>
 8000cf8:	462b      	mov	r3, r5
 8000cfa:	e794      	b.n	8000c26 <__udivmoddi4+0x1da>
 8000cfc:	4640      	mov	r0, r8
 8000cfe:	e7d1      	b.n	8000ca4 <__udivmoddi4+0x258>
 8000d00:	46d0      	mov	r8, sl
 8000d02:	e77b      	b.n	8000bfc <__udivmoddi4+0x1b0>
 8000d04:	3d02      	subs	r5, #2
 8000d06:	4462      	add	r2, ip
 8000d08:	e732      	b.n	8000b70 <__udivmoddi4+0x124>
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e70a      	b.n	8000b24 <__udivmoddi4+0xd8>
 8000d0e:	4464      	add	r4, ip
 8000d10:	3802      	subs	r0, #2
 8000d12:	e742      	b.n	8000b9a <__udivmoddi4+0x14e>

08000d14 <__aeabi_idiv0>:
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop

08000d18 <_ZN4blib6AnalogD1Ev>:
    Analog::Analog() : mHadc(&hadc1), mHdmaAdc(&hdma_adc1)
    {
        sampling();
    }

    Analog::~Analog()
 8000d18:	b510      	push	{r4, lr}
 8000d1a:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <_ZN4blib6AnalogD1Ev+0x14>)
 8000d1c:	6003      	str	r3, [r0, #0]
 8000d1e:	4604      	mov	r4, r0
    {
        HAL_ADC_Stop_DMA(mHadc);
 8000d20:	6980      	ldr	r0, [r0, #24]
 8000d22:	f001 f8c1 	bl	8001ea8 <HAL_ADC_Stop_DMA>
    }
 8000d26:	4620      	mov	r0, r4
 8000d28:	bd10      	pop	{r4, pc}
 8000d2a:	bf00      	nop
 8000d2c:	0800464c 	.word	0x0800464c

08000d30 <_ZN4blib6AnalogD0Ev>:
    Analog::~Analog()
 8000d30:	b510      	push	{r4, lr}
 8000d32:	4604      	mov	r4, r0
    }
 8000d34:	f7ff fff0 	bl	8000d18 <_ZN4blib6AnalogD1Ev>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	2148      	movs	r1, #72	; 0x48
 8000d3c:	f002 ff45 	bl	8003bca <_ZdlPvj>
 8000d40:	4620      	mov	r0, r4
 8000d42:	bd10      	pop	{r4, pc}

08000d44 <_ZN4blib6Analog8samplingEv>:

    // Lay mau ADC bang DMA
    void Analog::sampling()
    {
        HAL_ADC_Start_DMA(mHadc, mAdcValues, NUMBER_OF_CHANNELS);
 8000d44:	1d01      	adds	r1, r0, #4
 8000d46:	2205      	movs	r2, #5
 8000d48:	6980      	ldr	r0, [r0, #24]
 8000d4a:	f000 bfff 	b.w	8001d4c <HAL_ADC_Start_DMA>
	...

08000d50 <_ZN4blib6AnalogC1Ev>:
    Analog::Analog() : mHadc(&hadc1), mHdmaAdc(&hdma_adc1)
 8000d50:	b510      	push	{r4, lr}
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <_ZN4blib6AnalogC1Ev+0x24>)
 8000d54:	4604      	mov	r4, r0
 8000d56:	2214      	movs	r2, #20
 8000d58:	2100      	movs	r1, #0
 8000d5a:	f840 3b04 	str.w	r3, [r0], #4
 8000d5e:	f003 f849 	bl	8003df4 <memset>
 8000d62:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <_ZN4blib6AnalogC1Ev+0x28>)
 8000d64:	61a3      	str	r3, [r4, #24]
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <_ZN4blib6AnalogC1Ev+0x2c>)
 8000d68:	61e3      	str	r3, [r4, #28]
        sampling();
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	f7ff ffea 	bl	8000d44 <_ZN4blib6Analog8samplingEv>
    }
 8000d70:	4620      	mov	r0, r4
 8000d72:	bd10      	pop	{r4, pc}
 8000d74:	0800464c 	.word	0x0800464c
 8000d78:	20000084 	.word	0x20000084
 8000d7c:	200000cc 	.word	0x200000cc

08000d80 <_ZN4blib6Analog10readAnalogEv>:
    {
        return mTemp;
    }

    void Analog::readAnalog()
    {
 8000d80:	b510      	push	{r4, lr}
 8000d82:	4604      	mov	r4, r0
        LOGI("mTemp : [%.2f] C", mTemp);
    }

    double Analog::convertAdcChannel1(uint32_t adcValue)    // Convert adcValue -> Vin
    {
        return CHANNEL_1_RATIO * ((double) adcValue / 4095) * 3.3;
 8000d84:	6840      	ldr	r0, [r0, #4]
 8000d86:	f7ff fbbd 	bl	8000504 <__aeabi_ui2d>
 8000d8a:	a30c      	add	r3, pc, #48	; (adr r3, 8000dbc <_ZN4blib6Analog10readAnalogEv+0x3c>)
 8000d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d90:	f7ff fd5c 	bl	800084c <__aeabi_ddiv>
 8000d94:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <_ZN4blib6Analog10readAnalogEv+0x38>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	f7ff fc2e 	bl	80005f8 <__aeabi_dmul>
 8000d9c:	a304      	add	r3, pc, #16	; (adr r3, 8000db0 <_ZN4blib6Analog10readAnalogEv+0x30>)
 8000d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da2:	f7ff fc29 	bl	80005f8 <__aeabi_dmul>
        mVin = convertAdcChannel1(mAdcValues[0]);
 8000da6:	e9c4 0108 	strd	r0, r1, [r4, #32]
    }

    double Analog::convertAdcChannel2(uint32_t adcValue)    // Convert adcValue -> Iin
    {
        double voltage = CHANNEL_2_RATIO * ((double) adcValue / 4095) * 3.3;
 8000daa:	bf00      	nop
 8000dac:	f3af 8000 	nop.w
 8000db0:	66666666 	.word	0x66666666
 8000db4:	400a6666 	.word	0x400a6666
 8000db8:	40240000 	.word	0x40240000
 8000dbc:	00000000 	.word	0x00000000
 8000dc0:	40affe00 	.word	0x40affe00

08000dc4 <_ZN4blib7MonitorD1Ev>:
        showInit();
    }
    Monitor::~Monitor()
    {

    }
 8000dc4:	4770      	bx	lr

08000dc6 <_ZN4blib7MonitorD0Ev>:
    Monitor::~Monitor()
 8000dc6:	b510      	push	{r4, lr}
    }
 8000dc8:	2114      	movs	r1, #20
    Monitor::~Monitor()
 8000dca:	4604      	mov	r4, r0
    }
 8000dcc:	f002 fefd 	bl	8003bca <_ZdlPvj>
 8000dd0:	4620      	mov	r0, r4
 8000dd2:	bd10      	pop	{r4, pc}

08000dd4 <_ZN4blib6Logger5printEPKc>:
        private:
            static const uint16_t LOG_BUFFER_SIZE = 1024U;
            static UART_HandleTypeDef *mHuart;
            static char mBuffer[LOG_BUFFER_SIZE];

            static void print(const char *msg)
 8000dd4:	b507      	push	{r0, r1, r2, lr}
 8000dd6:	9001      	str	r0, [sp, #4]
            {
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 8000dd8:	f7ff f9fa 	bl	80001d0 <strlen>
 8000ddc:	b282      	uxth	r2, r0
 8000dde:	4805      	ldr	r0, [pc, #20]	; (8000df4 <_ZN4blib6Logger5printEPKc+0x20>)
 8000de0:	9901      	ldr	r1, [sp, #4]
 8000de2:	6800      	ldr	r0, [r0, #0]
 8000de4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
            }
 8000de8:	b003      	add	sp, #12
 8000dea:	f85d eb04 	ldr.w	lr, [sp], #4
                HAL_UART_Transmit(mHuart, (uint8_t*) const_cast<char*>(msg), strlen(msg), 1000);
 8000dee:	f002 be97 	b.w	8003b20 <HAL_UART_Transmit>
 8000df2:	bf00      	nop
 8000df4:	2000000c 	.word	0x2000000c

08000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>:
            static void Log(const char *message, Args ... args)
 8000df8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 8000dfc:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8000e3c <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x44>
            static void Log(const char *message, Args ... args)
 8000e00:	460d      	mov	r5, r1
 8000e02:	4616      	mov	r6, r2
 8000e04:	461f      	mov	r7, r3
 8000e06:	4604      	mov	r4, r0
                print("[>]  ");
 8000e08:	480a      	ldr	r0, [pc, #40]	; (8000e34 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x3c>)
 8000e0a:	f7ff ffe3 	bl	8000dd4 <_ZN4blib6Logger5printEPKc>
                snprintf(mBuffer, LOG_BUFFER_SIZE, message, args...);
 8000e0e:	462b      	mov	r3, r5
 8000e10:	4622      	mov	r2, r4
 8000e12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e16:	e9cd 6700 	strd	r6, r7, [sp]
 8000e1a:	4640      	mov	r0, r8
 8000e1c:	f002 ffb6 	bl	8003d8c <sniprintf>
                print(mBuffer);
 8000e20:	4640      	mov	r0, r8
 8000e22:	f7ff ffd7 	bl	8000dd4 <_ZN4blib6Logger5printEPKc>
                print("\n");
 8000e26:	4804      	ldr	r0, [pc, #16]	; (8000e38 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_+0x40>)
 8000e28:	f7ff ffd4 	bl	8000dd4 <_ZN4blib6Logger5printEPKc>
            }
 8000e2c:	b002      	add	sp, #8
 8000e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e32:	bf00      	nop
 8000e34:	08004654 	.word	0x08004654
 8000e38:	0800465a 	.word	0x0800465a
 8000e3c:	20000304 	.word	0x20000304

08000e40 <_ZN4blib7Monitor8showInitEv>:

    // Show when begin
    void Monitor::showInit()
    {
 8000e40:	b508      	push	{r3, lr}
        LOGI("MPPT INITIALIZED");
 8000e42:	4906      	ldr	r1, [pc, #24]	; (8000e5c <_ZN4blib7Monitor8showInitEv+0x1c>)
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <_ZN4blib7Monitor8showInitEv+0x20>)
 8000e46:	4807      	ldr	r0, [pc, #28]	; (8000e64 <_ZN4blib7Monitor8showInitEv+0x24>)
 8000e48:	221a      	movs	r2, #26
 8000e4a:	f7ff ffd5 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        LOGI("FIRMWARE V1.00");
 8000e4e:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <_ZN4blib7Monitor8showInitEv+0x20>)
 8000e50:	4902      	ldr	r1, [pc, #8]	; (8000e5c <_ZN4blib7Monitor8showInitEv+0x1c>)
 8000e52:	4805      	ldr	r0, [pc, #20]	; (8000e68 <_ZN4blib7Monitor8showInitEv+0x28>)
 8000e54:	221b      	movs	r2, #27
 8000e56:	f7ff ffcf 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
//        HAL_Delay(1500);
    }
 8000e5a:	bd08      	pop	{r3, pc}
 8000e5c:	08004665 	.word	0x08004665
 8000e60:	0800465c 	.word	0x0800465c
 8000e64:	08004671 	.word	0x08004671
 8000e68:	0800468f 	.word	0x0800468f

08000e6c <_ZN4blib7MonitorC1Ev>:
    Monitor::Monitor()
 8000e6c:	b510      	push	{r4, lr}
 8000e6e:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <_ZN4blib7MonitorC1Ev+0x1c>)
 8000e70:	6003      	str	r3, [r0, #0]
 8000e72:	2300      	movs	r3, #0
 8000e74:	7103      	strb	r3, [r0, #4]
 8000e76:	4604      	mov	r4, r0
 8000e78:	6083      	str	r3, [r0, #8]
 8000e7a:	60c3      	str	r3, [r0, #12]
 8000e7c:	7403      	strb	r3, [r0, #16]
 8000e7e:	7443      	strb	r3, [r0, #17]
        showInit();
 8000e80:	f7ff ffde 	bl	8000e40 <_ZN4blib7Monitor8showInitEv>
    }
 8000e84:	4620      	mov	r0, r4
 8000e86:	bd10      	pop	{r4, pc}
 8000e88:	08004900 	.word	0x08004900

08000e8c <_ZN4blib7Monitor17showDisplayLevel1Ev>:
    {
        return mDisplayLevel;
    }

    void Monitor::showDisplayLevel1()
    {
 8000e8c:	b508      	push	{r3, lr}
        LOGI();
 8000e8e:	4903      	ldr	r1, [pc, #12]	; (8000e9c <_ZN4blib7Monitor17showDisplayLevel1Ev+0x10>)
 8000e90:	4b03      	ldr	r3, [pc, #12]	; (8000ea0 <_ZN4blib7Monitor17showDisplayLevel1Ev+0x14>)
 8000e92:	4804      	ldr	r0, [pc, #16]	; (8000ea4 <_ZN4blib7Monitor17showDisplayLevel1Ev+0x18>)
 8000e94:	22bb      	movs	r2, #187	; 0xbb
 8000e96:	f7ff ffaf 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000e9a:	bd08      	pop	{r3, pc}
 8000e9c:	08004665 	.word	0x08004665
 8000ea0:	080046ab 	.word	0x080046ab
 8000ea4:	080046bd 	.word	0x080046bd

08000ea8 <_ZN4blib7Monitor17showDisplayLevel2Ev>:
    void Monitor::showDisplayLevel2()
    {
 8000ea8:	b508      	push	{r3, lr}
        LOGI();
 8000eaa:	4903      	ldr	r1, [pc, #12]	; (8000eb8 <_ZN4blib7Monitor17showDisplayLevel2Ev+0x10>)
 8000eac:	4b03      	ldr	r3, [pc, #12]	; (8000ebc <_ZN4blib7Monitor17showDisplayLevel2Ev+0x14>)
 8000eae:	4804      	ldr	r0, [pc, #16]	; (8000ec0 <_ZN4blib7Monitor17showDisplayLevel2Ev+0x18>)
 8000eb0:	22bf      	movs	r2, #191	; 0xbf
 8000eb2:	f7ff ffa1 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000eb6:	bd08      	pop	{r3, pc}
 8000eb8:	08004665 	.word	0x08004665
 8000ebc:	080046cb 	.word	0x080046cb
 8000ec0:	080046bd 	.word	0x080046bd

08000ec4 <_ZN4blib7Monitor17showDisplayLevel3Ev>:
    void Monitor::showDisplayLevel3()
    {
 8000ec4:	b508      	push	{r3, lr}
        LOGI();
 8000ec6:	4903      	ldr	r1, [pc, #12]	; (8000ed4 <_ZN4blib7Monitor17showDisplayLevel3Ev+0x10>)
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <_ZN4blib7Monitor17showDisplayLevel3Ev+0x14>)
 8000eca:	4804      	ldr	r0, [pc, #16]	; (8000edc <_ZN4blib7Monitor17showDisplayLevel3Ev+0x18>)
 8000ecc:	22c3      	movs	r2, #195	; 0xc3
 8000ece:	f7ff ff93 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000ed2:	bd08      	pop	{r3, pc}
 8000ed4:	08004665 	.word	0x08004665
 8000ed8:	080046dd 	.word	0x080046dd
 8000edc:	080046bd 	.word	0x080046bd

08000ee0 <_ZN4blib7Monitor17showDisplayLevel4Ev>:
    void Monitor::showDisplayLevel4()
    {
 8000ee0:	b508      	push	{r3, lr}
        LOGI();
 8000ee2:	4903      	ldr	r1, [pc, #12]	; (8000ef0 <_ZN4blib7Monitor17showDisplayLevel4Ev+0x10>)
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <_ZN4blib7Monitor17showDisplayLevel4Ev+0x14>)
 8000ee6:	4804      	ldr	r0, [pc, #16]	; (8000ef8 <_ZN4blib7Monitor17showDisplayLevel4Ev+0x18>)
 8000ee8:	22c7      	movs	r2, #199	; 0xc7
 8000eea:	f7ff ff85 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000eee:	bd08      	pop	{r3, pc}
 8000ef0:	08004665 	.word	0x08004665
 8000ef4:	080046ef 	.word	0x080046ef
 8000ef8:	080046bd 	.word	0x080046bd

08000efc <_ZN4blib7Monitor28showDisplayChooseSettingModeEv>:
    void Monitor::showDisplayChooseSettingMode()
    {
 8000efc:	b508      	push	{r3, lr}
        LOGI("SETTINGS MENU");
 8000efe:	4906      	ldr	r1, [pc, #24]	; (8000f18 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x1c>)
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x20>)
 8000f02:	4807      	ldr	r0, [pc, #28]	; (8000f20 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x24>)
 8000f04:	22cb      	movs	r2, #203	; 0xcb
 8000f06:	f7ff ff77 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
        LOGI("--PRESS SELECT--");
 8000f0a:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x20>)
 8000f0c:	4902      	ldr	r1, [pc, #8]	; (8000f18 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x1c>)
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <_ZN4blib7Monitor28showDisplayChooseSettingModeEv+0x28>)
 8000f10:	22cc      	movs	r2, #204	; 0xcc
 8000f12:	f7ff ff71 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000f16:	bd08      	pop	{r3, pc}
 8000f18:	08004665 	.word	0x08004665
 8000f1c:	08004701 	.word	0x08004701
 8000f20:	0800471e 	.word	0x0800471e
 8000f24:	08004739 	.word	0x08004739

08000f28 <_ZN4blib7Monitor23showDisplayFactoryResetEv>:
        return mFactoryResetEnable;
 8000f28:	7c03      	ldrb	r3, [r0, #16]
    void Monitor::showDisplayFactoryReset()
    {
 8000f2a:	b510      	push	{r4, lr}
 8000f2c:	4604      	mov	r4, r0
        if (getFactoryReset() == false)
 8000f2e:	b963      	cbnz	r3, 8000f4a <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x22>
        {
            LOGI("FACTORY RESET");
 8000f30:	4b18      	ldr	r3, [pc, #96]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f32:	4919      	ldr	r1, [pc, #100]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f34:	4819      	ldr	r0, [pc, #100]	; (8000f9c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x74>)
 8000f36:	22d2      	movs	r2, #210	; 0xd2
 8000f38:	f7ff ff5e 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
            LOGI("--PRESS SELECT--");
 8000f3c:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f3e:	4916      	ldr	r1, [pc, #88]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f40:	4817      	ldr	r0, [pc, #92]	; (8000fa0 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x78>)
 8000f42:	22d3      	movs	r2, #211	; 0xd3
        else
        {
            if (getConfirmFactoryReset() == false)
            {
                LOGI("ARE YOU SURE?");
                LOGI(" >NO   >YES");
 8000f44:	f7ff ff58 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                // Go to setting mode - show supply algorithm screen
                setSettingMode(true);
                setSettingLevel(SettingLevel::SETTING_LEVEL_CONFIG_1);    // TODO: Check correct screen
            }
        }
    }
 8000f48:	bd10      	pop	{r4, pc}
        return mConfirmFactoryReset;
 8000f4a:	7c43      	ldrb	r3, [r0, #17]
            if (getConfirmFactoryReset() == false)
 8000f4c:	b953      	cbnz	r3, 8000f64 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x3c>
                LOGI("ARE YOU SURE?");
 8000f4e:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f50:	4911      	ldr	r1, [pc, #68]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f52:	4814      	ldr	r0, [pc, #80]	; (8000fa4 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x7c>)
 8000f54:	22d9      	movs	r2, #217	; 0xd9
 8000f56:	f7ff ff4f 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                LOGI(" >NO   >YES");
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f5c:	490e      	ldr	r1, [pc, #56]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f5e:	4812      	ldr	r0, [pc, #72]	; (8000fa8 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x80>)
 8000f60:	22da      	movs	r2, #218	; 0xda
 8000f62:	e7ef      	b.n	8000f44 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x1c>
                LOGI("FACTORY RESET");
 8000f64:	4b0b      	ldr	r3, [pc, #44]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f66:	490c      	ldr	r1, [pc, #48]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f68:	480c      	ldr	r0, [pc, #48]	; (8000f9c <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x74>)
 8000f6a:	22de      	movs	r2, #222	; 0xde
 8000f6c:	f7ff ff44 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                LOGI("SUCCESSFULLY");
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x6c>)
 8000f72:	4909      	ldr	r1, [pc, #36]	; (8000f98 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x70>)
 8000f74:	480d      	ldr	r0, [pc, #52]	; (8000fac <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x84>)
 8000f76:	22df      	movs	r2, #223	; 0xdf
 8000f78:	f7ff ff3e 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
                HAL_Delay(1500);
 8000f7c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000f80:	f000 fe2a 	bl	8001bd8 <HAL_Delay>
        mConfirmFactoryReset = val;
 8000f84:	2300      	movs	r3, #0
 8000f86:	7463      	strb	r3, [r4, #17]
        mFactoryResetEnable = val;
 8000f88:	7423      	strb	r3, [r4, #16]
        mSettingMode = val;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	7123      	strb	r3, [r4, #4]
        mSettingLevel = (SettingLevel) u8SettingLevel;
 8000f8e:	60a3      	str	r3, [r4, #8]
    }
 8000f90:	e7da      	b.n	8000f48 <_ZN4blib7Monitor23showDisplayFactoryResetEv+0x20>
 8000f92:	bf00      	nop
 8000f94:	08004757 	.word	0x08004757
 8000f98:	08004665 	.word	0x08004665
 8000f9c:	0800476f 	.word	0x0800476f
 8000fa0:	08004739 	.word	0x08004739
 8000fa4:	0800478a 	.word	0x0800478a
 8000fa8:	080047a5 	.word	0x080047a5
 8000fac:	080047be 	.word	0x080047be

08000fb0 <_ZN4blib7Monitor11showDisplayEv>:
        return mDisplayLevel;
 8000fb0:	68c3      	ldr	r3, [r0, #12]
        switch (displayLevel)
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	2b05      	cmp	r3, #5
 8000fb6:	d810      	bhi.n	8000fda <_ZN4blib7Monitor11showDisplayEv+0x2a>
 8000fb8:	e8df f003 	tbb	[pc, r3]
 8000fbc:	09070503 	.word	0x09070503
 8000fc0:	0d0b      	.short	0x0d0b
                showDisplayLevel1();
 8000fc2:	f7ff bf63 	b.w	8000e8c <_ZN4blib7Monitor17showDisplayLevel1Ev>
                showDisplayLevel2();
 8000fc6:	f7ff bf6f 	b.w	8000ea8 <_ZN4blib7Monitor17showDisplayLevel2Ev>
                showDisplayLevel3();
 8000fca:	f7ff bf7b 	b.w	8000ec4 <_ZN4blib7Monitor17showDisplayLevel3Ev>
                showDisplayLevel4();
 8000fce:	f7ff bf87 	b.w	8000ee0 <_ZN4blib7Monitor17showDisplayLevel4Ev>
                showDisplayChooseSettingMode();
 8000fd2:	f7ff bf93 	b.w	8000efc <_ZN4blib7Monitor28showDisplayChooseSettingModeEv>
                showDisplayFactoryReset();
 8000fd6:	f7ff bfa7 	b.w	8000f28 <_ZN4blib7Monitor23showDisplayFactoryResetEv>
    }
 8000fda:	4770      	bx	lr

08000fdc <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv>:
    void Monitor::showSettingSupplyAlgorithm()
    {
 8000fdc:	b508      	push	{r3, lr}
        LOGI();
 8000fde:	4903      	ldr	r1, [pc, #12]	; (8000fec <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x10>)
 8000fe0:	4b03      	ldr	r3, [pc, #12]	; (8000ff0 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x14>)
 8000fe2:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv+0x18>)
 8000fe4:	22ee      	movs	r2, #238	; 0xee
 8000fe6:	f7ff ff07 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8000fea:	bd08      	pop	{r3, pc}
 8000fec:	08004665 	.word	0x08004665
 8000ff0:	080047d8 	.word	0x080047d8
 8000ff4:	080046bd 	.word	0x080046bd

08000ff8 <_ZN4blib7Monitor25showSettingChargerPsuModeEv>:
    void Monitor::showSettingChargerPsuMode()
    {
 8000ff8:	b508      	push	{r3, lr}
        LOGI();
 8000ffa:	4903      	ldr	r1, [pc, #12]	; (8001008 <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x10>)
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x14>)
 8000ffe:	4804      	ldr	r0, [pc, #16]	; (8001010 <_ZN4blib7Monitor25showSettingChargerPsuModeEv+0x18>)
 8001000:	22f2      	movs	r2, #242	; 0xf2
 8001002:	f7ff fef9 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001006:	bd08      	pop	{r3, pc}
 8001008:	08004665 	.word	0x08004665
 800100c:	080047f3 	.word	0x080047f3
 8001010:	080046bd 	.word	0x080046bd

08001014 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv>:
    void Monitor::showSettingMaxBatteryVoltage()
    {
 8001014:	b508      	push	{r3, lr}
        LOGI();
 8001016:	4903      	ldr	r1, [pc, #12]	; (8001024 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x10>)
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x14>)
 800101a:	4804      	ldr	r0, [pc, #16]	; (800102c <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv+0x18>)
 800101c:	22f6      	movs	r2, #246	; 0xf6
 800101e:	f7ff feeb 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001022:	bd08      	pop	{r3, pc}
 8001024:	08004665 	.word	0x08004665
 8001028:	0800480d 	.word	0x0800480d
 800102c:	080046bd 	.word	0x080046bd

08001030 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv>:
    void Monitor::showSettingMinBatteryVoltage()
    {
 8001030:	b508      	push	{r3, lr}
        LOGI();
 8001032:	4903      	ldr	r1, [pc, #12]	; (8001040 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x10>)
 8001034:	4b03      	ldr	r3, [pc, #12]	; (8001044 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x14>)
 8001036:	4804      	ldr	r0, [pc, #16]	; (8001048 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv+0x18>)
 8001038:	22fa      	movs	r2, #250	; 0xfa
 800103a:	f7ff fedd 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 800103e:	bd08      	pop	{r3, pc}
 8001040:	08004665 	.word	0x08004665
 8001044:	0800482a 	.word	0x0800482a
 8001048:	080046bd 	.word	0x080046bd

0800104c <_ZN4blib7Monitor26showSettingChargingCurrentEv>:
    void Monitor::showSettingChargingCurrent()
    {
 800104c:	b508      	push	{r3, lr}
        LOGI();
 800104e:	4903      	ldr	r1, [pc, #12]	; (800105c <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x10>)
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x14>)
 8001052:	4804      	ldr	r0, [pc, #16]	; (8001064 <_ZN4blib7Monitor26showSettingChargingCurrentEv+0x18>)
 8001054:	22fe      	movs	r2, #254	; 0xfe
 8001056:	f7ff fecf 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 800105a:	bd08      	pop	{r3, pc}
 800105c:	08004665 	.word	0x08004665
 8001060:	08004847 	.word	0x08004847
 8001064:	080046bd 	.word	0x080046bd

08001068 <_ZN4blib7Monitor21showSettingCoolingFanEv>:
    void Monitor::showSettingCoolingFan()
    {
 8001068:	b508      	push	{r3, lr}
        LOGI();
 800106a:	4904      	ldr	r1, [pc, #16]	; (800107c <_ZN4blib7Monitor21showSettingCoolingFanEv+0x14>)
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <_ZN4blib7Monitor21showSettingCoolingFanEv+0x18>)
 800106e:	4805      	ldr	r0, [pc, #20]	; (8001084 <_ZN4blib7Monitor21showSettingCoolingFanEv+0x1c>)
 8001070:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001074:	f7ff fec0 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001078:	bd08      	pop	{r3, pc}
 800107a:	bf00      	nop
 800107c:	08004665 	.word	0x08004665
 8001080:	08004862 	.word	0x08004862
 8001084:	080046bd 	.word	0x080046bd

08001088 <_ZN4blib7Monitor25showSettingFanTriggerTempEv>:
    void Monitor::showSettingFanTriggerTemp()
    {
 8001088:	b508      	push	{r3, lr}
        LOGI();
 800108a:	4904      	ldr	r1, [pc, #16]	; (800109c <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x14>)
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x18>)
 800108e:	4805      	ldr	r0, [pc, #20]	; (80010a4 <_ZN4blib7Monitor25showSettingFanTriggerTempEv+0x1c>)
 8001090:	f44f 7283 	mov.w	r2, #262	; 0x106
 8001094:	f7ff feb0 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001098:	bd08      	pop	{r3, pc}
 800109a:	bf00      	nop
 800109c:	08004665 	.word	0x08004665
 80010a0:	08004878 	.word	0x08004878
 80010a4:	080046bd 	.word	0x080046bd

080010a8 <_ZN4blib7Monitor23showSettingShutdownTempEv>:
    void Monitor::showSettingShutdownTemp()
    {
 80010a8:	b508      	push	{r3, lr}
        LOGI();
 80010aa:	4904      	ldr	r1, [pc, #16]	; (80010bc <_ZN4blib7Monitor23showSettingShutdownTempEv+0x14>)
 80010ac:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <_ZN4blib7Monitor23showSettingShutdownTempEv+0x18>)
 80010ae:	4805      	ldr	r0, [pc, #20]	; (80010c4 <_ZN4blib7Monitor23showSettingShutdownTempEv+0x1c>)
 80010b0:	f44f 7285 	mov.w	r2, #266	; 0x10a
 80010b4:	f7ff fea0 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80010b8:	bd08      	pop	{r3, pc}
 80010ba:	bf00      	nop
 80010bc:	08004665 	.word	0x08004665
 80010c0:	08004892 	.word	0x08004892
 80010c4:	080046bd 	.word	0x080046bd

080010c8 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv>:
    void Monitor::showSettingAutoLoadFeature()
    {
 80010c8:	b508      	push	{r3, lr}
        LOGI();
 80010ca:	4904      	ldr	r1, [pc, #16]	; (80010dc <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x14>)
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x18>)
 80010ce:	4805      	ldr	r0, [pc, #20]	; (80010e4 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv+0x1c>)
 80010d0:	f44f 7287 	mov.w	r2, #270	; 0x10e
 80010d4:	f7ff fe90 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80010d8:	bd08      	pop	{r3, pc}
 80010da:	bf00      	nop
 80010dc:	08004665 	.word	0x08004665
 80010e0:	080048aa 	.word	0x080048aa
 80010e4:	080046bd 	.word	0x080046bd

080010e8 <_ZN4blib7Monitor25showSettingBackligthSleepEv>:
    void Monitor::showSettingBackligthSleep()
    {
 80010e8:	b508      	push	{r3, lr}
        LOGI();
 80010ea:	4904      	ldr	r1, [pc, #16]	; (80010fc <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x14>)
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x18>)
 80010ee:	4805      	ldr	r0, [pc, #20]	; (8001104 <_ZN4blib7Monitor25showSettingBackligthSleepEv+0x1c>)
 80010f0:	f44f 7289 	mov.w	r2, #274	; 0x112
 80010f4:	f7ff fe80 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 80010f8:	bd08      	pop	{r3, pc}
 80010fa:	bf00      	nop
 80010fc:	08004665 	.word	0x08004665
 8001100:	080048c5 	.word	0x080048c5
 8001104:	080046bd 	.word	0x080046bd

08001108 <_ZN4blib7Monitor23showSettingFactoryResetEv>:
    void Monitor::showSettingFactoryReset()
    {
 8001108:	b508      	push	{r3, lr}
        LOGI();
 800110a:	4904      	ldr	r1, [pc, #16]	; (800111c <_ZN4blib7Monitor23showSettingFactoryResetEv+0x14>)
 800110c:	4b04      	ldr	r3, [pc, #16]	; (8001120 <_ZN4blib7Monitor23showSettingFactoryResetEv+0x18>)
 800110e:	4805      	ldr	r0, [pc, #20]	; (8001124 <_ZN4blib7Monitor23showSettingFactoryResetEv+0x1c>)
 8001110:	f44f 728b 	mov.w	r2, #278	; 0x116
 8001114:	f7ff fe70 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    }
 8001118:	bd08      	pop	{r3, pc}
 800111a:	bf00      	nop
 800111c:	08004665 	.word	0x08004665
 8001120:	080048df 	.word	0x080048df
 8001124:	080046bd 	.word	0x080046bd

08001128 <_ZN4blib7Monitor11showSettingEv>:
        return mSettingLevel;
 8001128:	6883      	ldr	r3, [r0, #8]
        switch (getSettingLevel())
 800112a:	2b0a      	cmp	r3, #10
 800112c:	d81d      	bhi.n	800116a <_ZN4blib7Monitor11showSettingEv+0x42>
 800112e:	e8df f003 	tbb	[pc, r3]
 8001132:	0806      	.short	0x0806
 8001134:	100e0c0a 	.word	0x100e0c0a
 8001138:	18161412 	.word	0x18161412
 800113c:	1a          	.byte	0x1a
 800113d:	00          	.byte	0x00
                showSettingSupplyAlgorithm();
 800113e:	f7ff bf4d 	b.w	8000fdc <_ZN4blib7Monitor26showSettingSupplyAlgorithmEv>
                showSettingChargerPsuMode();
 8001142:	f7ff bf59 	b.w	8000ff8 <_ZN4blib7Monitor25showSettingChargerPsuModeEv>
                showSettingMaxBatteryVoltage();
 8001146:	f7ff bf65 	b.w	8001014 <_ZN4blib7Monitor28showSettingMaxBatteryVoltageEv>
                showSettingMinBatteryVoltage();
 800114a:	f7ff bf71 	b.w	8001030 <_ZN4blib7Monitor28showSettingMinBatteryVoltageEv>
                showSettingChargingCurrent();
 800114e:	f7ff bf7d 	b.w	800104c <_ZN4blib7Monitor26showSettingChargingCurrentEv>
                showSettingCoolingFan();
 8001152:	f7ff bf89 	b.w	8001068 <_ZN4blib7Monitor21showSettingCoolingFanEv>
                showSettingFanTriggerTemp();
 8001156:	f7ff bf97 	b.w	8001088 <_ZN4blib7Monitor25showSettingFanTriggerTempEv>
                showSettingShutdownTemp();
 800115a:	f7ff bfa5 	b.w	80010a8 <_ZN4blib7Monitor23showSettingShutdownTempEv>
                showSettingAutoLoadFeature();
 800115e:	f7ff bfb3 	b.w	80010c8 <_ZN4blib7Monitor26showSettingAutoLoadFeatureEv>
                showSettingBackligthSleep();
 8001162:	f7ff bfc1 	b.w	80010e8 <_ZN4blib7Monitor25showSettingBackligthSleepEv>
                showSettingFactoryReset();
 8001166:	f7ff bfcf 	b.w	8001108 <_ZN4blib7Monitor23showSettingFactoryResetEv>
    }
 800116a:	4770      	bx	lr

0800116c <_ZN4blib7Monitor8showMenuEv>:
        return mSettingMode;
 800116c:	7903      	ldrb	r3, [r0, #4]
        if (getSetttingMode() == true)
 800116e:	b10b      	cbz	r3, 8001174 <_ZN4blib7Monitor8showMenuEv+0x8>
            showSetting();
 8001170:	f7ff bfda 	b.w	8001128 <_ZN4blib7Monitor11showSettingEv>
            showDisplay();
 8001174:	f7ff bf1c 	b.w	8000fb0 <_ZN4blib7Monitor11showDisplayEv>

08001178 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001178:	b510      	push	{r4, lr}
 800117a:	b094      	sub	sp, #80	; 0x50
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800117c:	2214      	movs	r2, #20
 800117e:	2100      	movs	r1, #0
 8001180:	a809      	add	r0, sp, #36	; 0x24
 8001182:	f002 fe37 	bl	8003df4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001186:	2214      	movs	r2, #20
 8001188:	2100      	movs	r1, #0
 800118a:	a803      	add	r0, sp, #12
 800118c:	f002 fe32 	bl	8003df4 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001190:	2300      	movs	r3, #0
 8001192:	4a20      	ldr	r2, [pc, #128]	; (8001214 <_Z18SystemClock_Configv+0x9c>)
 8001194:	9301      	str	r3, [sp, #4]
 8001196:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001198:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800119c:	6411      	str	r1, [r2, #64]	; 0x40
 800119e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80011a0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80011a4:	9201      	str	r2, [sp, #4]
 80011a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a8:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <_Z18SystemClock_Configv+0xa0>)
 80011aa:	9302      	str	r3, [sp, #8]
 80011ac:	6811      	ldr	r1, [r2, #0]
 80011ae:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80011b2:	6011      	str	r1, [r2, #0]
 80011b4:	6812      	ldr	r2, [r2, #0]
 80011b6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80011ba:	9202      	str	r2, [sp, #8]
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011bc:	2402      	movs	r4, #2
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011be:	9a02      	ldr	r2, [sp, #8]
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
    RCC_OscInitStruct.PLL.PLLM = 8;
    RCC_OscInitStruct.PLL.PLLN = 100;
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011c0:	9412      	str	r4, [sp, #72]	; 0x48
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 80011c2:	2206      	movs	r2, #6
    RCC_OscInitStruct.PLL.PLLN = 100;
 80011c4:	2008      	movs	r0, #8
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011c6:	e9cd 430e 	strd	r4, r3, [sp, #56]	; 0x38
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 80011ca:	9208      	str	r2, [sp, #32]
    RCC_OscInitStruct.PLL.PLLN = 100;
 80011cc:	2364      	movs	r3, #100	; 0x64
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011ce:	2201      	movs	r2, #1
    RCC_OscInitStruct.PLL.PLLN = 100;
 80011d0:	e9cd 0310 	strd	r0, r3, [sp, #64]	; 0x40
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011d4:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLQ = 4;
 80011d8:	2304      	movs	r3, #4
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011da:	2210      	movs	r2, #16
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011dc:	a808      	add	r0, sp, #32
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011de:	920c      	str	r2, [sp, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLQ = 4;
 80011e0:	9313      	str	r3, [sp, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e2:	f001 fb2d 	bl	8002840 <HAL_RCC_OscConfig>
 80011e6:	b108      	cbz	r0, 80011ec <_Z18SystemClock_Configv+0x74>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
void Error_Handler(void)
{
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80011ea:	e7fe      	b.n	80011ea <_Z18SystemClock_Configv+0x72>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 80011ec:	230f      	movs	r3, #15
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ee:	e9cd 3403 	strd	r3, r4, [sp, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f2:	9005      	str	r0, [sp, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011f4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80011f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011fc:	2103      	movs	r1, #3
 80011fe:	a803      	add	r0, sp, #12
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001200:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001204:	f001 fcf6 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8001208:	b108      	cbz	r0, 800120e <_Z18SystemClock_Configv+0x96>
 800120a:	b672      	cpsid	i
    while (1)
 800120c:	e7fe      	b.n	800120c <_Z18SystemClock_Configv+0x94>
}
 800120e:	b014      	add	sp, #80	; 0x50
 8001210:	bd10      	pop	{r4, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40007000 	.word	0x40007000

0800121c <Error_Handler>:
 800121c:	b672      	cpsid	i
    while (1)
 800121e:	e7fe      	b.n	800121e <Error_Handler+0x2>

08001220 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>:
    {
        template<typename T>
        class Singleton
        {
            public:
                static T& getInstance()
 8001220:	b538      	push	{r3, r4, r5, lr}
                {
                    if (mInstance == nullptr)
 8001222:	4c06      	ldr	r4, [pc, #24]	; (800123c <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x1c>)
 8001224:	6823      	ldr	r3, [r4, #0]
 8001226:	b933      	cbnz	r3, 8001236 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv+0x16>
                    {
                        mInstance = new T();
 8001228:	2048      	movs	r0, #72	; 0x48
 800122a:	f002 fcd0 	bl	8003bce <_Znwj>
 800122e:	4605      	mov	r5, r0
 8001230:	f7ff fd8e 	bl	8000d50 <_ZN4blib6AnalogC1Ev>
 8001234:	6025      	str	r5, [r4, #0]
                    }

                    return *mInstance;
                }
 8001236:	6820      	ldr	r0, [r4, #0]
 8001238:	bd38      	pop	{r3, r4, r5, pc}
 800123a:	bf00      	nop
 800123c:	2000007c 	.word	0x2000007c

08001240 <HAL_ADC_ConvCpltCallback>:
{
 8001240:	b508      	push	{r3, lr}
    blib::Analog::getInstance().sampling();
 8001242:	f7ff ffed 	bl	8001220 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
}
 8001246:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    blib::Analog::getInstance().sampling();
 800124a:	f7ff bd7b 	b.w	8000d44 <_ZN4blib6Analog8samplingEv>
	...

08001250 <main>:
{
 8001250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001252:	b099      	sub	sp, #100	; 0x64
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001254:	2400      	movs	r4, #0
 8001256:	4da6      	ldr	r5, [pc, #664]	; (80014f0 <main+0x2a0>)
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001258:	4fa6      	ldr	r7, [pc, #664]	; (80014f4 <main+0x2a4>)
    HAL_Init();
 800125a:	f000 fc91 	bl	8001b80 <HAL_Init>
    SystemClock_Config();
 800125e:	f7ff ff8b 	bl	8001178 <_Z18SystemClock_Configv>
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001262:	2214      	movs	r2, #20
 8001264:	2100      	movs	r1, #0
 8001266:	a80e      	add	r0, sp, #56	; 0x38
 8001268:	f002 fdc4 	bl	8003df4 <memset>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800126c:	9402      	str	r4, [sp, #8]
 800126e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_WritePin(GPIOA, LOAD_Pin | ENA_INVERTER_Pin | BCCU_Pin, GPIO_PIN_RESET);
 8001270:	48a1      	ldr	r0, [pc, #644]	; (80014f8 <main+0x2a8>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	f043 0304 	orr.w	r3, r3, #4
 8001276:	632b      	str	r3, [r5, #48]	; 0x30
 8001278:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	9302      	str	r3, [sp, #8]
 8001280:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001282:	9403      	str	r4, [sp, #12]
 8001284:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800128a:	632b      	str	r3, [r5, #48]	; 0x30
 800128c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800128e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001292:	9303      	str	r3, [sp, #12]
 8001294:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001296:	9404      	str	r4, [sp, #16]
 8001298:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	632b      	str	r3, [r5, #48]	; 0x30
 80012a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	9304      	str	r3, [sp, #16]
 80012a8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	9405      	str	r4, [sp, #20]
 80012ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80012ae:	f043 0302 	orr.w	r3, r3, #2
 80012b2:	632b      	str	r3, [r5, #48]	; 0x30
 80012b4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80012b6:	f003 0302 	and.w	r3, r3, #2
 80012ba:	9305      	str	r3, [sp, #20]
 80012bc:	9b05      	ldr	r3, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012be:	9406      	str	r4, [sp, #24]
 80012c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	632b      	str	r3, [r5, #48]	; 0x30
 80012c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_WritePin(GPIOA, LOAD_Pin | ENA_INVERTER_Pin | BCCU_Pin, GPIO_PIN_RESET);
 80012d0:	4622      	mov	r2, r4
 80012d2:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012d6:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_WritePin(GPIOA, LOAD_Pin | ENA_INVERTER_Pin | BCCU_Pin, GPIO_PIN_RESET);
 80012d8:	f001 fa04 	bl	80026e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin,
 80012dc:	4887      	ldr	r0, [pc, #540]	; (80014fc <main+0x2ac>)
 80012de:	4622      	mov	r2, r4
 80012e0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80012e4:	f001 f9fe 	bl	80026e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO2_Pin | GPIO15_Pin, GPIO_PIN_RESET);
 80012e8:	4622      	mov	r2, r4
 80012ea:	4885      	ldr	r0, [pc, #532]	; (8001500 <main+0x2b0>)
 80012ec:	21c0      	movs	r1, #192	; 0xc0
 80012ee:	f001 f9f9 	bl	80026e4 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f2:	260f      	movs	r6, #15
 80012f4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f8:	4881      	ldr	r0, [pc, #516]	; (8001500 <main+0x2b0>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	9410      	str	r4, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012fc:	a90e      	add	r1, sp, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012fe:	e9cd 630e 	strd	r6, r3, [sp, #56]	; 0x38
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001302:	f001 f915 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2601      	movs	r6, #1
 8001308:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	487a      	ldr	r0, [pc, #488]	; (80014f8 <main+0x2a8>)
 800130e:	a90e      	add	r1, sp, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	e9cd 360e 	strd	r3, r6, [sp, #56]	; 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001314:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f001 f90a 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LED_INDICATE_Pin | FAN_Pin | BUCK_ENABLE_Pin | ANTI_BACKFLOW_Pin;
 800131c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	4876      	ldr	r0, [pc, #472]	; (80014fc <main+0x2ac>)
 8001322:	a90e      	add	r1, sp, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	e9cd 360e 	strd	r3, r6, [sp, #56]	; 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800132c:	f001 f900 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO2_Pin | GPIO15_Pin;
 8001330:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001332:	4873      	ldr	r0, [pc, #460]	; (8001500 <main+0x2b0>)
 8001334:	a90e      	add	r1, sp, #56	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001336:	e9cd 360e 	strd	r3, r6, [sp, #56]	; 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800133e:	f001 f8f7 	bl	8002530 <HAL_GPIO_Init>
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001342:	9401      	str	r4, [sp, #4]
 8001344:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001346:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800134a:	632b      	str	r3, [r5, #48]	; 0x30
 800134c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    hadc1.Instance = ADC1;
 800134e:	4d6d      	ldr	r5, [pc, #436]	; (8001504 <main+0x2b4>)
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001350:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001354:	4622      	mov	r2, r4
 8001356:	4621      	mov	r1, r4
    __HAL_RCC_DMA2_CLK_ENABLE();
 8001358:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800135a:	2038      	movs	r0, #56	; 0x38
    __HAL_RCC_DMA2_CLK_ENABLE();
 800135c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800135e:	f000 fec7 	bl	80020f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001362:	2038      	movs	r0, #56	; 0x38
 8001364:	f000 fef6 	bl	8002154 <HAL_NVIC_EnableIRQ>
    ADC_ChannelConfTypeDef sConfig = { 0 };
 8001368:	2210      	movs	r2, #16
 800136a:	4621      	mov	r1, r4
 800136c:	a80e      	add	r0, sp, #56	; 0x38
 800136e:	f002 fd41 	bl	8003df4 <memset>
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001372:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001376:	e9c5 7300 	strd	r7, r3, [r5]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800137a:	4628      	mov	r0, r5
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800137c:	4b62      	ldr	r3, [pc, #392]	; (8001508 <main+0x2b8>)
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800137e:	60ac      	str	r4, [r5, #8]
    hadc1.Init.NbrOfConversion = 5;
 8001380:	2705      	movs	r7, #5
    hadc1.Init.ScanConvMode = ENABLE;
 8001382:	612e      	str	r6, [r5, #16]
    hadc1.Init.ContinuousConvMode = ENABLE;
 8001384:	762e      	strb	r6, [r5, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001386:	f885 4020 	strb.w	r4, [r5, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800138a:	62ec      	str	r4, [r5, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800138c:	62ab      	str	r3, [r5, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138e:	60ec      	str	r4, [r5, #12]
    hadc1.Init.NbrOfConversion = 5;
 8001390:	61ef      	str	r7, [r5, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001392:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001396:	616e      	str	r6, [r5, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001398:	f000 fc32 	bl	8001c00 <HAL_ADC_Init>
 800139c:	b108      	cbz	r0, 80013a2 <main+0x152>
 800139e:	b672      	cpsid	i
    while (1)
 80013a0:	e7fe      	b.n	80013a0 <main+0x150>
    sConfig.Rank = 1;
 80013a2:	e9cd 060e 	strd	r0, r6, [sp, #56]	; 0x38
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80013a6:	2307      	movs	r3, #7
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a8:	a90e      	add	r1, sp, #56	; 0x38
 80013aa:	4628      	mov	r0, r5
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80013ac:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ae:	f000 fdfd 	bl	8001fac <HAL_ADC_ConfigChannel>
 80013b2:	b108      	cbz	r0, 80013b8 <main+0x168>
 80013b4:	b672      	cpsid	i
    while (1)
 80013b6:	e7fe      	b.n	80013b6 <main+0x166>
    sConfig.Rank = 2;
 80013b8:	2402      	movs	r4, #2
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ba:	a90e      	add	r1, sp, #56	; 0x38
 80013bc:	4628      	mov	r0, r5
    sConfig.Channel = ADC_CHANNEL_1;
 80013be:	960e      	str	r6, [sp, #56]	; 0x38
    sConfig.Rank = 2;
 80013c0:	940f      	str	r4, [sp, #60]	; 0x3c
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c2:	f000 fdf3 	bl	8001fac <HAL_ADC_ConfigChannel>
 80013c6:	b108      	cbz	r0, 80013cc <main+0x17c>
 80013c8:	b672      	cpsid	i
    while (1)
 80013ca:	e7fe      	b.n	80013ca <main+0x17a>
    sConfig.Channel = ADC_CHANNEL_2;
 80013cc:	940e      	str	r4, [sp, #56]	; 0x38
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ce:	a90e      	add	r1, sp, #56	; 0x38
    sConfig.Rank = 3;
 80013d0:	2403      	movs	r4, #3
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d2:	4628      	mov	r0, r5
    sConfig.Rank = 3;
 80013d4:	940f      	str	r4, [sp, #60]	; 0x3c
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013d6:	f000 fde9 	bl	8001fac <HAL_ADC_ConfigChannel>
 80013da:	b108      	cbz	r0, 80013e0 <main+0x190>
 80013dc:	b672      	cpsid	i
    while (1)
 80013de:	e7fe      	b.n	80013de <main+0x18e>
    sConfig.Channel = ADC_CHANNEL_3;
 80013e0:	940e      	str	r4, [sp, #56]	; 0x38
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013e2:	a90e      	add	r1, sp, #56	; 0x38
    sConfig.Rank = 4;
 80013e4:	2404      	movs	r4, #4
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013e6:	4628      	mov	r0, r5
    sConfig.Rank = 4;
 80013e8:	940f      	str	r4, [sp, #60]	; 0x3c
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ea:	f000 fddf 	bl	8001fac <HAL_ADC_ConfigChannel>
 80013ee:	b108      	cbz	r0, 80013f4 <main+0x1a4>
 80013f0:	b672      	cpsid	i
    while (1)
 80013f2:	e7fe      	b.n	80013f2 <main+0x1a2>
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f4:	a90e      	add	r1, sp, #56	; 0x38
 80013f6:	4628      	mov	r0, r5
    sConfig.Rank = 5;
 80013f8:	e9cd 470e 	strd	r4, r7, [sp, #56]	; 0x38
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013fc:	f000 fdd6 	bl	8001fac <HAL_ADC_ConfigChannel>
 8001400:	b108      	cbz	r0, 8001406 <main+0x1b6>
 8001402:	b672      	cpsid	i
    while (1)
 8001404:	e7fe      	b.n	8001404 <main+0x1b4>
    hi2c1.Instance = I2C1;
 8001406:	4b41      	ldr	r3, [pc, #260]	; (800150c <main+0x2bc>)
    hi2c1.Init.ClockSpeed = 100000;
 8001408:	4a41      	ldr	r2, [pc, #260]	; (8001510 <main+0x2c0>)
 800140a:	4c42      	ldr	r4, [pc, #264]	; (8001514 <main+0x2c4>)
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800140c:	6218      	str	r0, [r3, #32]
    hi2c1.Init.ClockSpeed = 100000;
 800140e:	e9c3 4200 	strd	r4, r2, [r3]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001412:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hi2c1.Init.OwnAddress1 = 0;
 8001416:	e9c3 0002 	strd	r0, r0, [r3, #8]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800141a:	e9c3 2004 	strd	r2, r0, [r3, #16]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800141e:	e9c3 0006 	strd	r0, r0, [r3, #24]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001422:	4618      	mov	r0, r3
 8001424:	f001 f964 	bl	80026f0 <HAL_I2C_Init>
 8001428:	4605      	mov	r5, r0
 800142a:	b108      	cbz	r0, 8001430 <main+0x1e0>
 800142c:	b672      	cpsid	i
    while (1)
 800142e:	e7fe      	b.n	800142e <main+0x1de>
    RTC_TimeTypeDef sTime = { 0 };
 8001430:	4601      	mov	r1, r0
 8001432:	2214      	movs	r2, #20
 8001434:	a809      	add	r0, sp, #36	; 0x24
 8001436:	f002 fcdd 	bl	8003df4 <memset>
    RTC_AlarmTypeDef sAlarm = { 0 };
 800143a:	2228      	movs	r2, #40	; 0x28
 800143c:	4629      	mov	r1, r5
 800143e:	a80e      	add	r0, sp, #56	; 0x38
    hrtc.Instance = RTC;
 8001440:	4c35      	ldr	r4, [pc, #212]	; (8001518 <main+0x2c8>)
    RTC_DateTypeDef sDate = { 0 };
 8001442:	9507      	str	r5, [sp, #28]
    RTC_AlarmTypeDef sAlarm = { 0 };
 8001444:	f002 fcd6 	bl	8003df4 <memset>
    hrtc.Instance = RTC;
 8001448:	4b34      	ldr	r3, [pc, #208]	; (800151c <main+0x2cc>)
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800144a:	61a5      	str	r5, [r4, #24]
    hrtc.Init.SynchPrediv = 255;
 800144c:	207f      	movs	r0, #127	; 0x7f
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800144e:	e9c4 3500 	strd	r3, r5, [r4]
    hrtc.Init.SynchPrediv = 255;
 8001452:	23ff      	movs	r3, #255	; 0xff
 8001454:	e9c4 0302 	strd	r0, r3, [r4, #8]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001458:	4620      	mov	r0, r4
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800145a:	e9c4 5504 	strd	r5, r5, [r4, #16]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800145e:	f001 fd94 	bl	8002f8a <HAL_RTC_Init>
 8001462:	b108      	cbz	r0, 8001468 <main+0x218>
 8001464:	b672      	cpsid	i
    while (1)
 8001466:	e7fe      	b.n	8001466 <main+0x216>
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001468:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
    sTime.Hours = 0x0;
 800146c:	f8ad 0024 	strh.w	r0, [sp, #36]	; 0x24
    sTime.Seconds = 0x0;
 8001470:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001474:	4632      	mov	r2, r6
 8001476:	a909      	add	r1, sp, #36	; 0x24
 8001478:	4620      	mov	r0, r4
 800147a:	f001 fdd4 	bl	8003026 <HAL_RTC_SetTime>
 800147e:	b108      	cbz	r0, 8001484 <main+0x234>
 8001480:	b672      	cpsid	i
    while (1)
 8001482:	e7fe      	b.n	8001482 <main+0x232>
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001484:	4b26      	ldr	r3, [pc, #152]	; (8001520 <main+0x2d0>)
 8001486:	9307      	str	r3, [sp, #28]
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001488:	4632      	mov	r2, r6
 800148a:	a907      	add	r1, sp, #28
 800148c:	4620      	mov	r0, r4
 800148e:	f001 fe24 	bl	80030da <HAL_RTC_SetDate>
 8001492:	b108      	cbz	r0, 8001498 <main+0x248>
 8001494:	b672      	cpsid	i
    while (1)
 8001496:	e7fe      	b.n	8001496 <main+0x246>
    sAlarm.AlarmTime.Hours = 0x0;
 8001498:	2300      	movs	r3, #0
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800149a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800149e:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
    sAlarm.AlarmTime.Hours = 0x0;
 80014a2:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
    sAlarm.AlarmTime.Seconds = 0x0;
 80014a6:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
    sAlarm.AlarmTime.SubSeconds = 0x0;
 80014aa:	930f      	str	r3, [sp, #60]	; 0x3c
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80014ac:	9315      	str	r3, [sp, #84]	; 0x54
    sAlarm.AlarmDateWeekDay = 0x1;
 80014ae:	2201      	movs	r2, #1
    sAlarm.Alarm = RTC_ALARM_A;
 80014b0:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014b4:	4818      	ldr	r0, [pc, #96]	; (8001518 <main+0x2c8>)
    sAlarm.AlarmDateWeekDay = 0x1;
 80014b6:	f88d 2058 	strb.w	r2, [sp, #88]	; 0x58
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014ba:	a90e      	add	r1, sp, #56	; 0x38
    sAlarm.Alarm = RTC_ALARM_A;
 80014bc:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80014be:	f001 fe55 	bl	800316c <HAL_RTC_SetAlarm_IT>
 80014c2:	b108      	cbz	r0, 80014c8 <main+0x278>
 80014c4:	b672      	cpsid	i
    while (1)
 80014c6:	e7fe      	b.n	80014c6 <main+0x276>
    huart2.Instance = USART2;
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <main+0x2d4>)
    huart2.Init.BaudRate = 115200;
 80014ca:	4a17      	ldr	r2, [pc, #92]	; (8001528 <main+0x2d8>)
    huart2.Init.Parity = UART_PARITY_NONE;
 80014cc:	6118      	str	r0, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80014ce:	240c      	movs	r4, #12
    huart2.Init.StopBits = UART_STOPBITS_1;
 80014d0:	e9c3 0002 	strd	r0, r0, [r3, #8]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d4:	e9c3 4005 	strd	r4, r0, [r3, #20]
    huart2.Init.BaudRate = 115200;
 80014d8:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	61d8      	str	r0, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80014de:	4618      	mov	r0, r3
    huart2.Init.BaudRate = 115200;
 80014e0:	e9c3 2500 	strd	r2, r5, [r3]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80014e4:	f002 faee 	bl	8003ac4 <HAL_UART_Init>
 80014e8:	b300      	cbz	r0, 800152c <main+0x2dc>
 80014ea:	b672      	cpsid	i
    while (1)
 80014ec:	e7fe      	b.n	80014ec <main+0x29c>
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40012000 	.word	0x40012000
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020c00 	.word	0x40020c00
 8001500:	40020800 	.word	0x40020800
 8001504:	20000084 	.word	0x20000084
 8001508:	0f000001 	.word	0x0f000001
 800150c:	2000012c 	.word	0x2000012c
 8001510:	000186a0 	.word	0x000186a0
 8001514:	40005400 	.word	0x40005400
 8001518:	20000180 	.word	0x20000180
 800151c:	40002800 	.word	0x40002800
 8001520:	00010101 	.word	0x00010101
 8001524:	20000274 	.word	0x20000274
 8001528:	40004400 	.word	0x40004400
    huart1.Instance = USART1;
 800152c:	4b57      	ldr	r3, [pc, #348]	; (800168c <main+0x43c>)
 800152e:	4a58      	ldr	r2, [pc, #352]	; (8001690 <main+0x440>)
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001530:	e9c3 0002 	strd	r0, r0, [r3, #8]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001534:	e9c3 0404 	strd	r0, r4, [r3, #16]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001538:	e9c3 0006 	strd	r0, r0, [r3, #24]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 800153c:	4618      	mov	r0, r3
    huart1.Init.BaudRate = 115200;
 800153e:	e9c3 2500 	strd	r2, r5, [r3]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8001542:	f002 fabf 	bl	8003ac4 <HAL_UART_Init>
 8001546:	b108      	cbz	r0, 800154c <main+0x2fc>
 8001548:	b672      	cpsid	i
    while (1)
 800154a:	e7fe      	b.n	800154a <main+0x2fa>
    huart3.Instance = USART3;
 800154c:	4b51      	ldr	r3, [pc, #324]	; (8001694 <main+0x444>)
 800154e:	4a52      	ldr	r2, [pc, #328]	; (8001698 <main+0x448>)
    huart3.Init.StopBits = UART_STOPBITS_1;
 8001550:	e9c3 0002 	strd	r0, r0, [r3, #8]
    huart3.Init.Mode = UART_MODE_TX_RX;
 8001554:	e9c3 0404 	strd	r0, r4, [r3, #16]
    huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001558:	e9c3 0006 	strd	r0, r0, [r3, #24]
    if (HAL_UART_Init(&huart3) != HAL_OK)
 800155c:	4618      	mov	r0, r3
    huart3.Init.BaudRate = 115200;
 800155e:	e9c3 2500 	strd	r2, r5, [r3]
    if (HAL_UART_Init(&huart3) != HAL_OK)
 8001562:	f002 faaf 	bl	8003ac4 <HAL_UART_Init>
 8001566:	4605      	mov	r5, r0
 8001568:	b108      	cbz	r0, 800156e <main+0x31e>
 800156a:	b672      	cpsid	i
    while (1)
 800156c:	e7fe      	b.n	800156c <main+0x31c>
    TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800156e:	4601      	mov	r1, r0
 8001570:	2210      	movs	r2, #16
 8001572:	a809      	add	r0, sp, #36	; 0x24
 8001574:	f002 fc3e 	bl	8003df4 <memset>
    htim2.Instance = TIM2;
 8001578:	4c48      	ldr	r4, [pc, #288]	; (800169c <main+0x44c>)
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 800157a:	221c      	movs	r2, #28
 800157c:	4629      	mov	r1, r5
 800157e:	a80e      	add	r0, sp, #56	; 0x38
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001580:	e9cd 5507 	strd	r5, r5, [sp, #28]
    htim2.Init.Prescaler = 49;
 8001584:	2631      	movs	r6, #49	; 0x31
    TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001586:	f002 fc35 	bl	8003df4 <memset>
    htim2.Init.Prescaler = 49;
 800158a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800158e:	e9c4 3600 	strd	r3, r6, [r4]
    htim2.Init.Period = 500;
 8001592:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001596:	e9c4 3503 	strd	r3, r5, [r4, #12]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800159a:	4620      	mov	r0, r4
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800159c:	2380      	movs	r3, #128	; 0x80
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159e:	60a5      	str	r5, [r4, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015a0:	61a3      	str	r3, [r4, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015a2:	f002 f831 	bl	8003608 <HAL_TIM_Base_Init>
 80015a6:	b108      	cbz	r0, 80015ac <main+0x35c>
 80015a8:	b672      	cpsid	i
    while (1)
 80015aa:	e7fe      	b.n	80015aa <main+0x35a>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015b0:	a909      	add	r1, sp, #36	; 0x24
 80015b2:	4620      	mov	r0, r4
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015b6:	f002 f918 	bl	80037ea <HAL_TIM_ConfigClockSource>
 80015ba:	b108      	cbz	r0, 80015c0 <main+0x370>
 80015bc:	b672      	cpsid	i
    while (1)
 80015be:	e7fe      	b.n	80015be <main+0x36e>
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015c0:	4620      	mov	r0, r4
 80015c2:	f002 f84d 	bl	8003660 <HAL_TIM_PWM_Init>
 80015c6:	b108      	cbz	r0, 80015cc <main+0x37c>
 80015c8:	b672      	cpsid	i
    while (1)
 80015ca:	e7fe      	b.n	80015ca <main+0x37a>
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015cc:	e9cd 0007 	strd	r0, r0, [sp, #28]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015d0:	a907      	add	r1, sp, #28
 80015d2:	4620      	mov	r0, r4
 80015d4:	f002 f9a2 	bl	800391c <HAL_TIMEx_MasterConfigSynchronization>
 80015d8:	4602      	mov	r2, r0
 80015da:	b108      	cbz	r0, 80015e0 <main+0x390>
 80015dc:	b672      	cpsid	i
    while (1)
 80015de:	e7fe      	b.n	80015de <main+0x38e>
    sConfigOC.Pulse = 250;
 80015e0:	2160      	movs	r1, #96	; 0x60
 80015e2:	23fa      	movs	r3, #250	; 0xfa
 80015e4:	e9cd 130e 	strd	r1, r3, [sp, #56]	; 0x38
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e8:	9010      	str	r0, [sp, #64]	; 0x40
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ea:	9012      	str	r0, [sp, #72]	; 0x48
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ec:	a90e      	add	r1, sp, #56	; 0x38
 80015ee:	4620      	mov	r0, r4
 80015f0:	f002 f898 	bl	8003724 <HAL_TIM_PWM_ConfigChannel>
 80015f4:	4605      	mov	r5, r0
 80015f6:	b108      	cbz	r0, 80015fc <main+0x3ac>
 80015f8:	b672      	cpsid	i
    while (1)
 80015fa:	e7fe      	b.n	80015fa <main+0x3aa>
    HAL_TIM_MspPostInit(&htim2);
 80015fc:	4620      	mov	r0, r4
 80015fe:	f000 f963 	bl	80018c8 <HAL_TIM_MspPostInit>
    htim6.Instance = TIM6;
 8001602:	4827      	ldr	r0, [pc, #156]	; (80016a0 <main+0x450>)
 8001604:	4b27      	ldr	r3, [pc, #156]	; (80016a4 <main+0x454>)
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001606:	6085      	str	r5, [r0, #8]
    htim6.Init.Prescaler = 49;
 8001608:	e9c0 3600 	strd	r3, r6, [r0]
    htim6.Init.Period = 999;
 800160c:	f240 33e7 	movw	r3, #999	; 0x3e7
    TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001610:	e9cd 550e 	strd	r5, r5, [sp, #56]	; 0x38
    htim6.Init.Period = 999;
 8001614:	60c3      	str	r3, [r0, #12]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001616:	6185      	str	r5, [r0, #24]
    if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001618:	f001 fff6 	bl	8003608 <HAL_TIM_Base_Init>
 800161c:	b108      	cbz	r0, 8001622 <main+0x3d2>
 800161e:	b672      	cpsid	i
    while (1)
 8001620:	e7fe      	b.n	8001620 <main+0x3d0>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001622:	2300      	movs	r3, #0
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001624:	481e      	ldr	r0, [pc, #120]	; (80016a0 <main+0x450>)
 8001626:	a90e      	add	r1, sp, #56	; 0x38
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001628:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800162c:	f002 f976 	bl	800391c <HAL_TIMEx_MasterConfigSynchronization>
 8001630:	b108      	cbz	r0, 8001636 <main+0x3e6>
 8001632:	b672      	cpsid	i
    while (1)
 8001634:	e7fe      	b.n	8001634 <main+0x3e4>
    LOGI("MPPT SOLAR CHARGE CONTROLLER");
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <main+0x458>)
 8001638:	491c      	ldr	r1, [pc, #112]	; (80016ac <main+0x45c>)
 800163a:	481d      	ldr	r0, [pc, #116]	; (80016b0 <main+0x460>)
                    if (mInstance == nullptr)
 800163c:	4d1d      	ldr	r5, [pc, #116]	; (80016b4 <main+0x464>)
 800163e:	22b2      	movs	r2, #178	; 0xb2
 8001640:	f7ff fbda 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("DESIGNED BY ");
 8001644:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <main+0x458>)
 8001646:	4919      	ldr	r1, [pc, #100]	; (80016ac <main+0x45c>)
 8001648:	481b      	ldr	r0, [pc, #108]	; (80016b8 <main+0x468>)
 800164a:	22b3      	movs	r2, #179	; 0xb3
 800164c:	f7ff fbd4 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    LOGI("STARTING DEVICE...");
 8001650:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <main+0x458>)
 8001652:	4916      	ldr	r1, [pc, #88]	; (80016ac <main+0x45c>)
 8001654:	4819      	ldr	r0, [pc, #100]	; (80016bc <main+0x46c>)
 8001656:	22b4      	movs	r2, #180	; 0xb4
 8001658:	f7ff fbce 	bl	8000df8 <_ZN4blib6Logger3LogIJPKciS3_EEEvS3_DpT_>
    auto &analog = blib::Analog::getInstance();
 800165c:	f7ff fde0 	bl	8001220 <_ZN4blib2dp9SingletonINS_6AnalogEE11getInstanceEv>
 8001660:	682b      	ldr	r3, [r5, #0]
 8001662:	4604      	mov	r4, r0
 8001664:	b933      	cbnz	r3, 8001674 <main+0x424>
                        mInstance = new T();
 8001666:	2014      	movs	r0, #20
 8001668:	f002 fab1 	bl	8003bce <_Znwj>
 800166c:	4606      	mov	r6, r0
 800166e:	f7ff fbfd 	bl	8000e6c <_ZN4blib7MonitorC1Ev>
 8001672:	602e      	str	r6, [r5, #0]
                    return *mInstance;
 8001674:	682d      	ldr	r5, [r5, #0]
        analog.readAnalog();
 8001676:	4620      	mov	r0, r4
 8001678:	f7ff fb82 	bl	8000d80 <_ZN4blib6Analog10readAnalogEv>
        monitor.showMenu();
 800167c:	4628      	mov	r0, r5
 800167e:	f7ff fd75 	bl	800116c <_ZN4blib7Monitor8showMenuEv>
        HAL_Delay(1000);
 8001682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001686:	f000 faa7 	bl	8001bd8 <HAL_Delay>
    while (1)
 800168a:	e7f4      	b.n	8001676 <main+0x426>
 800168c:	20000230 	.word	0x20000230
 8001690:	40011000 	.word	0x40011000
 8001694:	200002b8 	.word	0x200002b8
 8001698:	40004800 	.word	0x40004800
 800169c:	200001a0 	.word	0x200001a0
 80016a0:	200001e8 	.word	0x200001e8
 80016a4:	40001000 	.word	0x40001000
 80016a8:	080049c2 	.word	0x080049c2
 80016ac:	0800491f 	.word	0x0800491f
 80016b0:	080049c7 	.word	0x080049c7
 80016b4:	20000080 	.word	0x20000080
 80016b8:	080049f1 	.word	0x080049f1
 80016bc:	08004a0b 	.word	0x08004a0b

080016c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <HAL_MspInit+0x34>)
 80016c4:	2100      	movs	r1, #0
 80016c6:	9100      	str	r1, [sp, #0]
 80016c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016ce:	645a      	str	r2, [r3, #68]	; 0x44
 80016d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016d2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80016d6:	9200      	str	r2, [sp, #0]
 80016d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	9101      	str	r1, [sp, #4]
 80016dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80016e2:	641a      	str	r2, [r3, #64]	; 0x40
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	b002      	add	sp, #8
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016f8:	b570      	push	{r4, r5, r6, lr}
 80016fa:	4606      	mov	r6, r0
 80016fc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fe:	2214      	movs	r2, #20
 8001700:	2100      	movs	r1, #0
 8001702:	a803      	add	r0, sp, #12
 8001704:	f002 fb76 	bl	8003df4 <memset>
  if(hadc->Instance==ADC1)
 8001708:	6832      	ldr	r2, [r6, #0]
 800170a:	4b20      	ldr	r3, [pc, #128]	; (800178c <HAL_ADC_MspInit+0x94>)
 800170c:	429a      	cmp	r2, r3
 800170e:	d13a      	bne.n	8001786 <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001710:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001714:	2500      	movs	r5, #0
 8001716:	9501      	str	r5, [sp, #4]
 8001718:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    */
    GPIO_InitStruct.Pin = VIN_Pin|IIN_Pin|VOUT_Pin|IOUT_Pin
                          |TEMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	481d      	ldr	r0, [pc, #116]	; (8001790 <HAL_ADC_MspInit+0x98>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800171c:	4c1d      	ldr	r4, [pc, #116]	; (8001794 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001722:	645a      	str	r2, [r3, #68]	; 0x44
 8001724:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001726:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800172a:	9201      	str	r2, [sp, #4]
 800172c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	9502      	str	r5, [sp, #8]
 8001730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	631a      	str	r2, [r3, #48]	; 0x30
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001742:	221f      	movs	r2, #31
 8001744:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001748:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	f000 fef0 	bl	8002530 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001750:	4b11      	ldr	r3, [pc, #68]	; (8001798 <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001752:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001756:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800175a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800175e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001762:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001766:	f44f 7380 	mov.w	r3, #256	; 0x100
 800176a:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800176e:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001770:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001774:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001778:	f000 fd24 	bl	80021c4 <HAL_DMA_Init>
 800177c:	b108      	cbz	r0, 8001782 <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
 800177e:	f7ff fd4d 	bl	800121c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001782:	63b4      	str	r4, [r6, #56]	; 0x38
 8001784:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001786:	b008      	add	sp, #32
 8001788:	bd70      	pop	{r4, r5, r6, pc}
 800178a:	bf00      	nop
 800178c:	40012000 	.word	0x40012000
 8001790:	40020000 	.word	0x40020000
 8001794:	200000cc 	.word	0x200000cc
 8001798:	40026410 	.word	0x40026410

0800179c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800179c:	b530      	push	{r4, r5, lr}
 800179e:	4604      	mov	r4, r0
 80017a0:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a2:	2214      	movs	r2, #20
 80017a4:	2100      	movs	r1, #0
 80017a6:	a803      	add	r0, sp, #12
 80017a8:	f002 fb24 	bl	8003df4 <memset>
  if(hi2c->Instance==I2C1)
 80017ac:	6822      	ldr	r2, [r4, #0]
 80017ae:	4b13      	ldr	r3, [pc, #76]	; (80017fc <HAL_I2C_MspInit+0x60>)
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d121      	bne.n	80017f8 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b4:	4c12      	ldr	r4, [pc, #72]	; (8001800 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b6:	4813      	ldr	r0, [pc, #76]	; (8001804 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b8:	2500      	movs	r5, #0
 80017ba:	9501      	str	r5, [sp, #4]
 80017bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017be:	f043 0302 	orr.w	r3, r3, #2
 80017c2:	6323      	str	r3, [r4, #48]	; 0x30
 80017c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ce:	22c0      	movs	r2, #192	; 0xc0
 80017d0:	2312      	movs	r3, #18
 80017d2:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017d6:	2103      	movs	r1, #3
 80017d8:	2304      	movs	r3, #4
 80017da:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	a903      	add	r1, sp, #12
 80017e0:	f000 fea6 	bl	8002530 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017e4:	9502      	str	r5, [sp, #8]
 80017e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017ec:	6423      	str	r3, [r4, #64]	; 0x40
 80017ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f4:	9302      	str	r3, [sp, #8]
 80017f6:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017f8:	b009      	add	sp, #36	; 0x24
 80017fa:	bd30      	pop	{r4, r5, pc}
 80017fc:	40005400 	.word	0x40005400
 8001800:	40023800 	.word	0x40023800
 8001804:	40020400 	.word	0x40020400

08001808 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800180a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800180c:	2210      	movs	r2, #16
 800180e:	2100      	movs	r1, #0
 8001810:	4668      	mov	r0, sp
 8001812:	f002 faef 	bl	8003df4 <memset>
  if(hrtc->Instance==RTC)
 8001816:	6822      	ldr	r2, [r4, #0]
 8001818:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_RTC_MspInit+0x48>)
 800181a:	429a      	cmp	r2, r3
 800181c:	d116      	bne.n	800184c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800181e:	2302      	movs	r3, #2
 8001820:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001822:	4668      	mov	r0, sp
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001828:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800182a:	f001 fa9d 	bl	8002d68 <HAL_RCCEx_PeriphCLKConfig>
 800182e:	b108      	cbz	r0, 8001834 <HAL_RTC_MspInit+0x2c>
    {
      Error_Handler();
 8001830:	f7ff fcf4 	bl	800121c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001834:	4b07      	ldr	r3, [pc, #28]	; (8001854 <HAL_RTC_MspInit+0x4c>)
 8001836:	2201      	movs	r2, #1
 8001838:	f8c3 2e3c 	str.w	r2, [r3, #3644]	; 0xe3c
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	2029      	movs	r0, #41	; 0x29
 8001840:	4611      	mov	r1, r2
 8001842:	f000 fc55 	bl	80020f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001846:	2029      	movs	r0, #41	; 0x29
 8001848:	f000 fc84 	bl	8002154 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800184c:	b004      	add	sp, #16
 800184e:	bd10      	pop	{r4, pc}
 8001850:	40002800 	.word	0x40002800
 8001854:	42470000 	.word	0x42470000

08001858 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8001858:	6803      	ldr	r3, [r0, #0]
 800185a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800185e:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8001860:	d116      	bne.n	8001890 <HAL_TIM_Base_MspInit+0x38>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001862:	2200      	movs	r2, #0
 8001864:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001868:	9200      	str	r2, [sp, #0]
 800186a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800186c:	f041 0101 	orr.w	r1, r1, #1
 8001870:	6419      	str	r1, [r3, #64]	; 0x40
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	9300      	str	r3, [sp, #0]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800187a:	201c      	movs	r0, #28
 800187c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 800187e:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001880:	f000 fc36 	bl	80020f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001884:	201c      	movs	r0, #28
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001886:	b003      	add	sp, #12
 8001888:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800188c:	f000 bc62 	b.w	8002154 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM6)
 8001890:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <HAL_TIM_Base_MspInit+0x68>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d111      	bne.n	80018ba <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <HAL_TIM_Base_MspInit+0x6c>)
 8001898:	2200      	movs	r2, #0
 800189a:	9201      	str	r2, [sp, #4]
 800189c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800189e:	f041 0110 	orr.w	r1, r1, #16
 80018a2:	6419      	str	r1, [r3, #64]	; 0x40
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f003 0310 	and.w	r3, r3, #16
 80018aa:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80018ac:	2036      	movs	r0, #54	; 0x36
 80018ae:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80018b0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80018b2:	f000 fc1d 	bl	80020f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018b6:	2036      	movs	r0, #54	; 0x36
 80018b8:	e7e5      	b.n	8001886 <HAL_TIM_Base_MspInit+0x2e>
}
 80018ba:	b003      	add	sp, #12
 80018bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80018c0:	40001000 	.word	0x40001000
 80018c4:	40023800 	.word	0x40023800

080018c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018c8:	b510      	push	{r4, lr}
 80018ca:	4604      	mov	r4, r0
 80018cc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ce:	2214      	movs	r2, #20
 80018d0:	2100      	movs	r1, #0
 80018d2:	a801      	add	r0, sp, #4
 80018d4:	f002 fa8e 	bl	8003df4 <memset>
  if(htim->Instance==TIM2)
 80018d8:	6823      	ldr	r3, [r4, #0]
 80018da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018de:	d115      	bne.n	800190c <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	2300      	movs	r3, #0
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = PWM_OUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 80018e6:	480b      	ldr	r0, [pc, #44]	; (8001914 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018ea:	f042 0201 	orr.w	r2, r2, #1
 80018ee:	631a      	str	r2, [r3, #48]	; 0x30
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fa:	2220      	movs	r2, #32
 80018fc:	2302      	movs	r3, #2
 80018fe:	e9cd 2301 	strd	r2, r3, [sp, #4]
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001902:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001904:	2301      	movs	r3, #1
 8001906:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001908:	f000 fe12 	bl	8002530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800190c:	b006      	add	sp, #24
 800190e:	bd10      	pop	{r4, pc}
 8001910:	40023800 	.word	0x40023800
 8001914:	40020000 	.word	0x40020000

08001918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001918:	b510      	push	{r4, lr}
 800191a:	4604      	mov	r4, r0
 800191c:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191e:	2214      	movs	r2, #20
 8001920:	2100      	movs	r1, #0
 8001922:	a807      	add	r0, sp, #28
 8001924:	f002 fa66 	bl	8003df4 <memset>
  if(huart->Instance==USART1)
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	4a39      	ldr	r2, [pc, #228]	; (8001a10 <HAL_UART_MspInit+0xf8>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d125      	bne.n	800197c <HAL_UART_MspInit+0x64>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001930:	4b38      	ldr	r3, [pc, #224]	; (8001a14 <HAL_UART_MspInit+0xfc>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001932:	4839      	ldr	r0, [pc, #228]	; (8001a18 <HAL_UART_MspInit+0x100>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001934:	2100      	movs	r1, #0
 8001936:	9101      	str	r1, [sp, #4]
 8001938:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800193a:	f042 0210 	orr.w	r2, r2, #16
 800193e:	645a      	str	r2, [r3, #68]	; 0x44
 8001940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001942:	f002 0210 	and.w	r2, r2, #16
 8001946:	9201      	str	r2, [sp, #4]
 8001948:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	9102      	str	r1, [sp, #8]
 800194c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800194e:	f042 0201 	orr.w	r2, r2, #1
 8001952:	631a      	str	r2, [r3, #48]	; 0x30
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	9302      	str	r3, [sp, #8]
 800195c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195e:	f44f 6cc0 	mov.w	ip, #1536	; 0x600
 8001962:	2302      	movs	r3, #2
 8001964:	e9cd c307 	strd	ip, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001968:	f04f 0e03 	mov.w	lr, #3
 800196c:	2307      	movs	r3, #7
 800196e:	e9cd e30a 	strd	lr, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001972:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f000 fddc 	bl	8002530 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001978:	b00c      	add	sp, #48	; 0x30
 800197a:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 800197c:	4a27      	ldr	r2, [pc, #156]	; (8001a1c <HAL_UART_MspInit+0x104>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d120      	bne.n	80019c4 <HAL_UART_MspInit+0xac>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_UART_MspInit+0xfc>)
 8001984:	2100      	movs	r1, #0
 8001986:	9103      	str	r1, [sp, #12]
 8001988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800198a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800198e:	641a      	str	r2, [r3, #64]	; 0x40
 8001990:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001992:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001996:	9203      	str	r2, [sp, #12]
 8001998:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	9104      	str	r1, [sp, #16]
 800199c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800199e:	f042 0208 	orr.w	r2, r2, #8
 80019a2:	631a      	str	r2, [r3, #48]	; 0x30
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0308 	and.w	r3, r3, #8
 80019aa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2060      	movs	r0, #96	; 0x60
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ae:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	e9cd 0307 	strd	r0, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019b6:	2403      	movs	r4, #3
 80019b8:	2307      	movs	r3, #7
 80019ba:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019be:	4818      	ldr	r0, [pc, #96]	; (8001a20 <HAL_UART_MspInit+0x108>)
 80019c0:	a907      	add	r1, sp, #28
 80019c2:	e7d7      	b.n	8001974 <HAL_UART_MspInit+0x5c>
  else if(huart->Instance==USART3)
 80019c4:	4a17      	ldr	r2, [pc, #92]	; (8001a24 <HAL_UART_MspInit+0x10c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d1d6      	bne.n	8001978 <HAL_UART_MspInit+0x60>
    __HAL_RCC_USART3_CLK_ENABLE();
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_UART_MspInit+0xfc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019cc:	4816      	ldr	r0, [pc, #88]	; (8001a28 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80019ce:	2100      	movs	r1, #0
 80019d0:	9105      	str	r1, [sp, #20]
 80019d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019d4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80019d8:	641a      	str	r2, [r3, #64]	; 0x40
 80019da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019dc:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80019e0:	9205      	str	r2, [sp, #20]
 80019e2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e4:	9106      	str	r1, [sp, #24]
 80019e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019e8:	f042 0202 	orr.w	r2, r2, #2
 80019ec:	631a      	str	r2, [r3, #48]	; 0x30
 80019ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	9306      	str	r3, [sp, #24]
 80019f6:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80019fc:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019fe:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a04:	2307      	movs	r3, #7
 8001a06:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0a:	a907      	add	r1, sp, #28
 8001a0c:	e7b2      	b.n	8001974 <HAL_UART_MspInit+0x5c>
 8001a0e:	bf00      	nop
 8001a10:	40011000 	.word	0x40011000
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40020000 	.word	0x40020000
 8001a1c:	40004400 	.word	0x40004400
 8001a20:	40020c00 	.word	0x40020c00
 8001a24:	40004800 	.word	0x40004800
 8001a28:	40020400 	.word	0x40020400

08001a2c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a2c:	e7fe      	b.n	8001a2c <NMI_Handler>

08001a2e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a2e:	e7fe      	b.n	8001a2e <HardFault_Handler>

08001a30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a30:	e7fe      	b.n	8001a30 <MemManage_Handler>

08001a32 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a32:	e7fe      	b.n	8001a32 <BusFault_Handler>

08001a34 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <UsageFault_Handler>

08001a36 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a36:	4770      	bx	lr

08001a38 <DebugMon_Handler>:
 8001a38:	4770      	bx	lr

08001a3a <PendSV_Handler>:
 8001a3a:	4770      	bx	lr

08001a3c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a3c:	f000 b8ba 	b.w	8001bb4 <HAL_IncTick>

08001a40 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a40:	4801      	ldr	r0, [pc, #4]	; (8001a48 <TIM2_IRQHandler+0x8>)
 8001a42:	f001 bcd9 	b.w	80033f8 <HAL_TIM_IRQHandler>
 8001a46:	bf00      	nop
 8001a48:	200001a0 	.word	0x200001a0

08001a4c <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a4c:	4801      	ldr	r0, [pc, #4]	; (8001a54 <RTC_Alarm_IRQHandler+0x8>)
 8001a4e:	f001 ba25 	b.w	8002e9c <HAL_RTC_AlarmIRQHandler>
 8001a52:	bf00      	nop
 8001a54:	20000180 	.word	0x20000180

08001a58 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a58:	4801      	ldr	r0, [pc, #4]	; (8001a60 <TIM6_DAC_IRQHandler+0x8>)
 8001a5a:	f001 bccd 	b.w	80033f8 <HAL_TIM_IRQHandler>
 8001a5e:	bf00      	nop
 8001a60:	200001e8 	.word	0x200001e8

08001a64 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a64:	4801      	ldr	r0, [pc, #4]	; (8001a6c <DMA2_Stream0_IRQHandler+0x8>)
 8001a66:	f000 bca5 	b.w	80023b4 <HAL_DMA_IRQHandler>
 8001a6a:	bf00      	nop
 8001a6c:	200000cc 	.word	0x200000cc

08001a70 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001a70:	2001      	movs	r0, #1
 8001a72:	4770      	bx	lr

08001a74 <_kill>:

int _kill(int pid, int sig)
{
 8001a74:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a76:	f002 fa19 	bl	8003eac <__errno>
 8001a7a:	2316      	movs	r3, #22
 8001a7c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8001a82:	bd08      	pop	{r3, pc}

08001a84 <_exit>:

void _exit (int status)
{
 8001a84:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001a86:	f002 fa11 	bl	8003eac <__errno>
 8001a8a:	2316      	movs	r3, #22
 8001a8c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001a8e:	e7fe      	b.n	8001a8e <_exit+0xa>

08001a90 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a90:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <_sbrk+0x30>)
 8001a92:	6811      	ldr	r1, [r2, #0]
{
 8001a94:	b510      	push	{r4, lr}
 8001a96:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001a98:	b909      	cbnz	r1, 8001a9e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8001a9a:	490a      	ldr	r1, [pc, #40]	; (8001ac4 <_sbrk+0x34>)
 8001a9c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a9e:	6810      	ldr	r0, [r2, #0]
 8001aa0:	4909      	ldr	r1, [pc, #36]	; (8001ac8 <_sbrk+0x38>)
 8001aa2:	4c0a      	ldr	r4, [pc, #40]	; (8001acc <_sbrk+0x3c>)
 8001aa4:	4403      	add	r3, r0
 8001aa6:	1b09      	subs	r1, r1, r4
 8001aa8:	428b      	cmp	r3, r1
 8001aaa:	d906      	bls.n	8001aba <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8001aac:	f002 f9fe 	bl	8003eac <__errno>
 8001ab0:	230c      	movs	r3, #12
 8001ab2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001ab4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001ab8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001aba:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001abc:	e7fc      	b.n	8001ab8 <_sbrk+0x28>
 8001abe:	bf00      	nop
 8001ac0:	200002fc 	.word	0x200002fc
 8001ac4:	20000850 	.word	0x20000850
 8001ac8:	20020000 	.word	0x20020000
 8001acc:	00000400 	.word	0x00000400

08001ad0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ad0:	4a03      	ldr	r2, [pc, #12]	; (8001ae0 <SystemInit+0x10>)
 8001ad2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ad6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ada:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ade:	4770      	bx	lr
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ae4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ae8:	480d      	ldr	r0, [pc, #52]	; (8001b20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001aea:	490e      	ldr	r1, [pc, #56]	; (8001b24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001aec:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001af0:	e002      	b.n	8001af8 <LoopCopyDataInit>

08001af2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001af2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af6:	3304      	adds	r3, #4

08001af8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001afa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001afc:	d3f9      	bcc.n	8001af2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afe:	4a0b      	ldr	r2, [pc, #44]	; (8001b2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b00:	4c0b      	ldr	r4, [pc, #44]	; (8001b30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b04:	e001      	b.n	8001b0a <LoopFillZerobss>

08001b06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b08:	3204      	adds	r2, #4

08001b0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b0c:	d3fb      	bcc.n	8001b06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b0e:	f7ff ffdf 	bl	8001ad0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b12:	f002 f9d1 	bl	8003eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b16:	f7ff fb9b 	bl	8001250 <main>
  bx  lr    
 8001b1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b24:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001b28:	08004a90 	.word	0x08004a90
  ldr r2, =_sbss
 8001b2c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001b30:	20000850 	.word	0x20000850

08001b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b34:	e7fe      	b.n	8001b34 <ADC_IRQHandler>
	...

08001b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b38:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b3a:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_InitTick+0x3c>)
 8001b3c:	781a      	ldrb	r2, [r3, #0]
 8001b3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b42:	fbb3 f3f2 	udiv	r3, r3, r2
 8001b46:	4a0c      	ldr	r2, [pc, #48]	; (8001b78 <HAL_InitTick+0x40>)
{
 8001b48:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b4a:	6810      	ldr	r0, [r2, #0]
 8001b4c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001b50:	f000 fb0e 	bl	8002170 <HAL_SYSTICK_Config>
 8001b54:	4604      	mov	r4, r0
 8001b56:	b958      	cbnz	r0, 8001b70 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b58:	2d0f      	cmp	r5, #15
 8001b5a:	d809      	bhi.n	8001b70 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4629      	mov	r1, r5
 8001b60:	f04f 30ff 	mov.w	r0, #4294967295
 8001b64:	f000 fac4 	bl	80020f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b68:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <HAL_InitTick+0x44>)
 8001b6a:	4620      	mov	r0, r4
 8001b6c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001b6e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001b70:	2001      	movs	r0, #1
 8001b72:	e7fc      	b.n	8001b6e <HAL_InitTick+0x36>
 8001b74:	20000004 	.word	0x20000004
 8001b78:	20000000 	.word	0x20000000
 8001b7c:	20000008 	.word	0x20000008

08001b80 <HAL_Init>:
{
 8001b80:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b82:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <HAL_Init+0x30>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b8a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001b92:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b9a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 fa95 	bl	80020cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba2:	200f      	movs	r0, #15
 8001ba4:	f7ff ffc8 	bl	8001b38 <HAL_InitTick>
  HAL_MspInit();
 8001ba8:	f7ff fd8a 	bl	80016c0 <HAL_MspInit>
}
 8001bac:	2000      	movs	r0, #0
 8001bae:	bd08      	pop	{r3, pc}
 8001bb0:	40023c00 	.word	0x40023c00

08001bb4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001bb4:	4a03      	ldr	r2, [pc, #12]	; (8001bc4 <HAL_IncTick+0x10>)
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <HAL_IncTick+0x14>)
 8001bb8:	6811      	ldr	r1, [r2, #0]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	440b      	add	r3, r1
 8001bbe:	6013      	str	r3, [r2, #0]
}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20000300 	.word	0x20000300
 8001bc8:	20000004 	.word	0x20000004

08001bcc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001bcc:	4b01      	ldr	r3, [pc, #4]	; (8001bd4 <HAL_GetTick+0x8>)
 8001bce:	6818      	ldr	r0, [r3, #0]
}
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000300 	.word	0x20000300

08001bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd8:	b538      	push	{r3, r4, r5, lr}
 8001bda:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001bdc:	f7ff fff6 	bl	8001bcc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001be0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001be2:	bf1c      	itt	ne
 8001be4:	4b05      	ldrne	r3, [pc, #20]	; (8001bfc <HAL_Delay+0x24>)
 8001be6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001bea:	bf18      	it	ne
 8001bec:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bee:	f7ff ffed 	bl	8001bcc <HAL_GetTick>
 8001bf2:	1b43      	subs	r3, r0, r5
 8001bf4:	42a3      	cmp	r3, r4
 8001bf6:	d3fa      	bcc.n	8001bee <HAL_Delay+0x16>
  {
  }
}
 8001bf8:	bd38      	pop	{r3, r4, r5, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000004 	.word	0x20000004

08001c00 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c00:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c02:	4604      	mov	r4, r0
 8001c04:	2800      	cmp	r0, #0
 8001c06:	f000 809b 	beq.w	8001d40 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c0a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001c0c:	b925      	cbnz	r5, 8001c18 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c0e:	f7ff fd73 	bl	80016f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c12:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c14:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c1a:	06db      	lsls	r3, r3, #27
 8001c1c:	f100 808e 	bmi.w	8001d3c <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c26:	f023 0302 	bic.w	r3, r3, #2
 8001c2a:	f043 0302 	orr.w	r3, r3, #2
 8001c2e:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c30:	4b44      	ldr	r3, [pc, #272]	; (8001d44 <HAL_ADC_Init+0x144>)
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001c38:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	6861      	ldr	r1, [r4, #4]
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c42:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c44:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c4e:	685a      	ldr	r2, [r3, #4]
 8001c50:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c56:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c58:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c5a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001c5e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	430a      	orrs	r2, r1
 8001c64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c66:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c68:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c76:	4934      	ldr	r1, [pc, #208]	; (8001d48 <HAL_ADC_Init+0x148>)
 8001c78:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001c7a:	428a      	cmp	r2, r1
 8001c7c:	d052      	beq.n	8001d24 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001c7e:	6899      	ldr	r1, [r3, #8]
 8001c80:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001c84:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001c86:	6899      	ldr	r1, [r3, #8]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c8c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c8e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001c94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001c9a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	f022 0202 	bic.w	r2, r2, #2
 8001ca2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	7e21      	ldrb	r1, [r4, #24]
 8001ca8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001cac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001cae:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001cb2:	2a00      	cmp	r2, #0
 8001cb4:	d03e      	beq.n	8001d34 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cb6:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cb8:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cbe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001cc6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	3901      	subs	r1, #1
 8001ccc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001cd0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cd4:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001cd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001cda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cde:	3901      	subs	r1, #1
 8001ce0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001cec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001cee:	689a      	ldr	r2, [r3, #8]
 8001cf0:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001cf4:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001cf8:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001cfa:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001cfc:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d04:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001d06:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001d08:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001d0c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001d0e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001d10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d12:	f023 0303 	bic.w	r3, r3, #3
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001d22:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d24:	689a      	ldr	r2, [r3, #8]
 8001d26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d32:	e7b2      	b.n	8001c9a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d3a:	e7c9      	b.n	8001cd0 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	e7ed      	b.n	8001d1c <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001d40:	2001      	movs	r0, #1
 8001d42:	e7ee      	b.n	8001d22 <HAL_ADC_Init+0x122>
 8001d44:	40012300 	.word	0x40012300
 8001d48:	0f000001 	.word	0x0f000001

08001d4c <HAL_ADC_Start_DMA>:
{
 8001d4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d4e:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001d50:	2200      	movs	r2, #0
 8001d52:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001d54:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001d58:	2a01      	cmp	r2, #1
{
 8001d5a:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8001d5c:	f000 8092 	beq.w	8001e84 <HAL_ADC_Start_DMA+0x138>
 8001d60:	2201      	movs	r2, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d62:	6806      	ldr	r6, [r0, #0]
  __HAL_LOCK(hadc);
 8001d64:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d68:	68b2      	ldr	r2, [r6, #8]
 8001d6a:	07d4      	lsls	r4, r2, #31
 8001d6c:	d554      	bpl.n	8001e18 <HAL_ADC_Start_DMA+0xcc>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001d6e:	68b2      	ldr	r2, [r6, #8]
 8001d70:	05d0      	lsls	r0, r2, #23
 8001d72:	d464      	bmi.n	8001e3e <HAL_ADC_Start_DMA+0xf2>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d74:	68b4      	ldr	r4, [r6, #8]
 8001d76:	f014 0401 	ands.w	r4, r4, #1
 8001d7a:	d079      	beq.n	8001e70 <HAL_ADC_Start_DMA+0x124>
    ADC_STATE_CLR_SET(hadc->State,
 8001d7c:	6c28      	ldr	r0, [r5, #64]	; 0x40
 8001d7e:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001d82:	f020 0001 	bic.w	r0, r0, #1
 8001d86:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001d8a:	6428      	str	r0, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d8c:	6872      	ldr	r2, [r6, #4]
 8001d8e:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d90:	bf41      	itttt	mi
 8001d92:	6c28      	ldrmi	r0, [r5, #64]	; 0x40
 8001d94:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8001d98:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001d9c:	6428      	strmi	r0, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d9e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001da0:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001da2:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001da6:	bf1c      	itt	ne
 8001da8:	6c6a      	ldrne	r2, [r5, #68]	; 0x44
 8001daa:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001dae:	646a      	str	r2, [r5, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8001db0:	2400      	movs	r4, #0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001db2:	4a35      	ldr	r2, [pc, #212]	; (8001e88 <HAL_ADC_Start_DMA+0x13c>)
    __HAL_UNLOCK(hadc);   
 8001db4:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001db8:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dba:	4a34      	ldr	r2, [pc, #208]	; (8001e8c <HAL_ADC_Start_DMA+0x140>)
 8001dbc:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dbe:	4a34      	ldr	r2, [pc, #208]	; (8001e90 <HAL_ADC_Start_DMA+0x144>)
 8001dc0:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dc2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001dc6:	6032      	str	r2, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001dc8:	6872      	ldr	r2, [r6, #4]
 8001dca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001dce:	6072      	str	r2, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001dd0:	68b2      	ldr	r2, [r6, #8]
 8001dd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dd6:	60b2      	str	r2, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001dd8:	460a      	mov	r2, r1
 8001dda:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 8001dde:	f000 fa6f 	bl	80022c0 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001de2:	492c      	ldr	r1, [pc, #176]	; (8001e94 <HAL_ADC_Start_DMA+0x148>)
 8001de4:	682b      	ldr	r3, [r5, #0]
 8001de6:	684a      	ldr	r2, [r1, #4]
 8001de8:	482b      	ldr	r0, [pc, #172]	; (8001e98 <HAL_ADC_Start_DMA+0x14c>)
 8001dea:	f012 021f 	ands.w	r2, r2, #31
 8001dee:	d132      	bne.n	8001e56 <HAL_ADC_Start_DMA+0x10a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001df0:	4283      	cmp	r3, r0
 8001df2:	d007      	beq.n	8001e04 <HAL_ADC_Start_DMA+0xb8>
 8001df4:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8001df8:	4283      	cmp	r3, r0
 8001dfa:	d125      	bne.n	8001e48 <HAL_ADC_Start_DMA+0xfc>
 8001dfc:	6849      	ldr	r1, [r1, #4]
 8001dfe:	f011 0f1f 	tst.w	r1, #31
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e02:	d132      	bne.n	8001e6a <HAL_ADC_Start_DMA+0x11e>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e04:	6898      	ldr	r0, [r3, #8]
 8001e06:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001e0a:	d103      	bne.n	8001e14 <HAL_ADC_Start_DMA+0xc8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001e14:	2200      	movs	r2, #0
 8001e16:	e028      	b.n	8001e6a <HAL_ADC_Start_DMA+0x11e>
    __HAL_ADC_ENABLE(hadc);
 8001e18:	68b2      	ldr	r2, [r6, #8]
 8001e1a:	f042 0201 	orr.w	r2, r2, #1
 8001e1e:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e20:	4a1e      	ldr	r2, [pc, #120]	; (8001e9c <HAL_ADC_Start_DMA+0x150>)
 8001e22:	6810      	ldr	r0, [r2, #0]
 8001e24:	4a1e      	ldr	r2, [pc, #120]	; (8001ea0 <HAL_ADC_Start_DMA+0x154>)
 8001e26:	fbb0 f0f2 	udiv	r0, r0, r2
 8001e2a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001e2e:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001e30:	9a01      	ldr	r2, [sp, #4]
 8001e32:	2a00      	cmp	r2, #0
 8001e34:	d09b      	beq.n	8001d6e <HAL_ADC_Start_DMA+0x22>
      counter--;
 8001e36:	9a01      	ldr	r2, [sp, #4]
 8001e38:	3a01      	subs	r2, #1
 8001e3a:	9201      	str	r2, [sp, #4]
 8001e3c:	e7f8      	b.n	8001e30 <HAL_ADC_Start_DMA+0xe4>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e3e:	68b2      	ldr	r2, [r6, #8]
 8001e40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e44:	60b2      	str	r2, [r6, #8]
 8001e46:	e795      	b.n	8001d74 <HAL_ADC_Start_DMA+0x28>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001e48:	4816      	ldr	r0, [pc, #88]	; (8001ea4 <HAL_ADC_Start_DMA+0x158>)
 8001e4a:	4283      	cmp	r3, r0
 8001e4c:	d10d      	bne.n	8001e6a <HAL_ADC_Start_DMA+0x11e>
 8001e4e:	6849      	ldr	r1, [r1, #4]
 8001e50:	f011 0f10 	tst.w	r1, #16
 8001e54:	e7d5      	b.n	8001e02 <HAL_ADC_Start_DMA+0xb6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e56:	4283      	cmp	r3, r0
 8001e58:	d1dc      	bne.n	8001e14 <HAL_ADC_Start_DMA+0xc8>
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	f012 5240 	ands.w	r2, r2, #805306368	; 0x30000000
 8001e60:	d10e      	bne.n	8001e80 <HAL_ADC_Start_DMA+0x134>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e62:	6899      	ldr	r1, [r3, #8]
 8001e64:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8001e68:	6099      	str	r1, [r3, #8]
}
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	b002      	add	sp, #8
 8001e6e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e70:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001e72:	f043 0310 	orr.w	r3, r3, #16
 8001e76:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e78:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	646b      	str	r3, [r5, #68]	; 0x44
  return HAL_OK;
 8001e80:	4622      	mov	r2, r4
 8001e82:	e7f2      	b.n	8001e6a <HAL_ADC_Start_DMA+0x11e>
  __HAL_LOCK(hadc);
 8001e84:	2202      	movs	r2, #2
 8001e86:	e7f0      	b.n	8001e6a <HAL_ADC_Start_DMA+0x11e>
 8001e88:	08001f3f 	.word	0x08001f3f
 8001e8c:	08001f1d 	.word	0x08001f1d
 8001e90:	08001f29 	.word	0x08001f29
 8001e94:	40012300 	.word	0x40012300
 8001e98:	40012000 	.word	0x40012000
 8001e9c:	20000000 	.word	0x20000000
 8001ea0:	000f4240 	.word	0x000f4240
 8001ea4:	40012200 	.word	0x40012200

08001ea8 <HAL_ADC_Stop_DMA>:
{
 8001ea8:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 8001eaa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001eae:	2b01      	cmp	r3, #1
{
 8001eb0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001eb2:	d030      	beq.n	8001f16 <HAL_ADC_Stop_DMA+0x6e>
  __HAL_ADC_DISABLE(hadc);
 8001eb4:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hadc);
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8001ebc:	6893      	ldr	r3, [r2, #8]
 8001ebe:	f023 0301 	bic.w	r3, r3, #1
 8001ec2:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ec4:	6893      	ldr	r3, [r2, #8]
 8001ec6:	f013 0301 	ands.w	r3, r3, #1
 8001eca:	d122      	bne.n	8001f12 <HAL_ADC_Stop_DMA+0x6a>
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8001ecc:	6891      	ldr	r1, [r2, #8]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001ece:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8001ed0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001ed4:	6091      	str	r1, [r2, #8]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001ed6:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8001eda:	2a02      	cmp	r2, #2
 8001edc:	d117      	bne.n	8001f0e <HAL_ADC_Stop_DMA+0x66>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001ede:	f000 fa29 	bl	8002334 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8001ee2:	b118      	cbz	r0, 8001eec <HAL_ADC_Stop_DMA+0x44>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ee4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eea:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001eec:	6822      	ldr	r2, [r4, #0]
 8001eee:	6853      	ldr	r3, [r2, #4]
 8001ef0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001ef4:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8001ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ef8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001efc:	f023 0301 	bic.w	r3, r3, #1
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001f06:	2300      	movs	r3, #0
 8001f08:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001f0c:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f0e:	4618      	mov	r0, r3
 8001f10:	e7ec      	b.n	8001eec <HAL_ADC_Stop_DMA+0x44>
 8001f12:	2000      	movs	r0, #0
 8001f14:	e7f7      	b.n	8001f06 <HAL_ADC_Stop_DMA+0x5e>
  __HAL_LOCK(hadc);
 8001f16:	2002      	movs	r0, #2
 8001f18:	e7f8      	b.n	8001f0c <HAL_ADC_Stop_DMA+0x64>

08001f1a <HAL_ADC_ConvHalfCpltCallback>:
 8001f1a:	4770      	bx	lr

08001f1c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f1c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f1e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001f20:	f7ff fffb 	bl	8001f1a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f24:	bd08      	pop	{r3, pc}

08001f26 <HAL_ADC_ErrorCallback>:
 8001f26:	4770      	bx	lr

08001f28 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f28:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001f2a:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001f2c:	2340      	movs	r3, #64	; 0x40
 8001f2e:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001f30:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001f32:	f043 0304 	orr.w	r3, r3, #4
 8001f36:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f38:	f7ff fff5 	bl	8001f26 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f3c:	bd08      	pop	{r3, pc}

08001f3e <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f3e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f42:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8001f46:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f4a:	d123      	bne.n	8001f94 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	6891      	ldr	r1, [r2, #8]
 8001f56:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001f5a:	d117      	bne.n	8001f8c <ADC_DMAConvCplt+0x4e>
 8001f5c:	7e19      	ldrb	r1, [r3, #24]
 8001f5e:	b9a9      	cbnz	r1, 8001f8c <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f60:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f62:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8001f66:	d002      	beq.n	8001f6e <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f68:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001f6a:	0548      	lsls	r0, r1, #21
 8001f6c:	d40e      	bmi.n	8001f8c <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f6e:	6851      	ldr	r1, [r2, #4]
 8001f70:	f021 0120 	bic.w	r1, r1, #32
 8001f74:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f78:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f7c:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f80:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f82:	bf5e      	ittt	pl
 8001f84:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8001f86:	f042 0201 	orrpl.w	r2, r2, #1
 8001f8a:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff f957 	bl	8001240 <HAL_ADC_ConvCpltCallback>
}
 8001f92:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f94:	06d2      	lsls	r2, r2, #27
 8001f96:	d503      	bpl.n	8001fa0 <ADC_DMAConvCplt+0x62>
      HAL_ADC_ErrorCallback(hadc);
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ffc4 	bl	8001f26 <HAL_ADC_ErrorCallback>
 8001f9e:	e7f8      	b.n	8001f92 <ADC_DMAConvCplt+0x54>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001fa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa8:	4718      	bx	r3
	...

08001fac <HAL_ADC_ConfigChannel>:
{
 8001fac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001fb2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d064      	beq.n	8002084 <HAL_ADC_ConfigChannel+0xd8>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fc0:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fc2:	6803      	ldr	r3, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fc4:	688e      	ldr	r6, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fc6:	2d09      	cmp	r5, #9
 8001fc8:	b2ac      	uxth	r4, r5
 8001fca:	d931      	bls.n	8002030 <HAL_ADC_ConfigChannel+0x84>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fcc:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001fd0:	68df      	ldr	r7, [r3, #12]
 8001fd2:	3a1e      	subs	r2, #30
 8001fd4:	f04f 0c07 	mov.w	ip, #7
 8001fd8:	fa0c fc02 	lsl.w	ip, ip, r2
 8001fdc:	ea27 070c 	bic.w	r7, r7, ip
 8001fe0:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001fe2:	68df      	ldr	r7, [r3, #12]
 8001fe4:	fa06 f202 	lsl.w	r2, r6, r2
 8001fe8:	433a      	orrs	r2, r7
 8001fea:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8001fec:	6849      	ldr	r1, [r1, #4]
 8001fee:	2906      	cmp	r1, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ff0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  if (sConfig->Rank < 7U)
 8001ff4:	d82b      	bhi.n	800204e <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ff6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ff8:	3a05      	subs	r2, #5
 8001ffa:	261f      	movs	r6, #31
 8001ffc:	4096      	lsls	r6, r2
 8001ffe:	ea21 0106 	bic.w	r1, r1, r6
 8002002:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002004:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002006:	fa04 f202 	lsl.w	r2, r4, r2
 800200a:	430a      	orrs	r2, r1
 800200c:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800200e:	4a2b      	ldr	r2, [pc, #172]	; (80020bc <HAL_ADC_ConfigChannel+0x110>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d107      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x78>
 8002014:	2d12      	cmp	r5, #18
 8002016:	d137      	bne.n	8002088 <HAL_ADC_ConfigChannel+0xdc>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002018:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 800201c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002020:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  __HAL_UNLOCK(hadc);
 8002024:	2300      	movs	r3, #0
 8002026:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800202a:	4618      	mov	r0, r3
}
 800202c:	b003      	add	sp, #12
 800202e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002030:	691a      	ldr	r2, [r3, #16]
 8002032:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002036:	2707      	movs	r7, #7
 8002038:	fa07 f70c 	lsl.w	r7, r7, ip
 800203c:	ea22 0207 	bic.w	r2, r2, r7
 8002040:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002042:	691a      	ldr	r2, [r3, #16]
 8002044:	fa06 f60c 	lsl.w	r6, r6, ip
 8002048:	4316      	orrs	r6, r2
 800204a:	611e      	str	r6, [r3, #16]
 800204c:	e7ce      	b.n	8001fec <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 800204e:	290c      	cmp	r1, #12
 8002050:	f04f 011f 	mov.w	r1, #31
 8002054:	d80b      	bhi.n	800206e <HAL_ADC_ConfigChannel+0xc2>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002056:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8002058:	3a23      	subs	r2, #35	; 0x23
 800205a:	4091      	lsls	r1, r2
 800205c:	ea26 0101 	bic.w	r1, r6, r1
 8002060:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002062:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002064:	fa04 f202 	lsl.w	r2, r4, r2
 8002068:	430a      	orrs	r2, r1
 800206a:	631a      	str	r2, [r3, #48]	; 0x30
 800206c:	e7cf      	b.n	800200e <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800206e:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8002070:	3a41      	subs	r2, #65	; 0x41
 8002072:	4091      	lsls	r1, r2
 8002074:	ea26 0101 	bic.w	r1, r6, r1
 8002078:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800207a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800207c:	4094      	lsls	r4, r2
 800207e:	430c      	orrs	r4, r1
 8002080:	62dc      	str	r4, [r3, #44]	; 0x2c
 8002082:	e7c4      	b.n	800200e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8002084:	2002      	movs	r0, #2
 8002086:	e7d1      	b.n	800202c <HAL_ADC_ConfigChannel+0x80>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002088:	f1a5 0310 	sub.w	r3, r5, #16
 800208c:	2b01      	cmp	r3, #1
 800208e:	d8c9      	bhi.n	8002024 <HAL_ADC_ConfigChannel+0x78>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002090:	4a0b      	ldr	r2, [pc, #44]	; (80020c0 <HAL_ADC_ConfigChannel+0x114>)
 8002092:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002094:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002096:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800209a:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800209c:	d1c2      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x78>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800209e:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <HAL_ADC_ConfigChannel+0x118>)
 80020a0:	4a09      	ldr	r2, [pc, #36]	; (80020c8 <HAL_ADC_ConfigChannel+0x11c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80020a8:	220a      	movs	r2, #10
 80020aa:	4353      	muls	r3, r2
        counter--;
 80020ac:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80020ae:	9b01      	ldr	r3, [sp, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0b7      	beq.n	8002024 <HAL_ADC_ConfigChannel+0x78>
        counter--;
 80020b4:	9b01      	ldr	r3, [sp, #4]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	e7f8      	b.n	80020ac <HAL_ADC_ConfigChannel+0x100>
 80020ba:	bf00      	nop
 80020bc:	40012000 	.word	0x40012000
 80020c0:	40012300 	.word	0x40012300
 80020c4:	20000000 	.word	0x20000000
 80020c8:	000f4240 	.word	0x000f4240

080020cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020cc:	4907      	ldr	r1, [pc, #28]	; (80020ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80020ce:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d6:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020dc:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80020e8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b16      	ldr	r3, [pc, #88]	; (800214c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020f2:	b530      	push	{r4, r5, lr}
 80020f4:	68dc      	ldr	r4, [r3, #12]
 80020f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002100:	2b04      	cmp	r3, #4
 8002102:	bf28      	it	cs
 8002104:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002106:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002108:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800210c:	bf8c      	ite	hi
 800210e:	3c03      	subhi	r4, #3
 8002110:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002112:	fa05 f303 	lsl.w	r3, r5, r3
 8002116:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800211a:	40a5      	lsls	r5, r4
 800211c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8002122:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	bfac      	ite	ge
 800212a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212e:	4a08      	ldrlt	r2, [pc, #32]	; (8002150 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002130:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002134:	bfb8      	it	lt
 8002136:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213a:	b2db      	uxtb	r3, r3
 800213c:	bfaa      	itet	ge
 800213e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002142:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002144:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002148:	bd30      	pop	{r4, r5, pc}
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00
 8002150:	e000ed14 	.word	0xe000ed14

08002154 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002154:	2800      	cmp	r0, #0
 8002156:	db07      	blt.n	8002168 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002158:	0941      	lsrs	r1, r0, #5
 800215a:	4a04      	ldr	r2, [pc, #16]	; (800216c <HAL_NVIC_EnableIRQ+0x18>)
 800215c:	f000 001f 	and.w	r0, r0, #31
 8002160:	2301      	movs	r3, #1
 8002162:	4083      	lsls	r3, r0
 8002164:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000e100 	.word	0xe000e100

08002170 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	3801      	subs	r0, #1
 8002172:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002176:	d20b      	bcs.n	8002190 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002178:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217c:	4a05      	ldr	r2, [pc, #20]	; (8002194 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002180:	21f0      	movs	r1, #240	; 0xf0
 8002182:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002186:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002188:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800218a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800218c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800218e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002190:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002192:	4770      	bx	lr
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002198:	6803      	ldr	r3, [r0, #0]
{
 800219a:	b510      	push	{r4, lr}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800219c:	b2da      	uxtb	r2, r3
 800219e:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021a0:	4c07      	ldr	r4, [pc, #28]	; (80021c0 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021a6:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80021aa:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ac:	bf88      	it	hi
 80021ae:	3304      	addhi	r3, #4
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021b0:	2118      	movs	r1, #24
 80021b2:	fbb2 f1f1 	udiv	r1, r2, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021b6:	5c61      	ldrb	r1, [r4, r1]
 80021b8:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ba:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80021bc:	4618      	mov	r0, r3
 80021be:	bd10      	pop	{r4, pc}
 80021c0:	08004a43 	.word	0x08004a43

080021c4 <HAL_DMA_Init>:
{
 80021c4:	b570      	push	{r4, r5, r6, lr}
 80021c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80021c8:	f7ff fd00 	bl	8001bcc <HAL_GetTick>
 80021cc:	4605      	mov	r5, r0
  if(hdma == NULL)
 80021ce:	2c00      	cmp	r4, #0
 80021d0:	d071      	beq.n	80022b6 <HAL_DMA_Init+0xf2>
  hdma->State = HAL_DMA_STATE_BUSY;
 80021d2:	2302      	movs	r3, #2
 80021d4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80021d8:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 80021da:	2300      	movs	r3, #0
 80021dc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80021e0:	6813      	ldr	r3, [r2, #0]
 80021e2:	f023 0301 	bic.w	r3, r3, #1
 80021e6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021e8:	6822      	ldr	r2, [r4, #0]
 80021ea:	6813      	ldr	r3, [r2, #0]
 80021ec:	07d8      	lsls	r0, r3, #31
 80021ee:	d42e      	bmi.n	800224e <HAL_DMA_Init+0x8a>
  tmp = hdma->Instance->CR;
 80021f0:	6813      	ldr	r3, [r2, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021f2:	4832      	ldr	r0, [pc, #200]	; (80022bc <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021f4:	69a1      	ldr	r1, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021f6:	4018      	ands	r0, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021f8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80021fc:	432b      	orrs	r3, r5
 80021fe:	68e5      	ldr	r5, [r4, #12]
 8002200:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002202:	6925      	ldr	r5, [r4, #16]
 8002204:	432b      	orrs	r3, r5
 8002206:	6965      	ldr	r5, [r4, #20]
 8002208:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800220a:	69e5      	ldr	r5, [r4, #28]
 800220c:	430b      	orrs	r3, r1
 800220e:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002210:	6a25      	ldr	r5, [r4, #32]
 8002212:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002214:	4303      	orrs	r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002216:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002218:	2804      	cmp	r0, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800221a:	bf02      	ittt	eq
 800221c:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8002220:	4335      	orreq	r5, r6
 8002222:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8002224:	6013      	str	r3, [r2, #0]
  tmp = hdma->Instance->FCR;
 8002226:	6953      	ldr	r3, [r2, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002228:	2804      	cmp	r0, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800222a:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800222e:	ea43 0300 	orr.w	r3, r3, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002232:	d132      	bne.n	800229a <HAL_DMA_Init+0xd6>
    tmp |= hdma->Init.FIFOThreshold;
 8002234:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002236:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8002238:	4303      	orrs	r3, r0
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800223a:	b375      	cbz	r5, 800229a <HAL_DMA_Init+0xd6>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800223c:	b991      	cbnz	r1, 8002264 <HAL_DMA_Init+0xa0>
  {
    switch (tmp)
 800223e:	2801      	cmp	r0, #1
 8002240:	d020      	beq.n	8002284 <HAL_DMA_Init+0xc0>
 8002242:	f030 0102 	bics.w	r1, r0, #2
 8002246:	d128      	bne.n	800229a <HAL_DMA_Init+0xd6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002248:	01e9      	lsls	r1, r5, #7
 800224a:	d526      	bpl.n	800229a <HAL_DMA_Init+0xd6>
 800224c:	e01d      	b.n	800228a <HAL_DMA_Init+0xc6>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800224e:	f7ff fcbd 	bl	8001bcc <HAL_GetTick>
 8002252:	1b40      	subs	r0, r0, r5
 8002254:	2805      	cmp	r0, #5
 8002256:	d9c7      	bls.n	80021e8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002258:	2320      	movs	r3, #32
 800225a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800225c:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 800225e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002262:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002264:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8002268:	d113      	bne.n	8002292 <HAL_DMA_Init+0xce>
    switch (tmp)
 800226a:	2803      	cmp	r0, #3
 800226c:	d815      	bhi.n	800229a <HAL_DMA_Init+0xd6>
 800226e:	a101      	add	r1, pc, #4	; (adr r1, 8002274 <HAL_DMA_Init+0xb0>)
 8002270:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 8002274:	0800228b 	.word	0x0800228b
 8002278:	08002249 	.word	0x08002249
 800227c:	0800228b 	.word	0x0800228b
 8002280:	08002285 	.word	0x08002285
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002284:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002288:	d107      	bne.n	800229a <HAL_DMA_Init+0xd6>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800228a:	2340      	movs	r3, #64	; 0x40
 800228c:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800228e:	2001      	movs	r0, #1
 8002290:	e7e5      	b.n	800225e <HAL_DMA_Init+0x9a>
    switch (tmp)
 8002292:	2802      	cmp	r0, #2
 8002294:	d9f9      	bls.n	800228a <HAL_DMA_Init+0xc6>
 8002296:	2803      	cmp	r0, #3
 8002298:	d0d6      	beq.n	8002248 <HAL_DMA_Init+0x84>
  hdma->Instance->FCR = tmp;
 800229a:	6153      	str	r3, [r2, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800229c:	4620      	mov	r0, r4
 800229e:	f7ff ff7b 	bl	8002198 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022a2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80022a4:	233f      	movs	r3, #63	; 0x3f
 80022a6:	4093      	lsls	r3, r2
 80022a8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022aa:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80022ac:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ae:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80022b0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80022b4:	e7d5      	b.n	8002262 <HAL_DMA_Init+0x9e>
    return HAL_ERROR;
 80022b6:	2001      	movs	r0, #1
 80022b8:	e7d3      	b.n	8002262 <HAL_DMA_Init+0x9e>
 80022ba:	bf00      	nop
 80022bc:	f010803f 	.word	0xf010803f

080022c0 <HAL_DMA_Start_IT>:
{
 80022c0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80022c2:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022c6:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80022c8:	2c01      	cmp	r4, #1
 80022ca:	d031      	beq.n	8002330 <HAL_DMA_Start_IT+0x70>
 80022cc:	2401      	movs	r4, #1
 80022ce:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80022d2:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80022d6:	2c01      	cmp	r4, #1
 80022d8:	f04f 0500 	mov.w	r5, #0
 80022dc:	f04f 0402 	mov.w	r4, #2
 80022e0:	d124      	bne.n	800232c <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80022e2:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022e6:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022ea:	6825      	ldr	r5, [r4, #0]
 80022ec:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80022f0:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80022f2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022f4:	6883      	ldr	r3, [r0, #8]
 80022f6:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80022f8:	bf0e      	itee	eq
 80022fa:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80022fc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80022fe:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002300:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8002302:	bf08      	it	eq
 8002304:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002306:	233f      	movs	r3, #63	; 0x3f
 8002308:	4093      	lsls	r3, r2
 800230a:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800230c:	6823      	ldr	r3, [r4, #0]
 800230e:	f043 0316 	orr.w	r3, r3, #22
 8002312:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002314:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002316:	b11b      	cbz	r3, 8002320 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002318:	6823      	ldr	r3, [r4, #0]
 800231a:	f043 0308 	orr.w	r3, r3, #8
 800231e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002320:	6823      	ldr	r3, [r4, #0]
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002328:	2000      	movs	r0, #0
}
 800232a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800232c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8002330:	2002      	movs	r0, #2
 8002332:	e7fa      	b.n	800232a <HAL_DMA_Start_IT+0x6a>

08002334 <HAL_DMA_Abort>:
{
 8002334:	b570      	push	{r4, r5, r6, lr}
 8002336:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002338:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800233a:	f7ff fc47 	bl	8001bcc <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800233e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002342:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 8002344:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002346:	d006      	beq.n	8002356 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002348:	2380      	movs	r3, #128	; 0x80
 800234a:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 800234c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800234e:	2300      	movs	r3, #0
 8002350:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8002354:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	f022 0216 	bic.w	r2, r2, #22
 800235e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002366:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002368:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800236a:	b90a      	cbnz	r2, 8002370 <HAL_DMA_Abort+0x3c>
 800236c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800236e:	b11a      	cbz	r2, 8002378 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	f022 0208 	bic.w	r2, r2, #8
 8002376:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	f022 0201 	bic.w	r2, r2, #1
 800237e:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f013 0301 	ands.w	r3, r3, #1
 8002388:	d108      	bne.n	800239c <HAL_DMA_Abort+0x68>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800238a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800238c:	223f      	movs	r2, #63	; 0x3f
 800238e:	408a      	lsls	r2, r1
 8002390:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002392:	2201      	movs	r2, #1
 8002394:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  return HAL_OK;
 8002398:	4618      	mov	r0, r3
 800239a:	e7d8      	b.n	800234e <HAL_DMA_Abort+0x1a>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800239c:	f7ff fc16 	bl	8001bcc <HAL_GetTick>
 80023a0:	1b40      	subs	r0, r0, r5
 80023a2:	2805      	cmp	r0, #5
 80023a4:	d9ec      	bls.n	8002380 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023a6:	2320      	movs	r3, #32
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023a8:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023aa:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023ac:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 80023b0:	e7cd      	b.n	800234e <HAL_DMA_Abort+0x1a>
	...

080023b4 <HAL_DMA_IRQHandler>:
{
 80023b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023ba:	4b5c      	ldr	r3, [pc, #368]	; (800252c <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023bc:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80023be:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023c0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80023c2:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023c4:	2208      	movs	r2, #8
 80023c6:	409a      	lsls	r2, r3
 80023c8:	4232      	tst	r2, r6
{
 80023ca:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023cc:	d00c      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023ce:	6801      	ldr	r1, [r0, #0]
 80023d0:	6808      	ldr	r0, [r1, #0]
 80023d2:	0740      	lsls	r0, r0, #29
 80023d4:	d508      	bpl.n	80023e8 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023d6:	6808      	ldr	r0, [r1, #0]
 80023d8:	f020 0004 	bic.w	r0, r0, #4
 80023dc:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023de:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023e0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80023e2:	f042 0201 	orr.w	r2, r2, #1
 80023e6:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023e8:	2201      	movs	r2, #1
 80023ea:	409a      	lsls	r2, r3
 80023ec:	4232      	tst	r2, r6
 80023ee:	d008      	beq.n	8002402 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023f0:	6821      	ldr	r1, [r4, #0]
 80023f2:	6949      	ldr	r1, [r1, #20]
 80023f4:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023f6:	bf41      	itttt	mi
 80023f8:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023fa:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80023fc:	f042 0202 	orrmi.w	r2, r2, #2
 8002400:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002402:	2204      	movs	r2, #4
 8002404:	409a      	lsls	r2, r3
 8002406:	4232      	tst	r2, r6
 8002408:	d008      	beq.n	800241c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800240a:	6821      	ldr	r1, [r4, #0]
 800240c:	6809      	ldr	r1, [r1, #0]
 800240e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002410:	bf41      	itttt	mi
 8002412:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002414:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002416:	f042 0204 	orrmi.w	r2, r2, #4
 800241a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800241c:	2210      	movs	r2, #16
 800241e:	409a      	lsls	r2, r3
 8002420:	4232      	tst	r2, r6
 8002422:	d010      	beq.n	8002446 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002424:	6823      	ldr	r3, [r4, #0]
 8002426:	6819      	ldr	r1, [r3, #0]
 8002428:	0709      	lsls	r1, r1, #28
 800242a:	d50c      	bpl.n	8002446 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800242c:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	0350      	lsls	r0, r2, #13
 8002432:	d537      	bpl.n	80024a4 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	0319      	lsls	r1, r3, #12
 8002438:	d401      	bmi.n	800243e <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800243a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800243c:	e000      	b.n	8002440 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800243e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8002440:	b10b      	cbz	r3, 8002446 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8002442:	4620      	mov	r0, r4
 8002444:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002446:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002448:	2220      	movs	r2, #32
 800244a:	408a      	lsls	r2, r1
 800244c:	4232      	tst	r2, r6
 800244e:	d03a      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002450:	6823      	ldr	r3, [r4, #0]
 8002452:	6818      	ldr	r0, [r3, #0]
 8002454:	06c6      	lsls	r6, r0, #27
 8002456:	d536      	bpl.n	80024c6 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002458:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800245a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800245e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002460:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002462:	d127      	bne.n	80024b4 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002464:	f022 0216 	bic.w	r2, r2, #22
 8002468:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800246a:	695a      	ldr	r2, [r3, #20]
 800246c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002470:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002472:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002474:	b90a      	cbnz	r2, 800247a <HAL_DMA_IRQHandler+0xc6>
 8002476:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002478:	b11a      	cbz	r2, 8002482 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	f022 0208 	bic.w	r2, r2, #8
 8002480:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002482:	233f      	movs	r3, #63	; 0x3f
 8002484:	408b      	lsls	r3, r1
 8002486:	60ab      	str	r3, [r5, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002488:	2301      	movs	r3, #1
 800248a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800248e:	2300      	movs	r3, #0
 8002490:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002494:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8002496:	2b00      	cmp	r3, #0
 8002498:	d045      	beq.n	8002526 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 800249a:	4620      	mov	r0, r4
}
 800249c:	b003      	add	sp, #12
 800249e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 80024a2:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024a8:	bf5e      	ittt	pl
 80024aa:	681a      	ldrpl	r2, [r3, #0]
 80024ac:	f022 0208 	bicpl.w	r2, r2, #8
 80024b0:	601a      	strpl	r2, [r3, #0]
 80024b2:	e7c2      	b.n	800243a <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024b4:	0350      	lsls	r0, r2, #13
 80024b6:	d527      	bpl.n	8002508 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	0319      	lsls	r1, r3, #12
 80024bc:	d431      	bmi.n	8002522 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 80024be:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80024c0:	b10b      	cbz	r3, 80024c6 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 80024c2:	4620      	mov	r0, r4
 80024c4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024c8:	b36b      	cbz	r3, 8002526 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80024ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024cc:	07da      	lsls	r2, r3, #31
 80024ce:	d519      	bpl.n	8002504 <HAL_DMA_IRQHandler+0x150>
      __HAL_DMA_DISABLE(hdma);
 80024d0:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80024d2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80024d6:	fbb7 f7f3 	udiv	r7, r7, r3
      hdma->State = HAL_DMA_STATE_ABORT;
 80024da:	2305      	movs	r3, #5
 80024dc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80024e0:	6813      	ldr	r3, [r2, #0]
 80024e2:	f023 0301 	bic.w	r3, r3, #1
 80024e6:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80024e8:	9b01      	ldr	r3, [sp, #4]
 80024ea:	3301      	adds	r3, #1
 80024ec:	42bb      	cmp	r3, r7
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	d802      	bhi.n	80024f8 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024f2:	6813      	ldr	r3, [r2, #0]
 80024f4:	07db      	lsls	r3, r3, #31
 80024f6:	d4f7      	bmi.n	80024e8 <HAL_DMA_IRQHandler+0x134>
      hdma->State = HAL_DMA_STATE_READY;
 80024f8:	2301      	movs	r3, #1
 80024fa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80024fe:	2300      	movs	r3, #0
 8002500:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002504:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002506:	e7c6      	b.n	8002496 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800250e:	d108      	bne.n	8002522 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002510:	6819      	ldr	r1, [r3, #0]
 8002512:	f021 0110 	bic.w	r1, r1, #16
 8002516:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002518:	2301      	movs	r3, #1
 800251a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800251e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002522:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002524:	e7cc      	b.n	80024c0 <HAL_DMA_IRQHandler+0x10c>
}
 8002526:	b003      	add	sp, #12
 8002528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800252a:	bf00      	nop
 800252c:	20000000 	.word	0x20000000

08002530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002534:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 80026e0 <HAL_GPIO_Init+0x1b0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002538:	4a67      	ldr	r2, [pc, #412]	; (80026d8 <HAL_GPIO_Init+0x1a8>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800253a:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800253c:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 800253e:	2401      	movs	r4, #1
 8002540:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002542:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 8002546:	43ac      	bics	r4, r5
 8002548:	f040 80b1 	bne.w	80026ae <HAL_GPIO_Init+0x17e>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254c:	684d      	ldr	r5, [r1, #4]
 800254e:	f005 0403 	and.w	r4, r5, #3
 8002552:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002556:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002558:	1e67      	subs	r7, r4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800255a:	fa06 f608 	lsl.w	r6, r6, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800255e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002560:	ea6f 0606 	mvn.w	r6, r6
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002564:	d834      	bhi.n	80025d0 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 8002566:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002568:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800256c:	68cf      	ldr	r7, [r1, #12]
 800256e:	fa07 f708 	lsl.w	r7, r7, r8
 8002572:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002576:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002578:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800257a:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800257e:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8002582:	409f      	lsls	r7, r3
 8002584:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002588:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800258a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800258c:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002590:	688f      	ldr	r7, [r1, #8]
 8002592:	fa07 f708 	lsl.w	r7, r7, r8
 8002596:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800259a:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 800259c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800259e:	d119      	bne.n	80025d4 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 80025a0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80025a4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025a8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80025ac:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025b0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80025b4:	f04f 0e0f 	mov.w	lr, #15
 80025b8:	fa0e fe0b 	lsl.w	lr, lr, fp
 80025bc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025c0:	690f      	ldr	r7, [r1, #16]
 80025c2:	fa07 f70b 	lsl.w	r7, r7, fp
 80025c6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80025ca:	f8ca 7020 	str.w	r7, [sl, #32]
 80025ce:	e001      	b.n	80025d4 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025d0:	2c03      	cmp	r4, #3
 80025d2:	d1da      	bne.n	800258a <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 80025d4:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025d6:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025da:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025dc:	433c      	orrs	r4, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025de:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 80025e2:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025e4:	d063      	beq.n	80026ae <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e6:	f04f 0a00 	mov.w	sl, #0
 80025ea:	f8cd a004 	str.w	sl, [sp, #4]
 80025ee:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025f2:	4c3a      	ldr	r4, [pc, #232]	; (80026dc <HAL_GPIO_Init+0x1ac>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f4:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80025f8:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 80025fc:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8002600:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8002604:	9601      	str	r6, [sp, #4]
 8002606:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002608:	f023 0603 	bic.w	r6, r3, #3
 800260c:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8002610:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002614:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002618:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800261c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002620:	270f      	movs	r7, #15
 8002622:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002626:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002628:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800262c:	d046      	beq.n	80026bc <HAL_GPIO_Init+0x18c>
 800262e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002632:	42a0      	cmp	r0, r4
 8002634:	d044      	beq.n	80026c0 <HAL_GPIO_Init+0x190>
 8002636:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800263a:	42a0      	cmp	r0, r4
 800263c:	d042      	beq.n	80026c4 <HAL_GPIO_Init+0x194>
 800263e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002642:	42a0      	cmp	r0, r4
 8002644:	d040      	beq.n	80026c8 <HAL_GPIO_Init+0x198>
 8002646:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800264a:	42a0      	cmp	r0, r4
 800264c:	d03e      	beq.n	80026cc <HAL_GPIO_Init+0x19c>
 800264e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002652:	42a0      	cmp	r0, r4
 8002654:	d03c      	beq.n	80026d0 <HAL_GPIO_Init+0x1a0>
 8002656:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800265a:	42a0      	cmp	r0, r4
 800265c:	d03a      	beq.n	80026d4 <HAL_GPIO_Init+0x1a4>
 800265e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002662:	42a0      	cmp	r0, r4
 8002664:	bf0c      	ite	eq
 8002666:	2407      	moveq	r4, #7
 8002668:	2408      	movne	r4, #8
 800266a:	fa04 f40e 	lsl.w	r4, r4, lr
 800266e:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002670:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 8002672:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002674:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002678:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 800267a:	bf54      	ite	pl
 800267c:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800267e:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 8002682:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8002684:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002686:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8002688:	bf54      	ite	pl
 800268a:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800268c:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 8002690:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 8002692:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002694:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8002696:	bf54      	ite	pl
 8002698:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800269a:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 800269e:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a0:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026a2:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 80026a4:	bf54      	ite	pl
 80026a6:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80026a8:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 80026ac:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ae:	3301      	adds	r3, #1
 80026b0:	2b10      	cmp	r3, #16
 80026b2:	f47f af43 	bne.w	800253c <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 80026b6:	b003      	add	sp, #12
 80026b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026bc:	4654      	mov	r4, sl
 80026be:	e7d4      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026c0:	2401      	movs	r4, #1
 80026c2:	e7d2      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026c4:	2402      	movs	r4, #2
 80026c6:	e7d0      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026c8:	2403      	movs	r4, #3
 80026ca:	e7ce      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026cc:	2404      	movs	r4, #4
 80026ce:	e7cc      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026d0:	2405      	movs	r4, #5
 80026d2:	e7ca      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026d4:	2406      	movs	r4, #6
 80026d6:	e7c8      	b.n	800266a <HAL_GPIO_Init+0x13a>
 80026d8:	40013c00 	.word	0x40013c00
 80026dc:	40020000 	.word	0x40020000
 80026e0:	40023800 	.word	0x40023800

080026e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026e4:	b10a      	cbz	r2, 80026ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026e6:	6181      	str	r1, [r0, #24]
  }
}
 80026e8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026ea:	0409      	lsls	r1, r1, #16
 80026ec:	e7fb      	b.n	80026e6 <HAL_GPIO_WritePin+0x2>
	...

080026f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026f0:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026f2:	4604      	mov	r4, r0
 80026f4:	b908      	cbnz	r0, 80026fa <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 80026f6:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 80026f8:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80026fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002702:	b91b      	cbnz	r3, 800270c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8002704:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002708:	f7ff f848 	bl	800179c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800270c:	2324      	movs	r3, #36	; 0x24
 800270e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002722:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800272a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800272c:	f000 fafc 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002730:	4b3f      	ldr	r3, [pc, #252]	; (8002830 <HAL_I2C_Init+0x140>)
 8002732:	6865      	ldr	r5, [r4, #4]
 8002734:	429d      	cmp	r5, r3
 8002736:	bf94      	ite	ls
 8002738:	4b3e      	ldrls	r3, [pc, #248]	; (8002834 <HAL_I2C_Init+0x144>)
 800273a:	4b3f      	ldrhi	r3, [pc, #252]	; (8002838 <HAL_I2C_Init+0x148>)
 800273c:	4298      	cmp	r0, r3
 800273e:	bf8c      	ite	hi
 8002740:	2300      	movhi	r3, #0
 8002742:	2301      	movls	r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1d6      	bne.n	80026f6 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002748:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800274a:	4e39      	ldr	r6, [pc, #228]	; (8002830 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800274c:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800274e:	4b3b      	ldr	r3, [pc, #236]	; (800283c <HAL_I2C_Init+0x14c>)
 8002750:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002754:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8002758:	4319      	orrs	r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800275a:	42b5      	cmp	r5, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800275c:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800275e:	bf88      	it	hi
 8002760:	f44f 7696 	movhi.w	r6, #300	; 0x12c
 8002764:	6a11      	ldr	r1, [r2, #32]
 8002766:	bf88      	it	hi
 8002768:	4373      	mulhi	r3, r6
 800276a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800276e:	bf84      	itt	hi
 8002770:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8002774:	fbb3 f3f6 	udivhi	r3, r3, r6
 8002778:	3301      	adds	r3, #1
 800277a:	430b      	orrs	r3, r1
 800277c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800277e:	69d1      	ldr	r1, [r2, #28]
 8002780:	1e43      	subs	r3, r0, #1
 8002782:	482b      	ldr	r0, [pc, #172]	; (8002830 <HAL_I2C_Init+0x140>)
 8002784:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002788:	4285      	cmp	r5, r0
 800278a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800278e:	d832      	bhi.n	80027f6 <HAL_I2C_Init+0x106>
 8002790:	006d      	lsls	r5, r5, #1
 8002792:	f640 70fc 	movw	r0, #4092	; 0xffc
 8002796:	fbb3 f3f5 	udiv	r3, r3, r5
 800279a:	3301      	adds	r3, #1
 800279c:	4203      	tst	r3, r0
 800279e:	d042      	beq.n	8002826 <HAL_I2C_Init+0x136>
 80027a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a4:	4319      	orrs	r1, r3
 80027a6:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027a8:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80027ac:	6811      	ldr	r1, [r2, #0]
 80027ae:	4303      	orrs	r3, r0
 80027b0:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80027b4:	430b      	orrs	r3, r1
 80027b6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027b8:	6891      	ldr	r1, [r2, #8]
 80027ba:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80027be:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80027c2:	4303      	orrs	r3, r0
 80027c4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80027c8:	430b      	orrs	r3, r1
 80027ca:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027cc:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80027d0:	68d1      	ldr	r1, [r2, #12]
 80027d2:	4303      	orrs	r3, r0
 80027d4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80027d8:	430b      	orrs	r3, r1
 80027da:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80027dc:	6813      	ldr	r3, [r2, #0]
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e4:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80027e6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e8:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ee:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80027f4:	e780      	b.n	80026f8 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f6:	68a0      	ldr	r0, [r4, #8]
 80027f8:	b950      	cbnz	r0, 8002810 <HAL_I2C_Init+0x120>
 80027fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80027fe:	fbb3 f3f5 	udiv	r3, r3, r5
 8002802:	3301      	adds	r3, #1
 8002804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002808:	b17b      	cbz	r3, 800282a <HAL_I2C_Init+0x13a>
 800280a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800280e:	e7c9      	b.n	80027a4 <HAL_I2C_Init+0xb4>
 8002810:	2019      	movs	r0, #25
 8002812:	4368      	muls	r0, r5
 8002814:	fbb3 f3f0 	udiv	r3, r3, r0
 8002818:	3301      	adds	r3, #1
 800281a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281e:	b123      	cbz	r3, 800282a <HAL_I2C_Init+0x13a>
 8002820:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002824:	e7be      	b.n	80027a4 <HAL_I2C_Init+0xb4>
 8002826:	2304      	movs	r3, #4
 8002828:	e7bc      	b.n	80027a4 <HAL_I2C_Init+0xb4>
 800282a:	2301      	movs	r3, #1
 800282c:	e7ba      	b.n	80027a4 <HAL_I2C_Init+0xb4>
 800282e:	bf00      	nop
 8002830:	000186a0 	.word	0x000186a0
 8002834:	001e847f 	.word	0x001e847f
 8002838:	003d08ff 	.word	0x003d08ff
 800283c:	000f4240 	.word	0x000f4240

08002840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002840:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002844:	4604      	mov	r4, r0
 8002846:	b340      	cbz	r0, 800289a <HAL_RCC_OscConfig+0x5a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002848:	6803      	ldr	r3, [r0, #0]
 800284a:	07dd      	lsls	r5, r3, #31
 800284c:	d410      	bmi.n	8002870 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800284e:	6823      	ldr	r3, [r4, #0]
 8002850:	0798      	lsls	r0, r3, #30
 8002852:	d45b      	bmi.n	800290c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002854:	6823      	ldr	r3, [r4, #0]
 8002856:	071a      	lsls	r2, r3, #28
 8002858:	f100 809d 	bmi.w	8002996 <HAL_RCC_OscConfig+0x156>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800285c:	6823      	ldr	r3, [r4, #0]
 800285e:	075b      	lsls	r3, r3, #29
 8002860:	f100 80bd 	bmi.w	80029de <HAL_RCC_OscConfig+0x19e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002864:	69a0      	ldr	r0, [r4, #24]
 8002866:	2800      	cmp	r0, #0
 8002868:	f040 8124 	bne.w	8002ab4 <HAL_RCC_OscConfig+0x274>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800286c:	2000      	movs	r0, #0
 800286e:	e02c      	b.n	80028ca <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002870:	4b8d      	ldr	r3, [pc, #564]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	f002 020c 	and.w	r2, r2, #12
 8002878:	2a04      	cmp	r2, #4
 800287a:	d007      	beq.n	800288c <HAL_RCC_OscConfig+0x4c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002882:	2a08      	cmp	r2, #8
 8002884:	d10b      	bne.n	800289e <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	0259      	lsls	r1, r3, #9
 800288a:	d508      	bpl.n	800289e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800288c:	4b86      	ldr	r3, [pc, #536]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	039a      	lsls	r2, r3, #14
 8002892:	d5dc      	bpl.n	800284e <HAL_RCC_OscConfig+0xe>
 8002894:	6863      	ldr	r3, [r4, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1d9      	bne.n	800284e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 800289a:	2001      	movs	r0, #1
 800289c:	e015      	b.n	80028ca <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800289e:	6863      	ldr	r3, [r4, #4]
 80028a0:	4d81      	ldr	r5, [pc, #516]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 80028a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028a6:	d113      	bne.n	80028d0 <HAL_RCC_OscConfig+0x90>
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80028b0:	f7ff f98c 	bl	8001bcc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b4:	4e7c      	ldr	r6, [pc, #496]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 80028b6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b8:	6833      	ldr	r3, [r6, #0]
 80028ba:	039b      	lsls	r3, r3, #14
 80028bc:	d4c7      	bmi.n	800284e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028be:	f7ff f985 	bl	8001bcc <HAL_GetTick>
 80028c2:	1b40      	subs	r0, r0, r5
 80028c4:	2864      	cmp	r0, #100	; 0x64
 80028c6:	d9f7      	bls.n	80028b8 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 80028c8:	2003      	movs	r0, #3
}
 80028ca:	b002      	add	sp, #8
 80028cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d4:	d104      	bne.n	80028e0 <HAL_RCC_OscConfig+0xa0>
 80028d6:	682b      	ldr	r3, [r5, #0]
 80028d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028dc:	602b      	str	r3, [r5, #0]
 80028de:	e7e3      	b.n	80028a8 <HAL_RCC_OscConfig+0x68>
 80028e0:	682a      	ldr	r2, [r5, #0]
 80028e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80028e6:	602a      	str	r2, [r5, #0]
 80028e8:	682a      	ldr	r2, [r5, #0]
 80028ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028ee:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1dd      	bne.n	80028b0 <HAL_RCC_OscConfig+0x70>
        tickstart = HAL_GetTick();
 80028f4:	f7ff f96a 	bl	8001bcc <HAL_GetTick>
 80028f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	682b      	ldr	r3, [r5, #0]
 80028fc:	039f      	lsls	r7, r3, #14
 80028fe:	d5a6      	bpl.n	800284e <HAL_RCC_OscConfig+0xe>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002900:	f7ff f964 	bl	8001bcc <HAL_GetTick>
 8002904:	1b80      	subs	r0, r0, r6
 8002906:	2864      	cmp	r0, #100	; 0x64
 8002908:	d9f7      	bls.n	80028fa <HAL_RCC_OscConfig+0xba>
 800290a:	e7dd      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800290c:	4b66      	ldr	r3, [pc, #408]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	f012 0f0c 	tst.w	r2, #12
 8002914:	d007      	beq.n	8002926 <HAL_RCC_OscConfig+0xe6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800291c:	2a08      	cmp	r2, #8
 800291e:	d111      	bne.n	8002944 <HAL_RCC_OscConfig+0x104>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	025e      	lsls	r6, r3, #9
 8002924:	d40e      	bmi.n	8002944 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002926:	4a60      	ldr	r2, [pc, #384]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 8002928:	6813      	ldr	r3, [r2, #0]
 800292a:	079d      	lsls	r5, r3, #30
 800292c:	d502      	bpl.n	8002934 <HAL_RCC_OscConfig+0xf4>
 800292e:	68e3      	ldr	r3, [r4, #12]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d1b2      	bne.n	800289a <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002934:	6813      	ldr	r3, [r2, #0]
 8002936:	6921      	ldr	r1, [r4, #16]
 8002938:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800293c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002940:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002942:	e787      	b.n	8002854 <HAL_RCC_OscConfig+0x14>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002944:	68e2      	ldr	r2, [r4, #12]
 8002946:	4b59      	ldr	r3, [pc, #356]	; (8002aac <HAL_RCC_OscConfig+0x26c>)
 8002948:	b1b2      	cbz	r2, 8002978 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_ENABLE();
 800294a:	2201      	movs	r2, #1
 800294c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800294e:	f7ff f93d 	bl	8001bcc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002952:	4d55      	ldr	r5, [pc, #340]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002954:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002956:	682b      	ldr	r3, [r5, #0]
 8002958:	0798      	lsls	r0, r3, #30
 800295a:	d507      	bpl.n	800296c <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295c:	682b      	ldr	r3, [r5, #0]
 800295e:	6922      	ldr	r2, [r4, #16]
 8002960:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002964:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002968:	602b      	str	r3, [r5, #0]
 800296a:	e773      	b.n	8002854 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800296c:	f7ff f92e 	bl	8001bcc <HAL_GetTick>
 8002970:	1b80      	subs	r0, r0, r6
 8002972:	2802      	cmp	r0, #2
 8002974:	d9ef      	bls.n	8002956 <HAL_RCC_OscConfig+0x116>
 8002976:	e7a7      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8002978:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800297a:	f7ff f927 	bl	8001bcc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	4e4a      	ldr	r6, [pc, #296]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
        tickstart = HAL_GetTick();
 8002980:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002982:	6833      	ldr	r3, [r6, #0]
 8002984:	0799      	lsls	r1, r3, #30
 8002986:	f57f af65 	bpl.w	8002854 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800298a:	f7ff f91f 	bl	8001bcc <HAL_GetTick>
 800298e:	1b40      	subs	r0, r0, r5
 8002990:	2802      	cmp	r0, #2
 8002992:	d9f6      	bls.n	8002982 <HAL_RCC_OscConfig+0x142>
 8002994:	e798      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002996:	6962      	ldr	r2, [r4, #20]
 8002998:	4b44      	ldr	r3, [pc, #272]	; (8002aac <HAL_RCC_OscConfig+0x26c>)
 800299a:	b182      	cbz	r2, 80029be <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 800299c:	2201      	movs	r2, #1
 800299e:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80029a2:	f7ff f913 	bl	8001bcc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a6:	4e40      	ldr	r6, [pc, #256]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80029a8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029aa:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80029ac:	079f      	lsls	r7, r3, #30
 80029ae:	f53f af55 	bmi.w	800285c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b2:	f7ff f90b 	bl	8001bcc <HAL_GetTick>
 80029b6:	1b40      	subs	r0, r0, r5
 80029b8:	2802      	cmp	r0, #2
 80029ba:	d9f6      	bls.n	80029aa <HAL_RCC_OscConfig+0x16a>
 80029bc:	e784      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 80029be:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80029c2:	f7ff f903 	bl	8001bcc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029c6:	4e38      	ldr	r6, [pc, #224]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 80029c8:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ca:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80029cc:	0798      	lsls	r0, r3, #30
 80029ce:	f57f af45 	bpl.w	800285c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029d2:	f7ff f8fb 	bl	8001bcc <HAL_GetTick>
 80029d6:	1b40      	subs	r0, r0, r5
 80029d8:	2802      	cmp	r0, #2
 80029da:	d9f6      	bls.n	80029ca <HAL_RCC_OscConfig+0x18a>
 80029dc:	e774      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029de:	4b32      	ldr	r3, [pc, #200]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 80029e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80029e6:	d128      	bne.n	8002a3a <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	9201      	str	r2, [sp, #4]
 80029ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029f0:	641a      	str	r2, [r3, #64]	; 0x40
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f8:	9301      	str	r3, [sp, #4]
 80029fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029fc:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fe:	4d2c      	ldr	r5, [pc, #176]	; (8002ab0 <HAL_RCC_OscConfig+0x270>)
 8002a00:	682b      	ldr	r3, [r5, #0]
 8002a02:	05d9      	lsls	r1, r3, #23
 8002a04:	d51b      	bpl.n	8002a3e <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a06:	68a3      	ldr	r3, [r4, #8]
 8002a08:	4d27      	ldr	r5, [pc, #156]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d127      	bne.n	8002a5e <HAL_RCC_OscConfig+0x21e>
 8002a0e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002a16:	f7ff f8d9 	bl	8001bcc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a1a:	4e23      	ldr	r6, [pc, #140]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
      tickstart = HAL_GetTick();
 8002a1c:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a1e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a22:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002a24:	079b      	lsls	r3, r3, #30
 8002a26:	d539      	bpl.n	8002a9c <HAL_RCC_OscConfig+0x25c>
    if(pwrclkchanged == SET)
 8002a28:	2f00      	cmp	r7, #0
 8002a2a:	f43f af1b 	beq.w	8002864 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a2e:	4a1e      	ldr	r2, [pc, #120]	; (8002aa8 <HAL_RCC_OscConfig+0x268>)
 8002a30:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a36:	6413      	str	r3, [r2, #64]	; 0x40
 8002a38:	e714      	b.n	8002864 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002a3a:	2700      	movs	r7, #0
 8002a3c:	e7df      	b.n	80029fe <HAL_RCC_OscConfig+0x1be>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a3e:	682b      	ldr	r3, [r5, #0]
 8002a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a44:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002a46:	f7ff f8c1 	bl	8001bcc <HAL_GetTick>
 8002a4a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	05da      	lsls	r2, r3, #23
 8002a50:	d4d9      	bmi.n	8002a06 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a52:	f7ff f8bb 	bl	8001bcc <HAL_GetTick>
 8002a56:	1b80      	subs	r0, r0, r6
 8002a58:	2802      	cmp	r0, #2
 8002a5a:	d9f7      	bls.n	8002a4c <HAL_RCC_OscConfig+0x20c>
 8002a5c:	e734      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d104      	bne.n	8002a6c <HAL_RCC_OscConfig+0x22c>
 8002a62:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002a64:	f043 0304 	orr.w	r3, r3, #4
 8002a68:	672b      	str	r3, [r5, #112]	; 0x70
 8002a6a:	e7d0      	b.n	8002a0e <HAL_RCC_OscConfig+0x1ce>
 8002a6c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002a6e:	f022 0201 	bic.w	r2, r2, #1
 8002a72:	672a      	str	r2, [r5, #112]	; 0x70
 8002a74:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002a76:	f022 0204 	bic.w	r2, r2, #4
 8002a7a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1ca      	bne.n	8002a16 <HAL_RCC_OscConfig+0x1d6>
      tickstart = HAL_GetTick();
 8002a80:	f7ff f8a4 	bl	8001bcc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a84:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002a88:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a8a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002a8c:	0798      	lsls	r0, r3, #30
 8002a8e:	d5cb      	bpl.n	8002a28 <HAL_RCC_OscConfig+0x1e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a90:	f7ff f89c 	bl	8001bcc <HAL_GetTick>
 8002a94:	1b80      	subs	r0, r0, r6
 8002a96:	4540      	cmp	r0, r8
 8002a98:	d9f7      	bls.n	8002a8a <HAL_RCC_OscConfig+0x24a>
 8002a9a:	e715      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a9c:	f7ff f896 	bl	8001bcc <HAL_GetTick>
 8002aa0:	1b40      	subs	r0, r0, r5
 8002aa2:	4540      	cmp	r0, r8
 8002aa4:	d9bd      	bls.n	8002a22 <HAL_RCC_OscConfig+0x1e2>
 8002aa6:	e70f      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	42470000 	.word	0x42470000
 8002ab0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ab4:	4d36      	ldr	r5, [pc, #216]	; (8002b90 <HAL_RCC_OscConfig+0x350>)
 8002ab6:	68ab      	ldr	r3, [r5, #8]
 8002ab8:	f003 030c 	and.w	r3, r3, #12
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d03d      	beq.n	8002b3c <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ac0:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <HAL_RCC_OscConfig+0x354>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002ac6:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ac8:	d12b      	bne.n	8002b22 <HAL_RCC_OscConfig+0x2e2>
        tickstart = HAL_GetTick();
 8002aca:	f7ff f87f 	bl	8001bcc <HAL_GetTick>
 8002ace:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ad0:	682b      	ldr	r3, [r5, #0]
 8002ad2:	0199      	lsls	r1, r3, #6
 8002ad4:	d41f      	bmi.n	8002b16 <HAL_RCC_OscConfig+0x2d6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ad6:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ade:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ae2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002ae4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002ae8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002aea:	0852      	lsrs	r2, r2, #1
 8002aec:	3a01      	subs	r2, #1
 8002aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002af2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002af4:	4b27      	ldr	r3, [pc, #156]	; (8002b94 <HAL_RCC_OscConfig+0x354>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af6:	4d26      	ldr	r5, [pc, #152]	; (8002b90 <HAL_RCC_OscConfig+0x350>)
        __HAL_RCC_PLL_ENABLE();
 8002af8:	2201      	movs	r2, #1
 8002afa:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002afc:	f7ff f866 	bl	8001bcc <HAL_GetTick>
 8002b00:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b02:	682b      	ldr	r3, [r5, #0]
 8002b04:	019a      	lsls	r2, r3, #6
 8002b06:	f53f aeb1 	bmi.w	800286c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b0a:	f7ff f85f 	bl	8001bcc <HAL_GetTick>
 8002b0e:	1b00      	subs	r0, r0, r4
 8002b10:	2802      	cmp	r0, #2
 8002b12:	d9f6      	bls.n	8002b02 <HAL_RCC_OscConfig+0x2c2>
 8002b14:	e6d8      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b16:	f7ff f859 	bl	8001bcc <HAL_GetTick>
 8002b1a:	1b80      	subs	r0, r0, r6
 8002b1c:	2802      	cmp	r0, #2
 8002b1e:	d9d7      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x290>
 8002b20:	e6d2      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
        tickstart = HAL_GetTick();
 8002b22:	f7ff f853 	bl	8001bcc <HAL_GetTick>
 8002b26:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b28:	682b      	ldr	r3, [r5, #0]
 8002b2a:	019b      	lsls	r3, r3, #6
 8002b2c:	f57f ae9e 	bpl.w	800286c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b30:	f7ff f84c 	bl	8001bcc <HAL_GetTick>
 8002b34:	1b00      	subs	r0, r0, r4
 8002b36:	2802      	cmp	r0, #2
 8002b38:	d9f6      	bls.n	8002b28 <HAL_RCC_OscConfig+0x2e8>
 8002b3a:	e6c5      	b.n	80028c8 <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b3c:	2801      	cmp	r0, #1
 8002b3e:	f43f aec4 	beq.w	80028ca <HAL_RCC_OscConfig+0x8a>
        pll_config = RCC->PLLCFGR;
 8002b42:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b44:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b46:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b4a:	4291      	cmp	r1, r2
 8002b4c:	f47f aea5 	bne.w	800289a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b50:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	428a      	cmp	r2, r1
 8002b58:	f47f ae9f 	bne.w	800289a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b5c:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b5e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002b62:	401a      	ands	r2, r3
 8002b64:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002b68:	f47f ae97 	bne.w	800289a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b6c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002b6e:	0852      	lsrs	r2, r2, #1
 8002b70:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002b74:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b76:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002b7a:	f47f ae8e 	bne.w	800289a <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b7e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002b80:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b84:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002b88:	f43f ae70 	beq.w	800286c <HAL_RCC_OscConfig+0x2c>
 8002b8c:	e685      	b.n	800289a <HAL_RCC_OscConfig+0x5a>
 8002b8e:	bf00      	nop
 8002b90:	40023800 	.word	0x40023800
 8002b94:	42470000 	.word	0x42470000

08002b98 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b98:	4913      	ldr	r1, [pc, #76]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002b9a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b9c:	688b      	ldr	r3, [r1, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d01c      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0x48>
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d11c      	bne.n	8002be4 <HAL_RCC_GetSysClockFreq+0x4c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002baa:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bac:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bae:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bb0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb4:	bf14      	ite	ne
 8002bb6:	480d      	ldrne	r0, [pc, #52]	; (8002bec <HAL_RCC_GetSysClockFreq+0x54>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb8:	480d      	ldreq	r0, [pc, #52]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bba:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002bbe:	bf18      	it	ne
 8002bc0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bc2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bc6:	fba1 0100 	umull	r0, r1, r1, r0
 8002bca:	f7fd ff27 	bl	8000a1c <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bce:	4b06      	ldr	r3, [pc, #24]	; (8002be8 <HAL_RCC_GetSysClockFreq+0x50>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002bda:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bde:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <HAL_RCC_GetSysClockFreq+0x54>)
 8002be2:	e7fc      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = HSI_VALUE;
 8002be4:	4802      	ldr	r0, [pc, #8]	; (8002bf0 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 8002be6:	e7fa      	b.n	8002bde <HAL_RCC_GetSysClockFreq+0x46>
 8002be8:	40023800 	.word	0x40023800
 8002bec:	017d7840 	.word	0x017d7840
 8002bf0:	00f42400 	.word	0x00f42400

08002bf4 <HAL_RCC_ClockConfig>:
{
 8002bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bf8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002bfa:	4604      	mov	r4, r0
 8002bfc:	b910      	cbnz	r0, 8002c04 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002bfe:	2001      	movs	r0, #1
}
 8002c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c04:	4b43      	ldr	r3, [pc, #268]	; (8002d14 <HAL_RCC_ClockConfig+0x120>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	f002 0207 	and.w	r2, r2, #7
 8002c0c:	428a      	cmp	r2, r1
 8002c0e:	d328      	bcc.n	8002c62 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c10:	6821      	ldr	r1, [r4, #0]
 8002c12:	078f      	lsls	r7, r1, #30
 8002c14:	d42d      	bmi.n	8002c72 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c16:	07c8      	lsls	r0, r1, #31
 8002c18:	d440      	bmi.n	8002c9c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1a:	4b3e      	ldr	r3, [pc, #248]	; (8002d14 <HAL_RCC_ClockConfig+0x120>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	f002 0207 	and.w	r2, r2, #7
 8002c22:	42aa      	cmp	r2, r5
 8002c24:	d865      	bhi.n	8002cf2 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c26:	6822      	ldr	r2, [r4, #0]
 8002c28:	0751      	lsls	r1, r2, #29
 8002c2a:	d46b      	bmi.n	8002d04 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2c:	0713      	lsls	r3, r2, #28
 8002c2e:	d507      	bpl.n	8002c40 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c30:	4a39      	ldr	r2, [pc, #228]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002c32:	6921      	ldr	r1, [r4, #16]
 8002c34:	6893      	ldr	r3, [r2, #8]
 8002c36:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002c3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002c3e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c40:	f7ff ffaa 	bl	8002b98 <HAL_RCC_GetSysClockFreq>
 8002c44:	4b34      	ldr	r3, [pc, #208]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002c46:	4a35      	ldr	r2, [pc, #212]	; (8002d1c <HAL_RCC_ClockConfig+0x128>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002c4e:	5cd3      	ldrb	r3, [r2, r3]
 8002c50:	40d8      	lsrs	r0, r3
 8002c52:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <HAL_RCC_ClockConfig+0x12c>)
 8002c54:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002c56:	4b33      	ldr	r3, [pc, #204]	; (8002d24 <HAL_RCC_ClockConfig+0x130>)
 8002c58:	6818      	ldr	r0, [r3, #0]
 8002c5a:	f7fe ff6d 	bl	8001b38 <HAL_InitTick>
  return HAL_OK;
 8002c5e:	2000      	movs	r0, #0
 8002c60:	e7ce      	b.n	8002c00 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c62:	b2ca      	uxtb	r2, r1
 8002c64:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	428b      	cmp	r3, r1
 8002c6e:	d1c6      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xa>
 8002c70:	e7ce      	b.n	8002c10 <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c72:	4b29      	ldr	r3, [pc, #164]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002c74:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c78:	bf1e      	ittt	ne
 8002c7a:	689a      	ldrne	r2, [r3, #8]
 8002c7c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002c80:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c82:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c84:	bf42      	ittt	mi
 8002c86:	689a      	ldrmi	r2, [r3, #8]
 8002c88:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002c8c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	68a0      	ldr	r0, [r4, #8]
 8002c92:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c96:	4302      	orrs	r2, r0
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	e7bc      	b.n	8002c16 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c9c:	6862      	ldr	r2, [r4, #4]
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002ca0:	2a01      	cmp	r2, #1
 8002ca2:	d11c      	bne.n	8002cde <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002caa:	d0a8      	beq.n	8002bfe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cac:	4e1a      	ldr	r6, [pc, #104]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002cae:	68b3      	ldr	r3, [r6, #8]
 8002cb0:	f023 0303 	bic.w	r3, r3, #3
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002cb8:	f7fe ff88 	bl	8001bcc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cbc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002cc0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc2:	68b3      	ldr	r3, [r6, #8]
 8002cc4:	6862      	ldr	r2, [r4, #4]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002cce:	d0a4      	beq.n	8002c1a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd0:	f7fe ff7c 	bl	8001bcc <HAL_GetTick>
 8002cd4:	1bc0      	subs	r0, r0, r7
 8002cd6:	4540      	cmp	r0, r8
 8002cd8:	d9f3      	bls.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002cda:	2003      	movs	r0, #3
 8002cdc:	e790      	b.n	8002c00 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cde:	1e91      	subs	r1, r2, #2
 8002ce0:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce2:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ce4:	d802      	bhi.n	8002cec <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ce6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002cea:	e7de      	b.n	8002caa <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cec:	f013 0f02 	tst.w	r3, #2
 8002cf0:	e7db      	b.n	8002caa <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf2:	b2ea      	uxtb	r2, r5
 8002cf4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	42ab      	cmp	r3, r5
 8002cfe:	f47f af7e 	bne.w	8002bfe <HAL_RCC_ClockConfig+0xa>
 8002d02:	e790      	b.n	8002c26 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d04:	4904      	ldr	r1, [pc, #16]	; (8002d18 <HAL_RCC_ClockConfig+0x124>)
 8002d06:	68e0      	ldr	r0, [r4, #12]
 8002d08:	688b      	ldr	r3, [r1, #8]
 8002d0a:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002d0e:	4303      	orrs	r3, r0
 8002d10:	608b      	str	r3, [r1, #8]
 8002d12:	e78b      	b.n	8002c2c <HAL_RCC_ClockConfig+0x38>
 8002d14:	40023c00 	.word	0x40023c00
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	08004a2b 	.word	0x08004a2b
 8002d20:	20000000 	.word	0x20000000
 8002d24:	20000008 	.word	0x20000008

08002d28 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d28:	4b04      	ldr	r3, [pc, #16]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x14>)
 8002d2a:	4a05      	ldr	r2, [pc, #20]	; (8002d40 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002d32:	5cd3      	ldrb	r3, [r2, r3]
 8002d34:	4a03      	ldr	r2, [pc, #12]	; (8002d44 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002d36:	6810      	ldr	r0, [r2, #0]
}
 8002d38:	40d8      	lsrs	r0, r3
 8002d3a:	4770      	bx	lr
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	08004a3b 	.word	0x08004a3b
 8002d44:	20000000 	.word	0x20000000

08002d48 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d48:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <HAL_RCC_GetPCLK2Freq+0x14>)
 8002d4a:	4a05      	ldr	r2, [pc, #20]	; (8002d60 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002d52:	5cd3      	ldrb	r3, [r2, r3]
 8002d54:	4a03      	ldr	r2, [pc, #12]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002d56:	6810      	ldr	r0, [r2, #0]
}
 8002d58:	40d8      	lsrs	r0, r3
 8002d5a:	4770      	bx	lr
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	08004a3b 	.word	0x08004a3b
 8002d64:	20000000 	.word	0x20000000

08002d68 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d68:	6803      	ldr	r3, [r0, #0]
 8002d6a:	f013 0f05 	tst.w	r3, #5
{
 8002d6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002d70:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002d72:	d105      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	f013 0302 	ands.w	r3, r3, #2
 8002d7a:	d12a      	bne.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	e026      	b.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x66>
    __HAL_RCC_PLLI2S_DISABLE();
 8002d80:	4b42      	ldr	r3, [pc, #264]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d82:	4e43      	ldr	r6, [pc, #268]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_DISABLE();
 8002d84:	2200      	movs	r2, #0
 8002d86:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 8002d88:	f7fe ff20 	bl	8001bcc <HAL_GetTick>
 8002d8c:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d8e:	6833      	ldr	r3, [r6, #0]
 8002d90:	011f      	lsls	r7, r3, #4
 8002d92:	d416      	bmi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002d94:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8002d98:	071b      	lsls	r3, r3, #28
 8002d9a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002d9e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002da2:	4b3a      	ldr	r3, [pc, #232]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002da4:	4e3a      	ldr	r6, [pc, #232]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_ENABLE();
 8002da6:	2201      	movs	r2, #1
 8002da8:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 8002daa:	f7fe ff0f 	bl	8001bcc <HAL_GetTick>
 8002dae:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002db0:	6833      	ldr	r3, [r6, #0]
 8002db2:	0118      	lsls	r0, r3, #4
 8002db4:	d4de      	bmi.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002db6:	f7fe ff09 	bl	8001bcc <HAL_GetTick>
 8002dba:	1b40      	subs	r0, r0, r5
 8002dbc:	2802      	cmp	r0, #2
 8002dbe:	d9f7      	bls.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8002dc0:	e004      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x64>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002dc2:	f7fe ff03 	bl	8001bcc <HAL_GetTick>
 8002dc6:	1b40      	subs	r0, r0, r5
 8002dc8:	2802      	cmp	r0, #2
 8002dca:	d9e0      	bls.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 8002dcc:	2003      	movs	r0, #3
}
 8002dce:	b003      	add	sp, #12
 8002dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	4b2e      	ldr	r3, [pc, #184]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    PWR->CR |= PWR_CR_DBP;
 8002dd8:	4d2e      	ldr	r5, [pc, #184]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ddc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de8:	9301      	str	r3, [sp, #4]
 8002dea:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002dec:	682b      	ldr	r3, [r5, #0]
 8002dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002df2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002df4:	f7fe feea 	bl	8001bcc <HAL_GetTick>
 8002df8:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002dfa:	682b      	ldr	r3, [r5, #0]
 8002dfc:	05d9      	lsls	r1, r3, #23
 8002dfe:	d51b      	bpl.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e00:	4d23      	ldr	r5, [pc, #140]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e02:	68e2      	ldr	r2, [r4, #12]
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e06:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002e0a:	d11b      	bne.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e0c:	68e3      	ldr	r3, [r4, #12]
 8002e0e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002e12:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002e16:	4a1e      	ldr	r2, [pc, #120]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002e18:	d134      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002e1a:	6891      	ldr	r1, [r2, #8]
 8002e1c:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8002e20:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002e24:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8002e28:	4301      	orrs	r1, r0
 8002e2a:	6091      	str	r1, [r2, #8]
 8002e2c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e32:	430b      	orrs	r3, r1
 8002e34:	6713      	str	r3, [r2, #112]	; 0x70
 8002e36:	e7a1      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002e38:	f7fe fec8 	bl	8001bcc <HAL_GetTick>
 8002e3c:	1b80      	subs	r0, r0, r6
 8002e3e:	2802      	cmp	r0, #2
 8002e40:	d9db      	bls.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x92>
 8002e42:	e7c3      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x64>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e44:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d0df      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e4c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e4e:	4a0f      	ldr	r2, [pc, #60]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 8002e50:	2101      	movs	r1, #1
 8002e52:	f8c2 1e40 	str.w	r1, [r2, #3648]	; 0xe40
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	f8c2 1e40 	str.w	r1, [r2, #3648]	; 0xe40
      RCC->BDCR = tmpreg1;
 8002e60:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002e62:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e64:	07da      	lsls	r2, r3, #31
 8002e66:	d5d1      	bpl.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
        tickstart = HAL_GetTick();
 8002e68:	f7fe feb0 	bl	8001bcc <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e6c:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002e70:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e72:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e74:	079b      	lsls	r3, r3, #30
 8002e76:	d4c9      	bmi.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e78:	f7fe fea8 	bl	8001bcc <HAL_GetTick>
 8002e7c:	1b80      	subs	r0, r0, r6
 8002e7e:	42b8      	cmp	r0, r7
 8002e80:	d9f7      	bls.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x10a>
 8002e82:	e7a3      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x64>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e84:	6891      	ldr	r1, [r2, #8]
 8002e86:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002e8a:	e7ce      	b.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8002e8c:	42470000 	.word	0x42470000
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40007000 	.word	0x40007000

08002e98 <HAL_RTC_AlarmAEventCallback>:
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002e9c:	6803      	ldr	r3, [r0, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	04d2      	lsls	r2, r2, #19
{
 8002ea2:	b510      	push	{r4, lr}
 8002ea4:	4604      	mov	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002ea6:	d50a      	bpl.n	8002ebe <HAL_RTC_AlarmIRQHandler+0x22>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	05d9      	lsls	r1, r3, #23
 8002eac:	d507      	bpl.n	8002ebe <HAL_RTC_AlarmIRQHandler+0x22>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002eae:	f7ff fff3 	bl	8002e98 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002eb2:	6822      	ldr	r2, [r4, #0]
 8002eb4:	68d3      	ldr	r3, [r2, #12]
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8002ebc:	60d3      	str	r3, [r2, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	0492      	lsls	r2, r2, #18
 8002ec4:	d50b      	bpl.n	8002ede <HAL_RTC_AlarmIRQHandler+0x42>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	059b      	lsls	r3, r3, #22
 8002eca:	d508      	bpl.n	8002ede <HAL_RTC_AlarmIRQHandler+0x42>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002ecc:	4620      	mov	r0, r4
 8002ece:	f000 f9fd 	bl	80032cc <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002ed2:	6822      	ldr	r2, [r4, #0]
 8002ed4:	68d3      	ldr	r3, [r2, #12]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	f463 7320 	orn	r3, r3, #640	; 0x280
 8002edc:	60d3      	str	r3, [r2, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002ede:	4b03      	ldr	r3, [pc, #12]	; (8002eec <HAL_RTC_AlarmIRQHandler+0x50>)
 8002ee0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ee4:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	7763      	strb	r3, [r4, #29]
}
 8002eea:	bd10      	pop	{r4, pc}
 8002eec:	40013c00 	.word	0x40013c00

08002ef0 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ef0:	6802      	ldr	r2, [r0, #0]
{
 8002ef2:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ef4:	68d3      	ldr	r3, [r2, #12]
 8002ef6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002efa:	60d3      	str	r3, [r2, #12]
{
 8002efc:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 8002efe:	f7fe fe65 	bl	8001bcc <HAL_GetTick>
 8002f02:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	069b      	lsls	r3, r3, #26
 8002f0a:	d501      	bpl.n	8002f10 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002f0c:	2000      	movs	r0, #0
}
 8002f0e:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f10:	f7fe fe5c 	bl	8001bcc <HAL_GetTick>
 8002f14:	1b40      	subs	r0, r0, r5
 8002f16:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002f1a:	d9f3      	bls.n	8002f04 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8002f1c:	2003      	movs	r0, #3
 8002f1e:	e7f6      	b.n	8002f0e <HAL_RTC_WaitForSynchro+0x1e>

08002f20 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002f22:	6803      	ldr	r3, [r0, #0]
 8002f24:	68dc      	ldr	r4, [r3, #12]
 8002f26:	f014 0440 	ands.w	r4, r4, #64	; 0x40
{
 8002f2a:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002f2c:	d117      	bne.n	8002f5e <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f34:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f36:	f7fe fe49 	bl	8001bcc <HAL_GetTick>
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f3a:	2704      	movs	r7, #4
    tickstart = HAL_GetTick();
 8002f3c:	4606      	mov	r6, r0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	065b      	lsls	r3, r3, #25
 8002f44:	d400      	bmi.n	8002f48 <RTC_EnterInitMode+0x28>
 8002f46:	b10c      	cbz	r4, 8002f4c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
}
 8002f48:	4620      	mov	r0, r4
 8002f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f4c:	f7fe fe3e 	bl	8001bcc <HAL_GetTick>
 8002f50:	1b80      	subs	r0, r0, r6
 8002f52:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f56:	bf84      	itt	hi
 8002f58:	776f      	strbhi	r7, [r5, #29]
        status = HAL_ERROR;
 8002f5a:	2401      	movhi	r4, #1
 8002f5c:	e7ef      	b.n	8002f3e <RTC_EnterInitMode+0x1e>
  HAL_StatusTypeDef status = HAL_OK;
 8002f5e:	2400      	movs	r4, #0
 8002f60:	e7f2      	b.n	8002f48 <RTC_EnterInitMode+0x28>

08002f62 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f62:	6803      	ldr	r3, [r0, #0]
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
{
 8002f6a:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f6c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	069b      	lsls	r3, r3, #26
{
 8002f72:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f74:	d501      	bpl.n	8002f7a <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8002f76:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8002f78:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f7a:	f7ff ffb9 	bl	8002ef0 <HAL_RTC_WaitForSynchro>
 8002f7e:	2800      	cmp	r0, #0
 8002f80:	d0f9      	beq.n	8002f76 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f82:	2304      	movs	r3, #4
 8002f84:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8002f86:	2001      	movs	r0, #1
 8002f88:	e7f6      	b.n	8002f78 <RTC_ExitInitMode+0x16>

08002f8a <HAL_RTC_Init>:
{
 8002f8a:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8002f8c:	4604      	mov	r4, r0
 8002f8e:	2800      	cmp	r0, #0
 8002f90:	d03a      	beq.n	8003008 <HAL_RTC_Init+0x7e>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002f92:	7f43      	ldrb	r3, [r0, #29]
 8002f94:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002f98:	b913      	cbnz	r3, 8002fa0 <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8002f9a:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8002f9c:	f7fe fc34 	bl	8001808 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	22ca      	movs	r2, #202	; 0xca
 8002fa8:	625a      	str	r2, [r3, #36]	; 0x24
 8002faa:	2253      	movs	r2, #83	; 0x53
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8002fae:	4620      	mov	r0, r4
 8002fb0:	f7ff ffb6 	bl	8002f20 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8002fb4:	bb20      	cbnz	r0, 8003000 <HAL_RTC_Init+0x76>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002fb6:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002fb8:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8002fc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002fc4:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002fc6:	6862      	ldr	r2, [r4, #4]
 8002fc8:	6899      	ldr	r1, [r3, #8]
 8002fca:	4302      	orrs	r2, r0
 8002fcc:	6960      	ldr	r0, [r4, #20]
 8002fce:	4302      	orrs	r2, r0
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002fd4:	68e2      	ldr	r2, [r4, #12]
 8002fd6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	68a1      	ldr	r1, [r4, #8]
 8002fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002fe0:	611a      	str	r2, [r3, #16]
    status = RTC_ExitInitMode(hrtc);
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f7ff ffbd 	bl	8002f62 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8002fe8:	b950      	cbnz	r0, 8003000 <HAL_RTC_Init+0x76>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002fea:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002fec:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002fee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ff0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ff4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->State = HAL_RTC_STATE_READY;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	22ff      	movs	r2, #255	; 0xff
 8003004:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003006:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003008:	2001      	movs	r0, #1
 800300a:	e7fc      	b.n	8003006 <HAL_RTC_Init+0x7c>

0800300c <RTC_ByteToBcd2>:
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint8_t bcdhigh = 0U;

  while (number >= 10U)
 800300c:	2300      	movs	r3, #0
 800300e:	2809      	cmp	r0, #9
 8003010:	b2da      	uxtb	r2, r3
 8003012:	f103 0301 	add.w	r3, r3, #1
 8003016:	d803      	bhi.n	8003020 <RTC_ByteToBcd2+0x14>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003018:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
}
 800301c:	b2c0      	uxtb	r0, r0
 800301e:	4770      	bx	lr
    number -= 10U;
 8003020:	380a      	subs	r0, #10
 8003022:	b2c0      	uxtb	r0, r0
 8003024:	e7f3      	b.n	800300e <RTC_ByteToBcd2+0x2>

08003026 <HAL_RTC_SetTime>:
{
 8003026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 800302a:	7f03      	ldrb	r3, [r0, #28]
 800302c:	2b01      	cmp	r3, #1
{
 800302e:	4606      	mov	r6, r0
 8003030:	460f      	mov	r7, r1
 8003032:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8003036:	d041      	beq.n	80030bc <HAL_RTC_SetTime+0x96>
 8003038:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800303a:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 800303c:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800303e:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 8003040:	7838      	ldrb	r0, [r7, #0]
 8003042:	787d      	ldrb	r5, [r7, #1]
 8003044:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003046:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 8003048:	2a00      	cmp	r2, #0
 800304a:	d139      	bne.n	80030c0 <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800304c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8003050:	bf08      	it	eq
 8003052:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003054:	f7ff ffda 	bl	800300c <RTC_ByteToBcd2>
 8003058:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800305a:	4628      	mov	r0, r5
 800305c:	f7ff ffd6 	bl	800300c <RTC_ByteToBcd2>
 8003060:	4605      	mov	r5, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8003062:	4620      	mov	r0, r4
 8003064:	f7ff ffd2 	bl	800300c <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8003068:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800306a:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 800306e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8003072:	ea43 2405 	orr.w	r4, r3, r5, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003076:	23ca      	movs	r3, #202	; 0xca
 8003078:	624b      	str	r3, [r1, #36]	; 0x24
 800307a:	2353      	movs	r3, #83	; 0x53
 800307c:	624b      	str	r3, [r1, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 800307e:	4630      	mov	r0, r6
 8003080:	f7ff ff4e 	bl	8002f20 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8003084:	b9a8      	cbnz	r0, 80030b2 <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003086:	6832      	ldr	r2, [r6, #0]
 8003088:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 800308c:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8003090:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003092:	6893      	ldr	r3, [r2, #8]
 8003094:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003098:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800309a:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 800309e:	6891      	ldr	r1, [r2, #8]
 80030a0:	4303      	orrs	r3, r0
 80030a2:	430b      	orrs	r3, r1
 80030a4:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 80030a6:	4630      	mov	r0, r6
 80030a8:	f7ff ff5b 	bl	8002f62 <RTC_ExitInitMode>
  if (status == HAL_OK)
 80030ac:	b908      	cbnz	r0, 80030b2 <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 80030ae:	2301      	movs	r3, #1
 80030b0:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030b2:	6833      	ldr	r3, [r6, #0]
 80030b4:	22ff      	movs	r2, #255	; 0xff
 80030b6:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 80030b8:	2300      	movs	r3, #0
 80030ba:	7733      	strb	r3, [r6, #28]
}
 80030bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80030c0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 80030c4:	bf08      	it	eq
 80030c6:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80030c8:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80030ca:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80030cc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80030d0:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80030d4:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 80030d8:	e7cd      	b.n	8003076 <HAL_RTC_SetTime+0x50>

080030da <HAL_RTC_SetDate>:
{
 80030da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80030dc:	7f03      	ldrb	r3, [r0, #28]
 80030de:	2b01      	cmp	r3, #1
{
 80030e0:	4605      	mov	r5, r0
 80030e2:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hrtc);
 80030e6:	d039      	beq.n	800315c <HAL_RTC_SetDate+0x82>
 80030e8:	2001      	movs	r0, #1
 80030ea:	7728      	strb	r0, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80030ec:	776b      	strb	r3, [r5, #29]
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80030ee:	780c      	ldrb	r4, [r1, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80030f0:	78c8      	ldrb	r0, [r1, #3]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80030f2:	784e      	ldrb	r6, [r1, #1]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80030f4:	788f      	ldrb	r7, [r1, #2]
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80030f6:	0364      	lsls	r4, r4, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80030f8:	bb92      	cbnz	r2, 8003160 <HAL_RTC_SetDate+0x86>
 80030fa:	06f3      	lsls	r3, r6, #27
 80030fc:	d503      	bpl.n	8003106 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80030fe:	f026 0610 	bic.w	r6, r6, #16
 8003102:	360a      	adds	r6, #10
 8003104:	704e      	strb	r6, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003106:	f7ff ff81 	bl	800300c <RTC_ByteToBcd2>
 800310a:	4606      	mov	r6, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800310c:	7848      	ldrb	r0, [r1, #1]
 800310e:	f7ff ff7d 	bl	800300c <RTC_ByteToBcd2>
 8003112:	4601      	mov	r1, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8003114:	4638      	mov	r0, r7
 8003116:	f7ff ff79 	bl	800300c <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800311a:	ea40 0304 	orr.w	r3, r0, r4
 800311e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8003122:	ea43 2401 	orr.w	r4, r3, r1, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003126:	682b      	ldr	r3, [r5, #0]
 8003128:	22ca      	movs	r2, #202	; 0xca
 800312a:	625a      	str	r2, [r3, #36]	; 0x24
 800312c:	2253      	movs	r2, #83	; 0x53
 800312e:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8003130:	4628      	mov	r0, r5
 8003132:	f7ff fef5 	bl	8002f20 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8003136:	b958      	cbnz	r0, 8003150 <HAL_RTC_SetDate+0x76>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003138:	682a      	ldr	r2, [r5, #0]
 800313a:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 800313e:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8003142:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8003144:	4628      	mov	r0, r5
 8003146:	f7ff ff0c 	bl	8002f62 <RTC_ExitInitMode>
  if (status == HAL_OK)
 800314a:	b908      	cbnz	r0, 8003150 <HAL_RTC_SetDate+0x76>
    hrtc->State = HAL_RTC_STATE_READY;
 800314c:	2301      	movs	r3, #1
 800314e:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003150:	682b      	ldr	r3, [r5, #0]
 8003152:	22ff      	movs	r2, #255	; 0xff
 8003154:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8003156:	2300      	movs	r3, #0
 8003158:	772b      	strb	r3, [r5, #28]
}
 800315a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 800315c:	4618      	mov	r0, r3
 800315e:	e7fc      	b.n	800315a <HAL_RTC_SetDate+0x80>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003160:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 8003164:	433c      	orrs	r4, r7
 8003166:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
 800316a:	e7dc      	b.n	8003126 <HAL_RTC_SetDate+0x4c>

0800316c <HAL_RTC_SetAlarm_IT>:
{
 800316c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003170:	4b54      	ldr	r3, [pc, #336]	; (80032c4 <HAL_RTC_SetAlarm_IT+0x158>)
 8003172:	681e      	ldr	r6, [r3, #0]
 8003174:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003178:	fbb6 f6f3 	udiv	r6, r6, r3
 800317c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003180:	435e      	muls	r6, r3
  __HAL_LOCK(hrtc);
 8003182:	7f03      	ldrb	r3, [r0, #28]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003184:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hrtc);
 8003186:	2b01      	cmp	r3, #1
{
 8003188:	4605      	mov	r5, r0
 800318a:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hrtc);
 800318e:	d04a      	beq.n	8003226 <HAL_RTC_SetAlarm_IT+0xba>
 8003190:	2001      	movs	r0, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003192:	682c      	ldr	r4, [r5, #0]
  __HAL_LOCK(hrtc);
 8003194:	7728      	strb	r0, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003196:	776b      	strb	r3, [r5, #29]
  if (Format == RTC_FORMAT_BIN)
 8003198:	7808      	ldrb	r0, [r1, #0]
 800319a:	f891 8001 	ldrb.w	r8, [r1, #1]
 800319e:	f891 9002 	ldrb.w	r9, [r1, #2]
 80031a2:	f891 7020 	ldrb.w	r7, [r1, #32]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80031a6:	68a3      	ldr	r3, [r4, #8]
  if (Format == RTC_FORMAT_BIN)
 80031a8:	2a00      	cmp	r2, #0
 80031aa:	d140      	bne.n	800322e <HAL_RTC_SetAlarm_IT+0xc2>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80031ac:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80031b0:	bf08      	it	eq
 80031b2:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80031b4:	f7ff ff2a 	bl	800300c <RTC_ByteToBcd2>
 80031b8:	4682      	mov	sl, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80031ba:	4640      	mov	r0, r8
 80031bc:	f7ff ff26 	bl	800300c <RTC_ByteToBcd2>
 80031c0:	4680      	mov	r8, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80031c2:	4648      	mov	r0, r9
 80031c4:	f7ff ff22 	bl	800300c <RTC_ByteToBcd2>
 80031c8:	4681      	mov	r9, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80031ca:	4638      	mov	r0, r7
 80031cc:	f7ff ff1e 	bl	800300c <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80031d0:	69ca      	ldr	r2, [r1, #28]
 80031d2:	694b      	ldr	r3, [r1, #20]
 80031d4:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80031d6:	78ca      	ldrb	r2, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80031d8:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 80031dc:	ea43 0309 	orr.w	r3, r3, r9
 80031e0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80031e4:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 80031e8:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80031ec:	698a      	ldr	r2, [r1, #24]
 80031ee:	6848      	ldr	r0, [r1, #4]
 80031f0:	4310      	orrs	r0, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031f2:	22ca      	movs	r2, #202	; 0xca
 80031f4:	6262      	str	r2, [r4, #36]	; 0x24
 80031f6:	2253      	movs	r2, #83	; 0x53
 80031f8:	6262      	str	r2, [r4, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 80031fa:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 80031fc:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003200:	68a2      	ldr	r2, [r4, #8]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003202:	d144      	bne.n	800328e <HAL_RTC_SetAlarm_IT+0x122>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003208:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800320a:	68e2      	ldr	r2, [r4, #12]
 800320c:	b2d2      	uxtb	r2, r2
 800320e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8003212:	60e2      	str	r2, [r4, #12]
      if (count-- == 0U)
 8003214:	9a01      	ldr	r2, [sp, #4]
 8003216:	1e51      	subs	r1, r2, #1
 8003218:	9101      	str	r1, [sp, #4]
 800321a:	b9da      	cbnz	r2, 8003254 <HAL_RTC_SetAlarm_IT+0xe8>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800321c:	23ff      	movs	r3, #255	; 0xff
 800321e:	6263      	str	r3, [r4, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 8003224:	772a      	strb	r2, [r5, #28]
}
 8003226:	4618      	mov	r0, r3
 8003228:	b002      	add	sp, #8
 800322a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800322e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003232:	694a      	ldr	r2, [r1, #20]
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003234:	bf08      	it	eq
 8003236:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003238:	69cb      	ldr	r3, [r1, #28]
 800323a:	4313      	orrs	r3, r2
 800323c:	ea43 0309 	orr.w	r3, r3, r9
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8003240:	78ca      	ldrb	r2, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003242:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003246:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
 800324a:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 800324e:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8003252:	e7cb      	b.n	80031ec <HAL_RTC_SetAlarm_IT+0x80>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003254:	68e2      	ldr	r2, [r4, #12]
 8003256:	07d1      	lsls	r1, r2, #31
 8003258:	d5dc      	bpl.n	8003214 <HAL_RTC_SetAlarm_IT+0xa8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800325a:	61e3      	str	r3, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800325c:	6460      	str	r0, [r4, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800325e:	68a3      	ldr	r3, [r4, #8]
 8003260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003264:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003266:	68a3      	ldr	r3, [r4, #8]
 8003268:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800326c:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800326e:	4b16      	ldr	r3, [pc, #88]	; (80032c8 <HAL_RTC_SetAlarm_IT+0x15c>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003276:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003278:	689a      	ldr	r2, [r3, #8]
 800327a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800327e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003280:	23ff      	movs	r3, #255	; 0xff
 8003282:	6263      	str	r3, [r4, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003284:	2301      	movs	r3, #1
 8003286:	776b      	strb	r3, [r5, #29]
  __HAL_UNLOCK(hrtc);
 8003288:	2300      	movs	r3, #0
 800328a:	772b      	strb	r3, [r5, #28]
  return HAL_OK;
 800328c:	e7cb      	b.n	8003226 <HAL_RTC_SetAlarm_IT+0xba>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800328e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003292:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003294:	68e2      	ldr	r2, [r4, #12]
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	f462 7220 	orn	r2, r2, #640	; 0x280
 800329c:	60e2      	str	r2, [r4, #12]
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800329e:	9601      	str	r6, [sp, #4]
      if (count-- == 0U)
 80032a0:	9a01      	ldr	r2, [sp, #4]
 80032a2:	1e51      	subs	r1, r2, #1
 80032a4:	9101      	str	r1, [sp, #4]
 80032a6:	2a00      	cmp	r2, #0
 80032a8:	d0b8      	beq.n	800321c <HAL_RTC_SetAlarm_IT+0xb0>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80032aa:	68e2      	ldr	r2, [r4, #12]
 80032ac:	0792      	lsls	r2, r2, #30
 80032ae:	d5f7      	bpl.n	80032a0 <HAL_RTC_SetAlarm_IT+0x134>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80032b0:	6223      	str	r3, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80032b2:	64a0      	str	r0, [r4, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80032b4:	68a3      	ldr	r3, [r4, #8]
 80032b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ba:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80032bc:	68a3      	ldr	r3, [r4, #8]
 80032be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032c2:	e7d3      	b.n	800326c <HAL_RTC_SetAlarm_IT+0x100>
 80032c4:	20000000 	.word	0x20000000
 80032c8:	40013c00 	.word	0x40013c00

080032cc <HAL_RTCEx_AlarmBEventCallback>:
 80032cc:	4770      	bx	lr
	...

080032d0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032d0:	6a03      	ldr	r3, [r0, #32]
 80032d2:	f023 0301 	bic.w	r3, r3, #1
 80032d6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032d8:	6a03      	ldr	r3, [r0, #32]
{
 80032da:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032dc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032de:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032e0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032e2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80032e6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032e8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80032ea:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80032ee:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032f0:	4d0e      	ldr	r5, [pc, #56]	; (800332c <TIM_OC1_SetConfig+0x5c>)
 80032f2:	42a8      	cmp	r0, r5
 80032f4:	d002      	beq.n	80032fc <TIM_OC1_SetConfig+0x2c>
 80032f6:	4e0e      	ldr	r6, [pc, #56]	; (8003330 <TIM_OC1_SetConfig+0x60>)
 80032f8:	42b0      	cmp	r0, r6
 80032fa:	d110      	bne.n	800331e <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032fc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80032fe:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003302:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003304:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003306:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800330a:	d002      	beq.n	8003312 <TIM_OC1_SetConfig+0x42>
 800330c:	4d08      	ldr	r5, [pc, #32]	; (8003330 <TIM_OC1_SetConfig+0x60>)
 800330e:	42a8      	cmp	r0, r5
 8003310:	d105      	bne.n	800331e <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003312:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003316:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800331a:	4335      	orrs	r5, r6
 800331c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800331e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003320:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003322:	684a      	ldr	r2, [r1, #4]
 8003324:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003326:	6203      	str	r3, [r0, #32]
}
 8003328:	bd70      	pop	{r4, r5, r6, pc}
 800332a:	bf00      	nop
 800332c:	40010000 	.word	0x40010000
 8003330:	40010400 	.word	0x40010400

08003334 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003334:	6a03      	ldr	r3, [r0, #32]
 8003336:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800333a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333c:	6a03      	ldr	r3, [r0, #32]
{
 800333e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003340:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003342:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003344:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003346:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800334a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800334c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800334e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003352:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003356:	4d11      	ldr	r5, [pc, #68]	; (800339c <TIM_OC3_SetConfig+0x68>)
 8003358:	42a8      	cmp	r0, r5
 800335a:	d003      	beq.n	8003364 <TIM_OC3_SetConfig+0x30>
 800335c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003360:	42a8      	cmp	r0, r5
 8003362:	d114      	bne.n	800338e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003364:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003366:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800336a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800336e:	4d0b      	ldr	r5, [pc, #44]	; (800339c <TIM_OC3_SetConfig+0x68>)
 8003370:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8003372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003376:	d003      	beq.n	8003380 <TIM_OC3_SetConfig+0x4c>
 8003378:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800337c:	42a8      	cmp	r0, r5
 800337e:	d106      	bne.n	800338e <TIM_OC3_SetConfig+0x5a>
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003380:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003384:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003388:	4335      	orrs	r5, r6
 800338a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800338e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003390:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003392:	684a      	ldr	r2, [r1, #4]
 8003394:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003396:	6203      	str	r3, [r0, #32]
}
 8003398:	bd70      	pop	{r4, r5, r6, pc}
 800339a:	bf00      	nop
 800339c:	40010000 	.word	0x40010000

080033a0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033a0:	6a03      	ldr	r3, [r0, #32]
 80033a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033a6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033a8:	6a03      	ldr	r3, [r0, #32]
{
 80033aa:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033ac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033ae:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033b6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033ba:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80033bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033c0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033c4:	4d08      	ldr	r5, [pc, #32]	; (80033e8 <TIM_OC4_SetConfig+0x48>)
 80033c6:	42a8      	cmp	r0, r5
 80033c8:	d003      	beq.n	80033d2 <TIM_OC4_SetConfig+0x32>
 80033ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033ce:	42a8      	cmp	r0, r5
 80033d0:	d104      	bne.n	80033dc <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033d2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033d4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033d8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033dc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033de:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033e0:	684a      	ldr	r2, [r1, #4]
 80033e2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033e4:	6203      	str	r3, [r0, #32]
}
 80033e6:	bd30      	pop	{r4, r5, pc}
 80033e8:	40010000 	.word	0x40010000

080033ec <HAL_TIM_PWM_MspInit>:
 80033ec:	4770      	bx	lr

080033ee <HAL_TIM_PeriodElapsedCallback>:
 80033ee:	4770      	bx	lr

080033f0 <HAL_TIM_OC_DelayElapsedCallback>:
 80033f0:	4770      	bx	lr

080033f2 <HAL_TIM_IC_CaptureCallback>:
 80033f2:	4770      	bx	lr

080033f4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80033f4:	4770      	bx	lr

080033f6 <HAL_TIM_TriggerCallback>:
 80033f6:	4770      	bx	lr

080033f8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033f8:	6803      	ldr	r3, [r0, #0]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	0791      	lsls	r1, r2, #30
{
 80033fe:	b510      	push	{r4, lr}
 8003400:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003402:	d50e      	bpl.n	8003422 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	0792      	lsls	r2, r2, #30
 8003408:	d50b      	bpl.n	8003422 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800340a:	f06f 0202 	mvn.w	r2, #2
 800340e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003410:	2201      	movs	r2, #1
 8003412:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	079b      	lsls	r3, r3, #30
 8003418:	d077      	beq.n	800350a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800341a:	f7ff ffea 	bl	80033f2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341e:	2300      	movs	r3, #0
 8003420:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	0750      	lsls	r0, r2, #29
 8003428:	d510      	bpl.n	800344c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	0751      	lsls	r1, r2, #29
 800342e:	d50d      	bpl.n	800344c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003430:	f06f 0204 	mvn.w	r2, #4
 8003434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003436:	2202      	movs	r2, #2
 8003438:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003440:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003442:	d068      	beq.n	8003516 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003444:	f7ff ffd5 	bl	80033f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003448:	2300      	movs	r3, #0
 800344a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	0712      	lsls	r2, r2, #28
 8003452:	d50f      	bpl.n	8003474 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	0710      	lsls	r0, r2, #28
 8003458:	d50c      	bpl.n	8003474 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800345a:	f06f 0208 	mvn.w	r2, #8
 800345e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003460:	2204      	movs	r2, #4
 8003462:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003468:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800346a:	d05a      	beq.n	8003522 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800346c:	f7ff ffc1 	bl	80033f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003470:	2300      	movs	r3, #0
 8003472:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	06d2      	lsls	r2, r2, #27
 800347a:	d510      	bpl.n	800349e <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	06d0      	lsls	r0, r2, #27
 8003480:	d50d      	bpl.n	800349e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003482:	f06f 0210 	mvn.w	r2, #16
 8003486:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003488:	2208      	movs	r2, #8
 800348a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003492:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003494:	d04b      	beq.n	800352e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003496:	f7ff ffac 	bl	80033f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349a:	2300      	movs	r3, #0
 800349c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	07d1      	lsls	r1, r2, #31
 80034a4:	d508      	bpl.n	80034b8 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034a6:	68da      	ldr	r2, [r3, #12]
 80034a8:	07d2      	lsls	r2, r2, #31
 80034aa:	d505      	bpl.n	80034b8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034ac:	f06f 0201 	mvn.w	r2, #1
 80034b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80034b2:	4620      	mov	r0, r4
 80034b4:	f7ff ff9b 	bl	80033ee <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034b8:	6823      	ldr	r3, [r4, #0]
 80034ba:	691a      	ldr	r2, [r3, #16]
 80034bc:	0610      	lsls	r0, r2, #24
 80034be:	d508      	bpl.n	80034d2 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	0611      	lsls	r1, r2, #24
 80034c4:	d505      	bpl.n	80034d2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034cc:	4620      	mov	r0, r4
 80034ce:	f000 fa64 	bl	800399a <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034d2:	6823      	ldr	r3, [r4, #0]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	0652      	lsls	r2, r2, #25
 80034d8:	d508      	bpl.n	80034ec <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034da:	68da      	ldr	r2, [r3, #12]
 80034dc:	0650      	lsls	r0, r2, #25
 80034de:	d505      	bpl.n	80034ec <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034e4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80034e6:	4620      	mov	r0, r4
 80034e8:	f7ff ff85 	bl	80033f6 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034ec:	6823      	ldr	r3, [r4, #0]
 80034ee:	691a      	ldr	r2, [r3, #16]
 80034f0:	0691      	lsls	r1, r2, #26
 80034f2:	d522      	bpl.n	800353a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	0692      	lsls	r2, r2, #26
 80034f8:	d51f      	bpl.n	800353a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034fa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80034fe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003500:	611a      	str	r2, [r3, #16]
}
 8003502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003506:	f000 ba47 	b.w	8003998 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800350a:	f7ff ff71 	bl	80033f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350e:	4620      	mov	r0, r4
 8003510:	f7ff ff70 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003514:	e783      	b.n	800341e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003516:	f7ff ff6b 	bl	80033f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff ff6a 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003520:	e792      	b.n	8003448 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003522:	f7ff ff65 	bl	80033f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003526:	4620      	mov	r0, r4
 8003528:	f7ff ff64 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
 800352c:	e7a0      	b.n	8003470 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352e:	f7ff ff5f 	bl	80033f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003532:	4620      	mov	r0, r4
 8003534:	f7ff ff5e 	bl	80033f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8003538:	e7af      	b.n	800349a <HAL_TIM_IRQHandler+0xa2>
}
 800353a:	bd10      	pop	{r4, pc}

0800353c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800353c:	4a30      	ldr	r2, [pc, #192]	; (8003600 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800353e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003540:	4290      	cmp	r0, r2
 8003542:	d012      	beq.n	800356a <TIM_Base_SetConfig+0x2e>
 8003544:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003548:	d00f      	beq.n	800356a <TIM_Base_SetConfig+0x2e>
 800354a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800354e:	4290      	cmp	r0, r2
 8003550:	d00b      	beq.n	800356a <TIM_Base_SetConfig+0x2e>
 8003552:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003556:	4290      	cmp	r0, r2
 8003558:	d007      	beq.n	800356a <TIM_Base_SetConfig+0x2e>
 800355a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800355e:	4290      	cmp	r0, r2
 8003560:	d003      	beq.n	800356a <TIM_Base_SetConfig+0x2e>
 8003562:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003566:	4290      	cmp	r0, r2
 8003568:	d119      	bne.n	800359e <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800356a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800356c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003570:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003572:	4a23      	ldr	r2, [pc, #140]	; (8003600 <TIM_Base_SetConfig+0xc4>)
 8003574:	4290      	cmp	r0, r2
 8003576:	d029      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 8003578:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800357c:	d026      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 800357e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003582:	4290      	cmp	r0, r2
 8003584:	d022      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 8003586:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800358a:	4290      	cmp	r0, r2
 800358c:	d01e      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 800358e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003592:	4290      	cmp	r0, r2
 8003594:	d01a      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 8003596:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800359a:	4290      	cmp	r0, r2
 800359c:	d016      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 800359e:	4a19      	ldr	r2, [pc, #100]	; (8003604 <TIM_Base_SetConfig+0xc8>)
 80035a0:	4290      	cmp	r0, r2
 80035a2:	d013      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 80035a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035a8:	4290      	cmp	r0, r2
 80035aa:	d00f      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 80035ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035b0:	4290      	cmp	r0, r2
 80035b2:	d00b      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 80035b4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80035b8:	4290      	cmp	r0, r2
 80035ba:	d007      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 80035bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035c0:	4290      	cmp	r0, r2
 80035c2:	d003      	beq.n	80035cc <TIM_Base_SetConfig+0x90>
 80035c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035c8:	4290      	cmp	r0, r2
 80035ca:	d103      	bne.n	80035d4 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035cc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035d2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d4:	694a      	ldr	r2, [r1, #20]
 80035d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035da:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80035dc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035de:	688b      	ldr	r3, [r1, #8]
 80035e0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80035e2:	680b      	ldr	r3, [r1, #0]
 80035e4:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035e6:	4b06      	ldr	r3, [pc, #24]	; (8003600 <TIM_Base_SetConfig+0xc4>)
 80035e8:	4298      	cmp	r0, r3
 80035ea:	d003      	beq.n	80035f4 <TIM_Base_SetConfig+0xb8>
 80035ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035f0:	4298      	cmp	r0, r3
 80035f2:	d101      	bne.n	80035f8 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80035f4:	690b      	ldr	r3, [r1, #16]
 80035f6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80035f8:	2301      	movs	r3, #1
 80035fa:	6143      	str	r3, [r0, #20]
}
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40010000 	.word	0x40010000
 8003604:	40014000 	.word	0x40014000

08003608 <HAL_TIM_Base_Init>:
{
 8003608:	b510      	push	{r4, lr}
  if (htim == NULL)
 800360a:	4604      	mov	r4, r0
 800360c:	b330      	cbz	r0, 800365c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800360e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003612:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003616:	b91b      	cbnz	r3, 8003620 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003618:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800361c:	f7fe f91c 	bl	8001858 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003620:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003622:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003624:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003628:	1d21      	adds	r1, r4, #4
 800362a:	f7ff ff87 	bl	800353c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800362e:	2301      	movs	r3, #1
 8003630:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 8003634:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003636:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800363a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800363e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003642:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003646:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800364a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800364e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003652:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003656:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800365a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800365c:	2001      	movs	r0, #1
 800365e:	e7fc      	b.n	800365a <HAL_TIM_Base_Init+0x52>

08003660 <HAL_TIM_PWM_Init>:
{
 8003660:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003662:	4604      	mov	r4, r0
 8003664:	b330      	cbz	r0, 80036b4 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003666:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800366a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800366e:	b91b      	cbnz	r3, 8003678 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003670:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003674:	f7ff feba 	bl	80033ec <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003678:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800367a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800367c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003680:	1d21      	adds	r1, r4, #4
 8003682:	f7ff ff5b 	bl	800353c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003686:	2301      	movs	r3, #1
 8003688:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  return HAL_OK;
 800368c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800368e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003692:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003696:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800369a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800369e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036a6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80036aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80036ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80036b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80036b4:	2001      	movs	r0, #1
 80036b6:	e7fc      	b.n	80036b2 <HAL_TIM_PWM_Init+0x52>

080036b8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036b8:	6a03      	ldr	r3, [r0, #32]
 80036ba:	f023 0310 	bic.w	r3, r3, #16
 80036be:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80036c0:	6a03      	ldr	r3, [r0, #32]
{
 80036c2:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80036c4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80036c6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036c8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036ca:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036ce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036d2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80036d4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80036dc:	4d10      	ldr	r5, [pc, #64]	; (8003720 <TIM_OC2_SetConfig+0x68>)
 80036de:	42a8      	cmp	r0, r5
 80036e0:	d003      	beq.n	80036ea <TIM_OC2_SetConfig+0x32>
 80036e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80036e6:	42a8      	cmp	r0, r5
 80036e8:	d114      	bne.n	8003714 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036ea:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80036ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036f0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036f4:	4d0a      	ldr	r5, [pc, #40]	; (8003720 <TIM_OC2_SetConfig+0x68>)
 80036f6:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 80036f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036fc:	d003      	beq.n	8003706 <TIM_OC2_SetConfig+0x4e>
 80036fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003702:	42a8      	cmp	r0, r5
 8003704:	d106      	bne.n	8003714 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003706:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800370a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800370e:	4335      	orrs	r5, r6
 8003710:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003714:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003716:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003718:	684a      	ldr	r2, [r1, #4]
 800371a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800371c:	6203      	str	r3, [r0, #32]
}
 800371e:	bd70      	pop	{r4, r5, r6, pc}
 8003720:	40010000 	.word	0x40010000

08003724 <HAL_TIM_PWM_ConfigChannel>:
{
 8003724:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003726:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800372a:	2b01      	cmp	r3, #1
{
 800372c:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 800372e:	d050      	beq.n	80037d2 <HAL_TIM_PWM_ConfigChannel+0xae>
 8003730:	2301      	movs	r3, #1
  switch (Channel)
 8003732:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003734:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003738:	d03b      	beq.n	80037b2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 800373a:	d807      	bhi.n	800374c <HAL_TIM_PWM_ConfigChannel+0x28>
 800373c:	b1c2      	cbz	r2, 8003770 <HAL_TIM_PWM_ConfigChannel+0x4c>
 800373e:	2a04      	cmp	r2, #4
 8003740:	d027      	beq.n	8003792 <HAL_TIM_PWM_ConfigChannel+0x6e>
 8003742:	4618      	mov	r0, r3
  __HAL_UNLOCK(htim);
 8003744:	2300      	movs	r3, #0
 8003746:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800374a:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 800374c:	2a0c      	cmp	r2, #12
 800374e:	d1f8      	bne.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003750:	6800      	ldr	r0, [r0, #0]
 8003752:	f7ff fe25 	bl	80033a0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003756:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003758:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800375a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800375e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003760:	69c3      	ldr	r3, [r0, #28]
 8003762:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003766:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003768:	69c3      	ldr	r3, [r0, #28]
 800376a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800376e:	e02e      	b.n	80037ce <HAL_TIM_PWM_ConfigChannel+0xaa>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003770:	6800      	ldr	r0, [r0, #0]
 8003772:	f7ff fdad 	bl	80032d0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003776:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003778:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003780:	6983      	ldr	r3, [r0, #24]
 8003782:	f023 0304 	bic.w	r3, r3, #4
 8003786:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003788:	6983      	ldr	r3, [r0, #24]
 800378a:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800378c:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800378e:	2000      	movs	r0, #0
      break;
 8003790:	e7d8      	b.n	8003744 <HAL_TIM_PWM_ConfigChannel+0x20>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003792:	6800      	ldr	r0, [r0, #0]
 8003794:	f7ff ff90 	bl	80036b8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003798:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800379a:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800379c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80037a0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037a2:	6983      	ldr	r3, [r0, #24]
 80037a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037a8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037aa:	6983      	ldr	r3, [r0, #24]
 80037ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80037b0:	e7ec      	b.n	800378c <HAL_TIM_PWM_ConfigChannel+0x68>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037b2:	6800      	ldr	r0, [r0, #0]
 80037b4:	f7ff fdbe 	bl	8003334 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037b8:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037ba:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037bc:	f043 0308 	orr.w	r3, r3, #8
 80037c0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037c2:	69c3      	ldr	r3, [r0, #28]
 80037c4:	f023 0304 	bic.w	r3, r3, #4
 80037c8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80037ca:	69c3      	ldr	r3, [r0, #28]
 80037cc:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037ce:	61c3      	str	r3, [r0, #28]
 80037d0:	e7dd      	b.n	800378e <HAL_TIM_PWM_ConfigChannel+0x6a>
  __HAL_LOCK(htim);
 80037d2:	2002      	movs	r0, #2
 80037d4:	e7b9      	b.n	800374a <HAL_TIM_PWM_ConfigChannel+0x26>

080037d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037d6:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037d8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037da:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037dc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037e0:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 80037e4:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e6:	6083      	str	r3, [r0, #8]
}
 80037e8:	bd10      	pop	{r4, pc}

080037ea <HAL_TIM_ConfigClockSource>:
{
 80037ea:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80037ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037f0:	2b01      	cmp	r3, #1
{
 80037f2:	4604      	mov	r4, r0
 80037f4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80037f8:	f000 808e 	beq.w	8003918 <HAL_TIM_ConfigClockSource+0x12e>
 80037fc:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80037fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003802:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003806:	6800      	ldr	r0, [r0, #0]
 8003808:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800380a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800380e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003812:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8003814:	680b      	ldr	r3, [r1, #0]
 8003816:	2b60      	cmp	r3, #96	; 0x60
 8003818:	d04f      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0xd0>
 800381a:	d832      	bhi.n	8003882 <HAL_TIM_ConfigClockSource+0x98>
 800381c:	2b40      	cmp	r3, #64	; 0x40
 800381e:	d064      	beq.n	80038ea <HAL_TIM_ConfigClockSource+0x100>
 8003820:	d816      	bhi.n	8003850 <HAL_TIM_ConfigClockSource+0x66>
 8003822:	2b20      	cmp	r3, #32
 8003824:	d00d      	beq.n	8003842 <HAL_TIM_ConfigClockSource+0x58>
 8003826:	d80a      	bhi.n	800383e <HAL_TIM_ConfigClockSource+0x54>
 8003828:	f033 0110 	bics.w	r1, r3, #16
 800382c:	d009      	beq.n	8003842 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 800382e:	2301      	movs	r3, #1
 8003830:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003834:	2300      	movs	r3, #0
 8003836:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800383a:	4610      	mov	r0, r2
 800383c:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 800383e:	2b30      	cmp	r3, #48	; 0x30
 8003840:	d1f5      	bne.n	800382e <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8003842:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003844:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003848:	4313      	orrs	r3, r2
 800384a:	f043 0307 	orr.w	r3, r3, #7
 800384e:	e028      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8003850:	2b50      	cmp	r3, #80	; 0x50
 8003852:	d1ec      	bne.n	800382e <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003854:	684a      	ldr	r2, [r1, #4]
 8003856:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003858:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800385a:	6a03      	ldr	r3, [r0, #32]
 800385c:	f023 0301 	bic.w	r3, r3, #1
 8003860:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003862:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003864:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003868:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800386c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003870:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003872:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003874:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003876:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800387c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003880:	e00f      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 8003882:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003886:	d00d      	beq.n	80038a4 <HAL_TIM_ConfigClockSource+0xba>
 8003888:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800388c:	d00c      	beq.n	80038a8 <HAL_TIM_ConfigClockSource+0xbe>
 800388e:	2b70      	cmp	r3, #112	; 0x70
 8003890:	d1cd      	bne.n	800382e <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 8003892:	68cb      	ldr	r3, [r1, #12]
 8003894:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003898:	f7ff ff9d 	bl	80037d6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800389c:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800389e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  TIMx->SMCR = tmpsmcr;
 80038a2:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80038a4:	2200      	movs	r2, #0
 80038a6:	e7c2      	b.n	800382e <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80038a8:	68cb      	ldr	r3, [r1, #12]
 80038aa:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80038ae:	f7ff ff92 	bl	80037d6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038b2:	6883      	ldr	r3, [r0, #8]
 80038b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038b8:	e7f3      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0xb8>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ba:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038bc:	684d      	ldr	r5, [r1, #4]
 80038be:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038c0:	f023 0310 	bic.w	r3, r3, #16
 80038c4:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038c6:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80038c8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038ca:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80038d2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038d6:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80038da:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80038dc:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80038de:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80038e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038e4:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80038e8:	e7db      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0xb8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ea:	684a      	ldr	r2, [r1, #4]
 80038ec:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80038ee:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038f0:	6a03      	ldr	r3, [r0, #32]
 80038f2:	f023 0301 	bic.w	r3, r3, #1
 80038f6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038f8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038fa:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003902:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003906:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003908:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800390a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800390c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800390e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003912:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003916:	e7c4      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 8003918:	461a      	mov	r2, r3
 800391a:	e78e      	b.n	800383a <HAL_TIM_ConfigClockSource+0x50>

0800391c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800391c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800391e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003922:	2b01      	cmp	r3, #1
 8003924:	f04f 0302 	mov.w	r3, #2
 8003928:	d032      	beq.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0x74>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800392a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800392e:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003930:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 8003932:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003934:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003936:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800393a:	432c      	orrs	r4, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800393c:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800393e:	4c15      	ldr	r4, [pc, #84]	; (8003994 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8003940:	42a3      	cmp	r3, r4
 8003942:	d01a      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003948:	d017      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800394a:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 800394e:	42a3      	cmp	r3, r4
 8003950:	d013      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003952:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003956:	42a3      	cmp	r3, r4
 8003958:	d00f      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800395a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800395e:	42a3      	cmp	r3, r4
 8003960:	d00b      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003962:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8003966:	42a3      	cmp	r3, r4
 8003968:	d007      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800396a:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 800396e:	42a3      	cmp	r3, r4
 8003970:	d003      	beq.n	800397a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8003972:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003976:	42a3      	cmp	r3, r4
 8003978:	d104      	bne.n	8003984 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800397a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800397c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003980:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003982:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003984:	2301      	movs	r3, #1
 8003986:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800398a:	2300      	movs	r3, #0
 800398c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003990:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003992:	bd30      	pop	{r4, r5, pc}
 8003994:	40010000 	.word	0x40010000

08003998 <HAL_TIMEx_CommutCallback>:
 8003998:	4770      	bx	lr

0800399a <HAL_TIMEx_BreakCallback>:
 800399a:	4770      	bx	lr

0800399c <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800399c:	6802      	ldr	r2, [r0, #0]
 800399e:	68c1      	ldr	r1, [r0, #12]
 80039a0:	6913      	ldr	r3, [r2, #16]
 80039a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039a6:	430b      	orrs	r3, r1
{
 80039a8:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039aa:	6113      	str	r3, [r2, #16]
{
 80039ac:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039ae:	6883      	ldr	r3, [r0, #8]
 80039b0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80039b2:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039b4:	4303      	orrs	r3, r0
 80039b6:	6968      	ldr	r0, [r5, #20]
 80039b8:	4303      	orrs	r3, r0
 80039ba:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 80039bc:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80039c0:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039c4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80039c6:	430b      	orrs	r3, r1
 80039c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039ca:	6953      	ldr	r3, [r2, #20]
 80039cc:	69a9      	ldr	r1, [r5, #24]
 80039ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d2:	430b      	orrs	r3, r1
 80039d4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039d6:	4b1f      	ldr	r3, [pc, #124]	; (8003a54 <UART_SetConfig+0xb8>)
 80039d8:	429a      	cmp	r2, r3
 80039da:	d003      	beq.n	80039e4 <UART_SetConfig+0x48>
 80039dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d123      	bne.n	8003a2c <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039e4:	f7ff f9b0 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039e8:	69eb      	ldr	r3, [r5, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039ea:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039f0:	e9d5 4600 	ldrd	r4, r6, [r5]
 80039f4:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039f8:	d11b      	bne.n	8003a32 <UART_SetConfig+0x96>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039fa:	19b2      	adds	r2, r6, r6
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	415b      	adcs	r3, r3
 8003a02:	f7fd f80b 	bl	8000a1c <__aeabi_uldivmod>
 8003a06:	2264      	movs	r2, #100	; 0x64
 8003a08:	fbb0 f1f2 	udiv	r1, r0, r2
 8003a0c:	fb02 0311 	mls	r3, r2, r1, r0
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	3332      	adds	r3, #50	; 0x32
 8003a14:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a18:	f003 0207 	and.w	r2, r3, #7
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003a22:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a26:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a28:	60a3      	str	r3, [r4, #8]
  }
}
 8003a2a:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a2c:	f7ff f97c 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8003a30:	e7da      	b.n	80039e8 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a32:	00b2      	lsls	r2, r6, #2
 8003a34:	0fb3      	lsrs	r3, r6, #30
 8003a36:	f7fc fff1 	bl	8000a1c <__aeabi_uldivmod>
 8003a3a:	2264      	movs	r2, #100	; 0x64
 8003a3c:	fbb0 f1f2 	udiv	r1, r0, r2
 8003a40:	fb02 0311 	mls	r3, r2, r1, r0
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	3332      	adds	r3, #50	; 0x32
 8003a48:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a4c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003a50:	e7ea      	b.n	8003a28 <UART_SetConfig+0x8c>
 8003a52:	bf00      	nop
 8003a54:	40011000 	.word	0x40011000

08003a58 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8003a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5a:	4604      	mov	r4, r0
 8003a5c:	460e      	mov	r6, r1
 8003a5e:	4617      	mov	r7, r2
 8003a60:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a62:	6822      	ldr	r2, [r4, #0]
 8003a64:	6813      	ldr	r3, [r2, #0]
 8003a66:	ea36 0303 	bics.w	r3, r6, r3
 8003a6a:	d101      	bne.n	8003a70 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	e028      	b.n	8003ac2 <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8003a70:	1c6b      	adds	r3, r5, #1
 8003a72:	d0f7      	beq.n	8003a64 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a74:	b125      	cbz	r5, 8003a80 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 8003a76:	f7fe f8a9 	bl	8001bcc <HAL_GetTick>
 8003a7a:	1bc0      	subs	r0, r0, r7
 8003a7c:	4285      	cmp	r5, r0
 8003a7e:	d2f0      	bcs.n	8003a62 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a80:	6822      	ldr	r2, [r4, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a82:	f102 030c 	add.w	r3, r2, #12
 8003a86:	e853 3f00 	ldrex	r3, [r3]
 8003a8a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	320c      	adds	r2, #12
 8003a90:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 8003a94:	6821      	ldr	r1, [r4, #0]
 8003a96:	2800      	cmp	r0, #0
 8003a98:	d1f2      	bne.n	8003a80 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9a:	f101 0314 	add.w	r3, r1, #20
 8003a9e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa6:	f101 0014 	add.w	r0, r1, #20
 8003aaa:	e840 3200 	strex	r2, r3, [r0]
 8003aae:	2a00      	cmp	r2, #0
 8003ab0:	d1f3      	bne.n	8003a9a <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 8003ab2:	2320      	movs	r3, #32
 8003ab4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8003ab8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8003abc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8003ac0:	2003      	movs	r0, #3
}
 8003ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ac4 <HAL_UART_Init>:
{
 8003ac4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003ac6:	4604      	mov	r4, r0
 8003ac8:	b340      	cbz	r0, 8003b1c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003aca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003ace:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ad2:	b91b      	cbnz	r3, 8003adc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003ad4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003ad8:	f7fd ff1e 	bl	8001918 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003adc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003ade:	2324      	movs	r3, #36	; 0x24
 8003ae0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8003ae4:	68d3      	ldr	r3, [r2, #12]
 8003ae6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003aea:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003aec:	4620      	mov	r0, r4
 8003aee:	f7ff ff55 	bl	800399c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003af2:	6823      	ldr	r3, [r4, #0]
 8003af4:	691a      	ldr	r2, [r3, #16]
 8003af6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003afa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b02:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003b04:	68da      	ldr	r2, [r3, #12]
 8003b06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b0a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003b0e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b10:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8003b1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	e7fc      	b.n	8003b1a <HAL_UART_Init+0x56>

08003b20 <HAL_UART_Transmit>:
{
 8003b20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b22:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003b24:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 8003b28:	9300      	str	r3, [sp, #0]
  if (huart->gState == HAL_UART_STATE_READY)
 8003b2a:	2a20      	cmp	r2, #32
{
 8003b2c:	4604      	mov	r4, r0
 8003b2e:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8003b30:	d149      	bne.n	8003bc6 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8003b32:	2900      	cmp	r1, #0
 8003b34:	d045      	beq.n	8003bc2 <HAL_UART_Transmit+0xa2>
 8003b36:	2f00      	cmp	r7, #0
 8003b38:	d043      	beq.n	8003bc2 <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 8003b3a:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8003b3e:	2a01      	cmp	r2, #1
 8003b40:	d041      	beq.n	8003bc6 <HAL_UART_Transmit+0xa6>
 8003b42:	2201      	movs	r2, #1
 8003b44:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b48:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b4a:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b4c:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b4e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8003b52:	f7fe f83b 	bl	8001bcc <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b56:	68a1      	ldr	r1, [r4, #8]
 8003b58:	9b00      	ldr	r3, [sp, #0]
    huart->TxXferSize = Size;
 8003b5a:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b5c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003b60:	4602      	mov	r2, r0
    huart->TxXferCount = Size;
 8003b62:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b64:	d103      	bne.n	8003b6e <HAL_UART_Transmit+0x4e>
 8003b66:	6921      	ldr	r1, [r4, #16]
 8003b68:	b909      	cbnz	r1, 8003b6e <HAL_UART_Transmit+0x4e>
 8003b6a:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003b6c:	460e      	mov	r6, r1
    __HAL_UNLOCK(huart);
 8003b6e:	2100      	movs	r1, #0
 8003b70:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8003b74:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8003b76:	b289      	uxth	r1, r1
 8003b78:	b941      	cbnz	r1, 8003b8c <HAL_UART_Transmit+0x6c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b7a:	2140      	movs	r1, #64	; 0x40
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	f7ff ff6b 	bl	8003a58 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8003b82:	b960      	cbnz	r0, 8003b9e <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8003b84:	2320      	movs	r3, #32
 8003b86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8003b8a:	e009      	b.n	8003ba0 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b8c:	2180      	movs	r1, #128	; 0x80
 8003b8e:	4620      	mov	r0, r4
 8003b90:	e9cd 2300 	strd	r2, r3, [sp]
 8003b94:	f7ff ff60 	bl	8003a58 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8003b98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b9c:	b110      	cbz	r0, 8003ba4 <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8003b9e:	2003      	movs	r0, #3
}
 8003ba0:	b003      	add	sp, #12
 8003ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ba4:	6820      	ldr	r0, [r4, #0]
      if (pdata8bits == NULL)
 8003ba6:	b94e      	cbnz	r6, 8003bbc <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ba8:	f835 1b02 	ldrh.w	r1, [r5], #2
 8003bac:	f3c1 0108 	ubfx	r1, r1, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bb0:	6041      	str	r1, [r0, #4]
      huart->TxXferCount--;
 8003bb2:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8003bb4:	3901      	subs	r1, #1
 8003bb6:	b289      	uxth	r1, r1
 8003bb8:	84e1      	strh	r1, [r4, #38]	; 0x26
 8003bba:	e7db      	b.n	8003b74 <HAL_UART_Transmit+0x54>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bbc:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003bc0:	e7f6      	b.n	8003bb0 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003bc2:	2001      	movs	r0, #1
 8003bc4:	e7ec      	b.n	8003ba0 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 8003bc6:	2002      	movs	r0, #2
 8003bc8:	e7ea      	b.n	8003ba0 <HAL_UART_Transmit+0x80>

08003bca <_ZdlPvj>:
 8003bca:	f000 b811 	b.w	8003bf0 <_ZdlPv>

08003bce <_Znwj>:
 8003bce:	2801      	cmp	r0, #1
 8003bd0:	bf38      	it	cc
 8003bd2:	2001      	movcc	r0, #1
 8003bd4:	b510      	push	{r4, lr}
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	4620      	mov	r0, r4
 8003bda:	f000 f81b 	bl	8003c14 <malloc>
 8003bde:	b100      	cbz	r0, 8003be2 <_Znwj+0x14>
 8003be0:	bd10      	pop	{r4, pc}
 8003be2:	f000 f807 	bl	8003bf4 <_ZSt15get_new_handlerv>
 8003be6:	b908      	cbnz	r0, 8003bec <_Znwj+0x1e>
 8003be8:	f000 f80c 	bl	8003c04 <abort>
 8003bec:	4780      	blx	r0
 8003bee:	e7f3      	b.n	8003bd8 <_Znwj+0xa>

08003bf0 <_ZdlPv>:
 8003bf0:	f000 b818 	b.w	8003c24 <free>

08003bf4 <_ZSt15get_new_handlerv>:
 8003bf4:	4b02      	ldr	r3, [pc, #8]	; (8003c00 <_ZSt15get_new_handlerv+0xc>)
 8003bf6:	6818      	ldr	r0, [r3, #0]
 8003bf8:	f3bf 8f5b 	dmb	ish
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20000704 	.word	0x20000704

08003c04 <abort>:
 8003c04:	b508      	push	{r3, lr}
 8003c06:	2006      	movs	r0, #6
 8003c08:	f000 f924 	bl	8003e54 <raise>
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	f7fd ff39 	bl	8001a84 <_exit>
	...

08003c14 <malloc>:
 8003c14:	4b02      	ldr	r3, [pc, #8]	; (8003c20 <malloc+0xc>)
 8003c16:	4601      	mov	r1, r0
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	f000 b82b 	b.w	8003c74 <_malloc_r>
 8003c1e:	bf00      	nop
 8003c20:	2000005c 	.word	0x2000005c

08003c24 <free>:
 8003c24:	4b02      	ldr	r3, [pc, #8]	; (8003c30 <free+0xc>)
 8003c26:	4601      	mov	r1, r0
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	f000 b96b 	b.w	8003f04 <_free_r>
 8003c2e:	bf00      	nop
 8003c30:	2000005c 	.word	0x2000005c

08003c34 <sbrk_aligned>:
 8003c34:	b570      	push	{r4, r5, r6, lr}
 8003c36:	4e0e      	ldr	r6, [pc, #56]	; (8003c70 <sbrk_aligned+0x3c>)
 8003c38:	460c      	mov	r4, r1
 8003c3a:	6831      	ldr	r1, [r6, #0]
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	b911      	cbnz	r1, 8003c46 <sbrk_aligned+0x12>
 8003c40:	f000 f924 	bl	8003e8c <_sbrk_r>
 8003c44:	6030      	str	r0, [r6, #0]
 8003c46:	4621      	mov	r1, r4
 8003c48:	4628      	mov	r0, r5
 8003c4a:	f000 f91f 	bl	8003e8c <_sbrk_r>
 8003c4e:	1c43      	adds	r3, r0, #1
 8003c50:	d00a      	beq.n	8003c68 <sbrk_aligned+0x34>
 8003c52:	1cc4      	adds	r4, r0, #3
 8003c54:	f024 0403 	bic.w	r4, r4, #3
 8003c58:	42a0      	cmp	r0, r4
 8003c5a:	d007      	beq.n	8003c6c <sbrk_aligned+0x38>
 8003c5c:	1a21      	subs	r1, r4, r0
 8003c5e:	4628      	mov	r0, r5
 8003c60:	f000 f914 	bl	8003e8c <_sbrk_r>
 8003c64:	3001      	adds	r0, #1
 8003c66:	d101      	bne.n	8003c6c <sbrk_aligned+0x38>
 8003c68:	f04f 34ff 	mov.w	r4, #4294967295
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	bd70      	pop	{r4, r5, r6, pc}
 8003c70:	2000070c 	.word	0x2000070c

08003c74 <_malloc_r>:
 8003c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c78:	1ccd      	adds	r5, r1, #3
 8003c7a:	f025 0503 	bic.w	r5, r5, #3
 8003c7e:	3508      	adds	r5, #8
 8003c80:	2d0c      	cmp	r5, #12
 8003c82:	bf38      	it	cc
 8003c84:	250c      	movcc	r5, #12
 8003c86:	2d00      	cmp	r5, #0
 8003c88:	4607      	mov	r7, r0
 8003c8a:	db01      	blt.n	8003c90 <_malloc_r+0x1c>
 8003c8c:	42a9      	cmp	r1, r5
 8003c8e:	d905      	bls.n	8003c9c <_malloc_r+0x28>
 8003c90:	230c      	movs	r3, #12
 8003c92:	603b      	str	r3, [r7, #0]
 8003c94:	2600      	movs	r6, #0
 8003c96:	4630      	mov	r0, r6
 8003c98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c9c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003d70 <_malloc_r+0xfc>
 8003ca0:	f000 f868 	bl	8003d74 <__malloc_lock>
 8003ca4:	f8d8 3000 	ldr.w	r3, [r8]
 8003ca8:	461c      	mov	r4, r3
 8003caa:	bb5c      	cbnz	r4, 8003d04 <_malloc_r+0x90>
 8003cac:	4629      	mov	r1, r5
 8003cae:	4638      	mov	r0, r7
 8003cb0:	f7ff ffc0 	bl	8003c34 <sbrk_aligned>
 8003cb4:	1c43      	adds	r3, r0, #1
 8003cb6:	4604      	mov	r4, r0
 8003cb8:	d155      	bne.n	8003d66 <_malloc_r+0xf2>
 8003cba:	f8d8 4000 	ldr.w	r4, [r8]
 8003cbe:	4626      	mov	r6, r4
 8003cc0:	2e00      	cmp	r6, #0
 8003cc2:	d145      	bne.n	8003d50 <_malloc_r+0xdc>
 8003cc4:	2c00      	cmp	r4, #0
 8003cc6:	d048      	beq.n	8003d5a <_malloc_r+0xe6>
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	4631      	mov	r1, r6
 8003ccc:	4638      	mov	r0, r7
 8003cce:	eb04 0903 	add.w	r9, r4, r3
 8003cd2:	f000 f8db 	bl	8003e8c <_sbrk_r>
 8003cd6:	4581      	cmp	r9, r0
 8003cd8:	d13f      	bne.n	8003d5a <_malloc_r+0xe6>
 8003cda:	6821      	ldr	r1, [r4, #0]
 8003cdc:	1a6d      	subs	r5, r5, r1
 8003cde:	4629      	mov	r1, r5
 8003ce0:	4638      	mov	r0, r7
 8003ce2:	f7ff ffa7 	bl	8003c34 <sbrk_aligned>
 8003ce6:	3001      	adds	r0, #1
 8003ce8:	d037      	beq.n	8003d5a <_malloc_r+0xe6>
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	442b      	add	r3, r5
 8003cee:	6023      	str	r3, [r4, #0]
 8003cf0:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d038      	beq.n	8003d6a <_malloc_r+0xf6>
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	42a2      	cmp	r2, r4
 8003cfc:	d12b      	bne.n	8003d56 <_malloc_r+0xe2>
 8003cfe:	2200      	movs	r2, #0
 8003d00:	605a      	str	r2, [r3, #4]
 8003d02:	e00f      	b.n	8003d24 <_malloc_r+0xb0>
 8003d04:	6822      	ldr	r2, [r4, #0]
 8003d06:	1b52      	subs	r2, r2, r5
 8003d08:	d41f      	bmi.n	8003d4a <_malloc_r+0xd6>
 8003d0a:	2a0b      	cmp	r2, #11
 8003d0c:	d917      	bls.n	8003d3e <_malloc_r+0xca>
 8003d0e:	1961      	adds	r1, r4, r5
 8003d10:	42a3      	cmp	r3, r4
 8003d12:	6025      	str	r5, [r4, #0]
 8003d14:	bf18      	it	ne
 8003d16:	6059      	strne	r1, [r3, #4]
 8003d18:	6863      	ldr	r3, [r4, #4]
 8003d1a:	bf08      	it	eq
 8003d1c:	f8c8 1000 	streq.w	r1, [r8]
 8003d20:	5162      	str	r2, [r4, r5]
 8003d22:	604b      	str	r3, [r1, #4]
 8003d24:	4638      	mov	r0, r7
 8003d26:	f104 060b 	add.w	r6, r4, #11
 8003d2a:	f000 f829 	bl	8003d80 <__malloc_unlock>
 8003d2e:	f026 0607 	bic.w	r6, r6, #7
 8003d32:	1d23      	adds	r3, r4, #4
 8003d34:	1af2      	subs	r2, r6, r3
 8003d36:	d0ae      	beq.n	8003c96 <_malloc_r+0x22>
 8003d38:	1b9b      	subs	r3, r3, r6
 8003d3a:	50a3      	str	r3, [r4, r2]
 8003d3c:	e7ab      	b.n	8003c96 <_malloc_r+0x22>
 8003d3e:	42a3      	cmp	r3, r4
 8003d40:	6862      	ldr	r2, [r4, #4]
 8003d42:	d1dd      	bne.n	8003d00 <_malloc_r+0x8c>
 8003d44:	f8c8 2000 	str.w	r2, [r8]
 8003d48:	e7ec      	b.n	8003d24 <_malloc_r+0xb0>
 8003d4a:	4623      	mov	r3, r4
 8003d4c:	6864      	ldr	r4, [r4, #4]
 8003d4e:	e7ac      	b.n	8003caa <_malloc_r+0x36>
 8003d50:	4634      	mov	r4, r6
 8003d52:	6876      	ldr	r6, [r6, #4]
 8003d54:	e7b4      	b.n	8003cc0 <_malloc_r+0x4c>
 8003d56:	4613      	mov	r3, r2
 8003d58:	e7cc      	b.n	8003cf4 <_malloc_r+0x80>
 8003d5a:	230c      	movs	r3, #12
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4638      	mov	r0, r7
 8003d60:	f000 f80e 	bl	8003d80 <__malloc_unlock>
 8003d64:	e797      	b.n	8003c96 <_malloc_r+0x22>
 8003d66:	6025      	str	r5, [r4, #0]
 8003d68:	e7dc      	b.n	8003d24 <_malloc_r+0xb0>
 8003d6a:	605b      	str	r3, [r3, #4]
 8003d6c:	deff      	udf	#255	; 0xff
 8003d6e:	bf00      	nop
 8003d70:	20000708 	.word	0x20000708

08003d74 <__malloc_lock>:
 8003d74:	4801      	ldr	r0, [pc, #4]	; (8003d7c <__malloc_lock+0x8>)
 8003d76:	f000 b8c3 	b.w	8003f00 <__retarget_lock_acquire_recursive>
 8003d7a:	bf00      	nop
 8003d7c:	2000084c 	.word	0x2000084c

08003d80 <__malloc_unlock>:
 8003d80:	4801      	ldr	r0, [pc, #4]	; (8003d88 <__malloc_unlock+0x8>)
 8003d82:	f000 b8be 	b.w	8003f02 <__retarget_lock_release_recursive>
 8003d86:	bf00      	nop
 8003d88:	2000084c 	.word	0x2000084c

08003d8c <sniprintf>:
 8003d8c:	b40c      	push	{r2, r3}
 8003d8e:	b530      	push	{r4, r5, lr}
 8003d90:	4b17      	ldr	r3, [pc, #92]	; (8003df0 <sniprintf+0x64>)
 8003d92:	1e0c      	subs	r4, r1, #0
 8003d94:	681d      	ldr	r5, [r3, #0]
 8003d96:	b09d      	sub	sp, #116	; 0x74
 8003d98:	da08      	bge.n	8003dac <sniprintf+0x20>
 8003d9a:	238b      	movs	r3, #139	; 0x8b
 8003d9c:	602b      	str	r3, [r5, #0]
 8003d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003da2:	b01d      	add	sp, #116	; 0x74
 8003da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003da8:	b002      	add	sp, #8
 8003daa:	4770      	bx	lr
 8003dac:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003db0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003db4:	bf14      	ite	ne
 8003db6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003dba:	4623      	moveq	r3, r4
 8003dbc:	9304      	str	r3, [sp, #16]
 8003dbe:	9307      	str	r3, [sp, #28]
 8003dc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dc4:	9002      	str	r0, [sp, #8]
 8003dc6:	9006      	str	r0, [sp, #24]
 8003dc8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003dcc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003dce:	ab21      	add	r3, sp, #132	; 0x84
 8003dd0:	a902      	add	r1, sp, #8
 8003dd2:	4628      	mov	r0, r5
 8003dd4:	9301      	str	r3, [sp, #4]
 8003dd6:	f000 f93b 	bl	8004050 <_svfiprintf_r>
 8003dda:	1c43      	adds	r3, r0, #1
 8003ddc:	bfbc      	itt	lt
 8003dde:	238b      	movlt	r3, #139	; 0x8b
 8003de0:	602b      	strlt	r3, [r5, #0]
 8003de2:	2c00      	cmp	r4, #0
 8003de4:	d0dd      	beq.n	8003da2 <sniprintf+0x16>
 8003de6:	9b02      	ldr	r3, [sp, #8]
 8003de8:	2200      	movs	r2, #0
 8003dea:	701a      	strb	r2, [r3, #0]
 8003dec:	e7d9      	b.n	8003da2 <sniprintf+0x16>
 8003dee:	bf00      	nop
 8003df0:	2000005c 	.word	0x2000005c

08003df4 <memset>:
 8003df4:	4402      	add	r2, r0
 8003df6:	4603      	mov	r3, r0
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d100      	bne.n	8003dfe <memset+0xa>
 8003dfc:	4770      	bx	lr
 8003dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8003e02:	e7f9      	b.n	8003df8 <memset+0x4>

08003e04 <_raise_r>:
 8003e04:	291f      	cmp	r1, #31
 8003e06:	b538      	push	{r3, r4, r5, lr}
 8003e08:	4604      	mov	r4, r0
 8003e0a:	460d      	mov	r5, r1
 8003e0c:	d904      	bls.n	8003e18 <_raise_r+0x14>
 8003e0e:	2316      	movs	r3, #22
 8003e10:	6003      	str	r3, [r0, #0]
 8003e12:	f04f 30ff 	mov.w	r0, #4294967295
 8003e16:	bd38      	pop	{r3, r4, r5, pc}
 8003e18:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003e1a:	b112      	cbz	r2, 8003e22 <_raise_r+0x1e>
 8003e1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003e20:	b94b      	cbnz	r3, 8003e36 <_raise_r+0x32>
 8003e22:	4620      	mov	r0, r4
 8003e24:	f000 f830 	bl	8003e88 <_getpid_r>
 8003e28:	462a      	mov	r2, r5
 8003e2a:	4601      	mov	r1, r0
 8003e2c:	4620      	mov	r0, r4
 8003e2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e32:	f000 b817 	b.w	8003e64 <_kill_r>
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d00a      	beq.n	8003e50 <_raise_r+0x4c>
 8003e3a:	1c59      	adds	r1, r3, #1
 8003e3c:	d103      	bne.n	8003e46 <_raise_r+0x42>
 8003e3e:	2316      	movs	r3, #22
 8003e40:	6003      	str	r3, [r0, #0]
 8003e42:	2001      	movs	r0, #1
 8003e44:	e7e7      	b.n	8003e16 <_raise_r+0x12>
 8003e46:	2400      	movs	r4, #0
 8003e48:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	4798      	blx	r3
 8003e50:	2000      	movs	r0, #0
 8003e52:	e7e0      	b.n	8003e16 <_raise_r+0x12>

08003e54 <raise>:
 8003e54:	4b02      	ldr	r3, [pc, #8]	; (8003e60 <raise+0xc>)
 8003e56:	4601      	mov	r1, r0
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	f7ff bfd3 	b.w	8003e04 <_raise_r>
 8003e5e:	bf00      	nop
 8003e60:	2000005c 	.word	0x2000005c

08003e64 <_kill_r>:
 8003e64:	b538      	push	{r3, r4, r5, lr}
 8003e66:	4d07      	ldr	r5, [pc, #28]	; (8003e84 <_kill_r+0x20>)
 8003e68:	2300      	movs	r3, #0
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	4608      	mov	r0, r1
 8003e6e:	4611      	mov	r1, r2
 8003e70:	602b      	str	r3, [r5, #0]
 8003e72:	f7fd fdff 	bl	8001a74 <_kill>
 8003e76:	1c43      	adds	r3, r0, #1
 8003e78:	d102      	bne.n	8003e80 <_kill_r+0x1c>
 8003e7a:	682b      	ldr	r3, [r5, #0]
 8003e7c:	b103      	cbz	r3, 8003e80 <_kill_r+0x1c>
 8003e7e:	6023      	str	r3, [r4, #0]
 8003e80:	bd38      	pop	{r3, r4, r5, pc}
 8003e82:	bf00      	nop
 8003e84:	20000848 	.word	0x20000848

08003e88 <_getpid_r>:
 8003e88:	f7fd bdf2 	b.w	8001a70 <_getpid>

08003e8c <_sbrk_r>:
 8003e8c:	b538      	push	{r3, r4, r5, lr}
 8003e8e:	4d06      	ldr	r5, [pc, #24]	; (8003ea8 <_sbrk_r+0x1c>)
 8003e90:	2300      	movs	r3, #0
 8003e92:	4604      	mov	r4, r0
 8003e94:	4608      	mov	r0, r1
 8003e96:	602b      	str	r3, [r5, #0]
 8003e98:	f7fd fdfa 	bl	8001a90 <_sbrk>
 8003e9c:	1c43      	adds	r3, r0, #1
 8003e9e:	d102      	bne.n	8003ea6 <_sbrk_r+0x1a>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	b103      	cbz	r3, 8003ea6 <_sbrk_r+0x1a>
 8003ea4:	6023      	str	r3, [r4, #0]
 8003ea6:	bd38      	pop	{r3, r4, r5, pc}
 8003ea8:	20000848 	.word	0x20000848

08003eac <__errno>:
 8003eac:	4b01      	ldr	r3, [pc, #4]	; (8003eb4 <__errno+0x8>)
 8003eae:	6818      	ldr	r0, [r3, #0]
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	2000005c 	.word	0x2000005c

08003eb8 <__libc_init_array>:
 8003eb8:	b570      	push	{r4, r5, r6, lr}
 8003eba:	4d0d      	ldr	r5, [pc, #52]	; (8003ef0 <__libc_init_array+0x38>)
 8003ebc:	4c0d      	ldr	r4, [pc, #52]	; (8003ef4 <__libc_init_array+0x3c>)
 8003ebe:	1b64      	subs	r4, r4, r5
 8003ec0:	10a4      	asrs	r4, r4, #2
 8003ec2:	2600      	movs	r6, #0
 8003ec4:	42a6      	cmp	r6, r4
 8003ec6:	d109      	bne.n	8003edc <__libc_init_array+0x24>
 8003ec8:	4d0b      	ldr	r5, [pc, #44]	; (8003ef8 <__libc_init_array+0x40>)
 8003eca:	4c0c      	ldr	r4, [pc, #48]	; (8003efc <__libc_init_array+0x44>)
 8003ecc:	f000 fbae 	bl	800462c <_init>
 8003ed0:	1b64      	subs	r4, r4, r5
 8003ed2:	10a4      	asrs	r4, r4, #2
 8003ed4:	2600      	movs	r6, #0
 8003ed6:	42a6      	cmp	r6, r4
 8003ed8:	d105      	bne.n	8003ee6 <__libc_init_array+0x2e>
 8003eda:	bd70      	pop	{r4, r5, r6, pc}
 8003edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ee0:	4798      	blx	r3
 8003ee2:	3601      	adds	r6, #1
 8003ee4:	e7ee      	b.n	8003ec4 <__libc_init_array+0xc>
 8003ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eea:	4798      	blx	r3
 8003eec:	3601      	adds	r6, #1
 8003eee:	e7f2      	b.n	8003ed6 <__libc_init_array+0x1e>
 8003ef0:	08004a88 	.word	0x08004a88
 8003ef4:	08004a88 	.word	0x08004a88
 8003ef8:	08004a88 	.word	0x08004a88
 8003efc:	08004a8c 	.word	0x08004a8c

08003f00 <__retarget_lock_acquire_recursive>:
 8003f00:	4770      	bx	lr

08003f02 <__retarget_lock_release_recursive>:
 8003f02:	4770      	bx	lr

08003f04 <_free_r>:
 8003f04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003f06:	2900      	cmp	r1, #0
 8003f08:	d044      	beq.n	8003f94 <_free_r+0x90>
 8003f0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f0e:	9001      	str	r0, [sp, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f1a1 0404 	sub.w	r4, r1, #4
 8003f16:	bfb8      	it	lt
 8003f18:	18e4      	addlt	r4, r4, r3
 8003f1a:	f7ff ff2b 	bl	8003d74 <__malloc_lock>
 8003f1e:	4a1e      	ldr	r2, [pc, #120]	; (8003f98 <_free_r+0x94>)
 8003f20:	9801      	ldr	r0, [sp, #4]
 8003f22:	6813      	ldr	r3, [r2, #0]
 8003f24:	b933      	cbnz	r3, 8003f34 <_free_r+0x30>
 8003f26:	6063      	str	r3, [r4, #4]
 8003f28:	6014      	str	r4, [r2, #0]
 8003f2a:	b003      	add	sp, #12
 8003f2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003f30:	f7ff bf26 	b.w	8003d80 <__malloc_unlock>
 8003f34:	42a3      	cmp	r3, r4
 8003f36:	d908      	bls.n	8003f4a <_free_r+0x46>
 8003f38:	6825      	ldr	r5, [r4, #0]
 8003f3a:	1961      	adds	r1, r4, r5
 8003f3c:	428b      	cmp	r3, r1
 8003f3e:	bf01      	itttt	eq
 8003f40:	6819      	ldreq	r1, [r3, #0]
 8003f42:	685b      	ldreq	r3, [r3, #4]
 8003f44:	1949      	addeq	r1, r1, r5
 8003f46:	6021      	streq	r1, [r4, #0]
 8003f48:	e7ed      	b.n	8003f26 <_free_r+0x22>
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	b10b      	cbz	r3, 8003f54 <_free_r+0x50>
 8003f50:	42a3      	cmp	r3, r4
 8003f52:	d9fa      	bls.n	8003f4a <_free_r+0x46>
 8003f54:	6811      	ldr	r1, [r2, #0]
 8003f56:	1855      	adds	r5, r2, r1
 8003f58:	42a5      	cmp	r5, r4
 8003f5a:	d10b      	bne.n	8003f74 <_free_r+0x70>
 8003f5c:	6824      	ldr	r4, [r4, #0]
 8003f5e:	4421      	add	r1, r4
 8003f60:	1854      	adds	r4, r2, r1
 8003f62:	42a3      	cmp	r3, r4
 8003f64:	6011      	str	r1, [r2, #0]
 8003f66:	d1e0      	bne.n	8003f2a <_free_r+0x26>
 8003f68:	681c      	ldr	r4, [r3, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	6053      	str	r3, [r2, #4]
 8003f6e:	440c      	add	r4, r1
 8003f70:	6014      	str	r4, [r2, #0]
 8003f72:	e7da      	b.n	8003f2a <_free_r+0x26>
 8003f74:	d902      	bls.n	8003f7c <_free_r+0x78>
 8003f76:	230c      	movs	r3, #12
 8003f78:	6003      	str	r3, [r0, #0]
 8003f7a:	e7d6      	b.n	8003f2a <_free_r+0x26>
 8003f7c:	6825      	ldr	r5, [r4, #0]
 8003f7e:	1961      	adds	r1, r4, r5
 8003f80:	428b      	cmp	r3, r1
 8003f82:	bf04      	itt	eq
 8003f84:	6819      	ldreq	r1, [r3, #0]
 8003f86:	685b      	ldreq	r3, [r3, #4]
 8003f88:	6063      	str	r3, [r4, #4]
 8003f8a:	bf04      	itt	eq
 8003f8c:	1949      	addeq	r1, r1, r5
 8003f8e:	6021      	streq	r1, [r4, #0]
 8003f90:	6054      	str	r4, [r2, #4]
 8003f92:	e7ca      	b.n	8003f2a <_free_r+0x26>
 8003f94:	b003      	add	sp, #12
 8003f96:	bd30      	pop	{r4, r5, pc}
 8003f98:	20000708 	.word	0x20000708

08003f9c <__ssputs_r>:
 8003f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fa0:	688e      	ldr	r6, [r1, #8]
 8003fa2:	461f      	mov	r7, r3
 8003fa4:	42be      	cmp	r6, r7
 8003fa6:	680b      	ldr	r3, [r1, #0]
 8003fa8:	4682      	mov	sl, r0
 8003faa:	460c      	mov	r4, r1
 8003fac:	4690      	mov	r8, r2
 8003fae:	d82c      	bhi.n	800400a <__ssputs_r+0x6e>
 8003fb0:	898a      	ldrh	r2, [r1, #12]
 8003fb2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003fb6:	d026      	beq.n	8004006 <__ssputs_r+0x6a>
 8003fb8:	6965      	ldr	r5, [r4, #20]
 8003fba:	6909      	ldr	r1, [r1, #16]
 8003fbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003fc0:	eba3 0901 	sub.w	r9, r3, r1
 8003fc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003fc8:	1c7b      	adds	r3, r7, #1
 8003fca:	444b      	add	r3, r9
 8003fcc:	106d      	asrs	r5, r5, #1
 8003fce:	429d      	cmp	r5, r3
 8003fd0:	bf38      	it	cc
 8003fd2:	461d      	movcc	r5, r3
 8003fd4:	0553      	lsls	r3, r2, #21
 8003fd6:	d527      	bpl.n	8004028 <__ssputs_r+0x8c>
 8003fd8:	4629      	mov	r1, r5
 8003fda:	f7ff fe4b 	bl	8003c74 <_malloc_r>
 8003fde:	4606      	mov	r6, r0
 8003fe0:	b360      	cbz	r0, 800403c <__ssputs_r+0xa0>
 8003fe2:	6921      	ldr	r1, [r4, #16]
 8003fe4:	464a      	mov	r2, r9
 8003fe6:	f000 fadb 	bl	80045a0 <memcpy>
 8003fea:	89a3      	ldrh	r3, [r4, #12]
 8003fec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ff4:	81a3      	strh	r3, [r4, #12]
 8003ff6:	6126      	str	r6, [r4, #16]
 8003ff8:	6165      	str	r5, [r4, #20]
 8003ffa:	444e      	add	r6, r9
 8003ffc:	eba5 0509 	sub.w	r5, r5, r9
 8004000:	6026      	str	r6, [r4, #0]
 8004002:	60a5      	str	r5, [r4, #8]
 8004004:	463e      	mov	r6, r7
 8004006:	42be      	cmp	r6, r7
 8004008:	d900      	bls.n	800400c <__ssputs_r+0x70>
 800400a:	463e      	mov	r6, r7
 800400c:	6820      	ldr	r0, [r4, #0]
 800400e:	4632      	mov	r2, r6
 8004010:	4641      	mov	r1, r8
 8004012:	f000 faab 	bl	800456c <memmove>
 8004016:	68a3      	ldr	r3, [r4, #8]
 8004018:	1b9b      	subs	r3, r3, r6
 800401a:	60a3      	str	r3, [r4, #8]
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	4433      	add	r3, r6
 8004020:	6023      	str	r3, [r4, #0]
 8004022:	2000      	movs	r0, #0
 8004024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004028:	462a      	mov	r2, r5
 800402a:	f000 fac7 	bl	80045bc <_realloc_r>
 800402e:	4606      	mov	r6, r0
 8004030:	2800      	cmp	r0, #0
 8004032:	d1e0      	bne.n	8003ff6 <__ssputs_r+0x5a>
 8004034:	6921      	ldr	r1, [r4, #16]
 8004036:	4650      	mov	r0, sl
 8004038:	f7ff ff64 	bl	8003f04 <_free_r>
 800403c:	230c      	movs	r3, #12
 800403e:	f8ca 3000 	str.w	r3, [sl]
 8004042:	89a3      	ldrh	r3, [r4, #12]
 8004044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004048:	81a3      	strh	r3, [r4, #12]
 800404a:	f04f 30ff 	mov.w	r0, #4294967295
 800404e:	e7e9      	b.n	8004024 <__ssputs_r+0x88>

08004050 <_svfiprintf_r>:
 8004050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004054:	4698      	mov	r8, r3
 8004056:	898b      	ldrh	r3, [r1, #12]
 8004058:	061b      	lsls	r3, r3, #24
 800405a:	b09d      	sub	sp, #116	; 0x74
 800405c:	4607      	mov	r7, r0
 800405e:	460d      	mov	r5, r1
 8004060:	4614      	mov	r4, r2
 8004062:	d50e      	bpl.n	8004082 <_svfiprintf_r+0x32>
 8004064:	690b      	ldr	r3, [r1, #16]
 8004066:	b963      	cbnz	r3, 8004082 <_svfiprintf_r+0x32>
 8004068:	2140      	movs	r1, #64	; 0x40
 800406a:	f7ff fe03 	bl	8003c74 <_malloc_r>
 800406e:	6028      	str	r0, [r5, #0]
 8004070:	6128      	str	r0, [r5, #16]
 8004072:	b920      	cbnz	r0, 800407e <_svfiprintf_r+0x2e>
 8004074:	230c      	movs	r3, #12
 8004076:	603b      	str	r3, [r7, #0]
 8004078:	f04f 30ff 	mov.w	r0, #4294967295
 800407c:	e0d0      	b.n	8004220 <_svfiprintf_r+0x1d0>
 800407e:	2340      	movs	r3, #64	; 0x40
 8004080:	616b      	str	r3, [r5, #20]
 8004082:	2300      	movs	r3, #0
 8004084:	9309      	str	r3, [sp, #36]	; 0x24
 8004086:	2320      	movs	r3, #32
 8004088:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800408c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004090:	2330      	movs	r3, #48	; 0x30
 8004092:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004238 <_svfiprintf_r+0x1e8>
 8004096:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800409a:	f04f 0901 	mov.w	r9, #1
 800409e:	4623      	mov	r3, r4
 80040a0:	469a      	mov	sl, r3
 80040a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040a6:	b10a      	cbz	r2, 80040ac <_svfiprintf_r+0x5c>
 80040a8:	2a25      	cmp	r2, #37	; 0x25
 80040aa:	d1f9      	bne.n	80040a0 <_svfiprintf_r+0x50>
 80040ac:	ebba 0b04 	subs.w	fp, sl, r4
 80040b0:	d00b      	beq.n	80040ca <_svfiprintf_r+0x7a>
 80040b2:	465b      	mov	r3, fp
 80040b4:	4622      	mov	r2, r4
 80040b6:	4629      	mov	r1, r5
 80040b8:	4638      	mov	r0, r7
 80040ba:	f7ff ff6f 	bl	8003f9c <__ssputs_r>
 80040be:	3001      	adds	r0, #1
 80040c0:	f000 80a9 	beq.w	8004216 <_svfiprintf_r+0x1c6>
 80040c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80040c6:	445a      	add	r2, fp
 80040c8:	9209      	str	r2, [sp, #36]	; 0x24
 80040ca:	f89a 3000 	ldrb.w	r3, [sl]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 80a1 	beq.w	8004216 <_svfiprintf_r+0x1c6>
 80040d4:	2300      	movs	r3, #0
 80040d6:	f04f 32ff 	mov.w	r2, #4294967295
 80040da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80040de:	f10a 0a01 	add.w	sl, sl, #1
 80040e2:	9304      	str	r3, [sp, #16]
 80040e4:	9307      	str	r3, [sp, #28]
 80040e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040ea:	931a      	str	r3, [sp, #104]	; 0x68
 80040ec:	4654      	mov	r4, sl
 80040ee:	2205      	movs	r2, #5
 80040f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040f4:	4850      	ldr	r0, [pc, #320]	; (8004238 <_svfiprintf_r+0x1e8>)
 80040f6:	f7fc f873 	bl	80001e0 <memchr>
 80040fa:	9a04      	ldr	r2, [sp, #16]
 80040fc:	b9d8      	cbnz	r0, 8004136 <_svfiprintf_r+0xe6>
 80040fe:	06d0      	lsls	r0, r2, #27
 8004100:	bf44      	itt	mi
 8004102:	2320      	movmi	r3, #32
 8004104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004108:	0711      	lsls	r1, r2, #28
 800410a:	bf44      	itt	mi
 800410c:	232b      	movmi	r3, #43	; 0x2b
 800410e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004112:	f89a 3000 	ldrb.w	r3, [sl]
 8004116:	2b2a      	cmp	r3, #42	; 0x2a
 8004118:	d015      	beq.n	8004146 <_svfiprintf_r+0xf6>
 800411a:	9a07      	ldr	r2, [sp, #28]
 800411c:	4654      	mov	r4, sl
 800411e:	2000      	movs	r0, #0
 8004120:	f04f 0c0a 	mov.w	ip, #10
 8004124:	4621      	mov	r1, r4
 8004126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800412a:	3b30      	subs	r3, #48	; 0x30
 800412c:	2b09      	cmp	r3, #9
 800412e:	d94d      	bls.n	80041cc <_svfiprintf_r+0x17c>
 8004130:	b1b0      	cbz	r0, 8004160 <_svfiprintf_r+0x110>
 8004132:	9207      	str	r2, [sp, #28]
 8004134:	e014      	b.n	8004160 <_svfiprintf_r+0x110>
 8004136:	eba0 0308 	sub.w	r3, r0, r8
 800413a:	fa09 f303 	lsl.w	r3, r9, r3
 800413e:	4313      	orrs	r3, r2
 8004140:	9304      	str	r3, [sp, #16]
 8004142:	46a2      	mov	sl, r4
 8004144:	e7d2      	b.n	80040ec <_svfiprintf_r+0x9c>
 8004146:	9b03      	ldr	r3, [sp, #12]
 8004148:	1d19      	adds	r1, r3, #4
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	9103      	str	r1, [sp, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	bfbb      	ittet	lt
 8004152:	425b      	neglt	r3, r3
 8004154:	f042 0202 	orrlt.w	r2, r2, #2
 8004158:	9307      	strge	r3, [sp, #28]
 800415a:	9307      	strlt	r3, [sp, #28]
 800415c:	bfb8      	it	lt
 800415e:	9204      	strlt	r2, [sp, #16]
 8004160:	7823      	ldrb	r3, [r4, #0]
 8004162:	2b2e      	cmp	r3, #46	; 0x2e
 8004164:	d10c      	bne.n	8004180 <_svfiprintf_r+0x130>
 8004166:	7863      	ldrb	r3, [r4, #1]
 8004168:	2b2a      	cmp	r3, #42	; 0x2a
 800416a:	d134      	bne.n	80041d6 <_svfiprintf_r+0x186>
 800416c:	9b03      	ldr	r3, [sp, #12]
 800416e:	1d1a      	adds	r2, r3, #4
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	9203      	str	r2, [sp, #12]
 8004174:	2b00      	cmp	r3, #0
 8004176:	bfb8      	it	lt
 8004178:	f04f 33ff 	movlt.w	r3, #4294967295
 800417c:	3402      	adds	r4, #2
 800417e:	9305      	str	r3, [sp, #20]
 8004180:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004248 <_svfiprintf_r+0x1f8>
 8004184:	7821      	ldrb	r1, [r4, #0]
 8004186:	2203      	movs	r2, #3
 8004188:	4650      	mov	r0, sl
 800418a:	f7fc f829 	bl	80001e0 <memchr>
 800418e:	b138      	cbz	r0, 80041a0 <_svfiprintf_r+0x150>
 8004190:	9b04      	ldr	r3, [sp, #16]
 8004192:	eba0 000a 	sub.w	r0, r0, sl
 8004196:	2240      	movs	r2, #64	; 0x40
 8004198:	4082      	lsls	r2, r0
 800419a:	4313      	orrs	r3, r2
 800419c:	3401      	adds	r4, #1
 800419e:	9304      	str	r3, [sp, #16]
 80041a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041a4:	4825      	ldr	r0, [pc, #148]	; (800423c <_svfiprintf_r+0x1ec>)
 80041a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041aa:	2206      	movs	r2, #6
 80041ac:	f7fc f818 	bl	80001e0 <memchr>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d038      	beq.n	8004226 <_svfiprintf_r+0x1d6>
 80041b4:	4b22      	ldr	r3, [pc, #136]	; (8004240 <_svfiprintf_r+0x1f0>)
 80041b6:	bb1b      	cbnz	r3, 8004200 <_svfiprintf_r+0x1b0>
 80041b8:	9b03      	ldr	r3, [sp, #12]
 80041ba:	3307      	adds	r3, #7
 80041bc:	f023 0307 	bic.w	r3, r3, #7
 80041c0:	3308      	adds	r3, #8
 80041c2:	9303      	str	r3, [sp, #12]
 80041c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041c6:	4433      	add	r3, r6
 80041c8:	9309      	str	r3, [sp, #36]	; 0x24
 80041ca:	e768      	b.n	800409e <_svfiprintf_r+0x4e>
 80041cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80041d0:	460c      	mov	r4, r1
 80041d2:	2001      	movs	r0, #1
 80041d4:	e7a6      	b.n	8004124 <_svfiprintf_r+0xd4>
 80041d6:	2300      	movs	r3, #0
 80041d8:	3401      	adds	r4, #1
 80041da:	9305      	str	r3, [sp, #20]
 80041dc:	4619      	mov	r1, r3
 80041de:	f04f 0c0a 	mov.w	ip, #10
 80041e2:	4620      	mov	r0, r4
 80041e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80041e8:	3a30      	subs	r2, #48	; 0x30
 80041ea:	2a09      	cmp	r2, #9
 80041ec:	d903      	bls.n	80041f6 <_svfiprintf_r+0x1a6>
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0c6      	beq.n	8004180 <_svfiprintf_r+0x130>
 80041f2:	9105      	str	r1, [sp, #20]
 80041f4:	e7c4      	b.n	8004180 <_svfiprintf_r+0x130>
 80041f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80041fa:	4604      	mov	r4, r0
 80041fc:	2301      	movs	r3, #1
 80041fe:	e7f0      	b.n	80041e2 <_svfiprintf_r+0x192>
 8004200:	ab03      	add	r3, sp, #12
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	462a      	mov	r2, r5
 8004206:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <_svfiprintf_r+0x1f4>)
 8004208:	a904      	add	r1, sp, #16
 800420a:	4638      	mov	r0, r7
 800420c:	f3af 8000 	nop.w
 8004210:	1c42      	adds	r2, r0, #1
 8004212:	4606      	mov	r6, r0
 8004214:	d1d6      	bne.n	80041c4 <_svfiprintf_r+0x174>
 8004216:	89ab      	ldrh	r3, [r5, #12]
 8004218:	065b      	lsls	r3, r3, #25
 800421a:	f53f af2d 	bmi.w	8004078 <_svfiprintf_r+0x28>
 800421e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004220:	b01d      	add	sp, #116	; 0x74
 8004222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004226:	ab03      	add	r3, sp, #12
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	462a      	mov	r2, r5
 800422c:	4b05      	ldr	r3, [pc, #20]	; (8004244 <_svfiprintf_r+0x1f4>)
 800422e:	a904      	add	r1, sp, #16
 8004230:	4638      	mov	r0, r7
 8004232:	f000 f879 	bl	8004328 <_printf_i>
 8004236:	e7eb      	b.n	8004210 <_svfiprintf_r+0x1c0>
 8004238:	08004a4b 	.word	0x08004a4b
 800423c:	08004a55 	.word	0x08004a55
 8004240:	00000000 	.word	0x00000000
 8004244:	08003f9d 	.word	0x08003f9d
 8004248:	08004a51 	.word	0x08004a51

0800424c <_printf_common>:
 800424c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004250:	4616      	mov	r6, r2
 8004252:	4699      	mov	r9, r3
 8004254:	688a      	ldr	r2, [r1, #8]
 8004256:	690b      	ldr	r3, [r1, #16]
 8004258:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800425c:	4293      	cmp	r3, r2
 800425e:	bfb8      	it	lt
 8004260:	4613      	movlt	r3, r2
 8004262:	6033      	str	r3, [r6, #0]
 8004264:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004268:	4607      	mov	r7, r0
 800426a:	460c      	mov	r4, r1
 800426c:	b10a      	cbz	r2, 8004272 <_printf_common+0x26>
 800426e:	3301      	adds	r3, #1
 8004270:	6033      	str	r3, [r6, #0]
 8004272:	6823      	ldr	r3, [r4, #0]
 8004274:	0699      	lsls	r1, r3, #26
 8004276:	bf42      	ittt	mi
 8004278:	6833      	ldrmi	r3, [r6, #0]
 800427a:	3302      	addmi	r3, #2
 800427c:	6033      	strmi	r3, [r6, #0]
 800427e:	6825      	ldr	r5, [r4, #0]
 8004280:	f015 0506 	ands.w	r5, r5, #6
 8004284:	d106      	bne.n	8004294 <_printf_common+0x48>
 8004286:	f104 0a19 	add.w	sl, r4, #25
 800428a:	68e3      	ldr	r3, [r4, #12]
 800428c:	6832      	ldr	r2, [r6, #0]
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	42ab      	cmp	r3, r5
 8004292:	dc26      	bgt.n	80042e2 <_printf_common+0x96>
 8004294:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004298:	1e13      	subs	r3, r2, #0
 800429a:	6822      	ldr	r2, [r4, #0]
 800429c:	bf18      	it	ne
 800429e:	2301      	movne	r3, #1
 80042a0:	0692      	lsls	r2, r2, #26
 80042a2:	d42b      	bmi.n	80042fc <_printf_common+0xb0>
 80042a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042a8:	4649      	mov	r1, r9
 80042aa:	4638      	mov	r0, r7
 80042ac:	47c0      	blx	r8
 80042ae:	3001      	adds	r0, #1
 80042b0:	d01e      	beq.n	80042f0 <_printf_common+0xa4>
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	6922      	ldr	r2, [r4, #16]
 80042b6:	f003 0306 	and.w	r3, r3, #6
 80042ba:	2b04      	cmp	r3, #4
 80042bc:	bf02      	ittt	eq
 80042be:	68e5      	ldreq	r5, [r4, #12]
 80042c0:	6833      	ldreq	r3, [r6, #0]
 80042c2:	1aed      	subeq	r5, r5, r3
 80042c4:	68a3      	ldr	r3, [r4, #8]
 80042c6:	bf0c      	ite	eq
 80042c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042cc:	2500      	movne	r5, #0
 80042ce:	4293      	cmp	r3, r2
 80042d0:	bfc4      	itt	gt
 80042d2:	1a9b      	subgt	r3, r3, r2
 80042d4:	18ed      	addgt	r5, r5, r3
 80042d6:	2600      	movs	r6, #0
 80042d8:	341a      	adds	r4, #26
 80042da:	42b5      	cmp	r5, r6
 80042dc:	d11a      	bne.n	8004314 <_printf_common+0xc8>
 80042de:	2000      	movs	r0, #0
 80042e0:	e008      	b.n	80042f4 <_printf_common+0xa8>
 80042e2:	2301      	movs	r3, #1
 80042e4:	4652      	mov	r2, sl
 80042e6:	4649      	mov	r1, r9
 80042e8:	4638      	mov	r0, r7
 80042ea:	47c0      	blx	r8
 80042ec:	3001      	adds	r0, #1
 80042ee:	d103      	bne.n	80042f8 <_printf_common+0xac>
 80042f0:	f04f 30ff 	mov.w	r0, #4294967295
 80042f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f8:	3501      	adds	r5, #1
 80042fa:	e7c6      	b.n	800428a <_printf_common+0x3e>
 80042fc:	18e1      	adds	r1, r4, r3
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	2030      	movs	r0, #48	; 0x30
 8004302:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004306:	4422      	add	r2, r4
 8004308:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800430c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004310:	3302      	adds	r3, #2
 8004312:	e7c7      	b.n	80042a4 <_printf_common+0x58>
 8004314:	2301      	movs	r3, #1
 8004316:	4622      	mov	r2, r4
 8004318:	4649      	mov	r1, r9
 800431a:	4638      	mov	r0, r7
 800431c:	47c0      	blx	r8
 800431e:	3001      	adds	r0, #1
 8004320:	d0e6      	beq.n	80042f0 <_printf_common+0xa4>
 8004322:	3601      	adds	r6, #1
 8004324:	e7d9      	b.n	80042da <_printf_common+0x8e>
	...

08004328 <_printf_i>:
 8004328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800432c:	7e0f      	ldrb	r7, [r1, #24]
 800432e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004330:	2f78      	cmp	r7, #120	; 0x78
 8004332:	4691      	mov	r9, r2
 8004334:	4680      	mov	r8, r0
 8004336:	460c      	mov	r4, r1
 8004338:	469a      	mov	sl, r3
 800433a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800433e:	d807      	bhi.n	8004350 <_printf_i+0x28>
 8004340:	2f62      	cmp	r7, #98	; 0x62
 8004342:	d80a      	bhi.n	800435a <_printf_i+0x32>
 8004344:	2f00      	cmp	r7, #0
 8004346:	f000 80d4 	beq.w	80044f2 <_printf_i+0x1ca>
 800434a:	2f58      	cmp	r7, #88	; 0x58
 800434c:	f000 80c0 	beq.w	80044d0 <_printf_i+0x1a8>
 8004350:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004354:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004358:	e03a      	b.n	80043d0 <_printf_i+0xa8>
 800435a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800435e:	2b15      	cmp	r3, #21
 8004360:	d8f6      	bhi.n	8004350 <_printf_i+0x28>
 8004362:	a101      	add	r1, pc, #4	; (adr r1, 8004368 <_printf_i+0x40>)
 8004364:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004368:	080043c1 	.word	0x080043c1
 800436c:	080043d5 	.word	0x080043d5
 8004370:	08004351 	.word	0x08004351
 8004374:	08004351 	.word	0x08004351
 8004378:	08004351 	.word	0x08004351
 800437c:	08004351 	.word	0x08004351
 8004380:	080043d5 	.word	0x080043d5
 8004384:	08004351 	.word	0x08004351
 8004388:	08004351 	.word	0x08004351
 800438c:	08004351 	.word	0x08004351
 8004390:	08004351 	.word	0x08004351
 8004394:	080044d9 	.word	0x080044d9
 8004398:	08004401 	.word	0x08004401
 800439c:	08004493 	.word	0x08004493
 80043a0:	08004351 	.word	0x08004351
 80043a4:	08004351 	.word	0x08004351
 80043a8:	080044fb 	.word	0x080044fb
 80043ac:	08004351 	.word	0x08004351
 80043b0:	08004401 	.word	0x08004401
 80043b4:	08004351 	.word	0x08004351
 80043b8:	08004351 	.word	0x08004351
 80043bc:	0800449b 	.word	0x0800449b
 80043c0:	682b      	ldr	r3, [r5, #0]
 80043c2:	1d1a      	adds	r2, r3, #4
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	602a      	str	r2, [r5, #0]
 80043c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043d0:	2301      	movs	r3, #1
 80043d2:	e09f      	b.n	8004514 <_printf_i+0x1ec>
 80043d4:	6820      	ldr	r0, [r4, #0]
 80043d6:	682b      	ldr	r3, [r5, #0]
 80043d8:	0607      	lsls	r7, r0, #24
 80043da:	f103 0104 	add.w	r1, r3, #4
 80043de:	6029      	str	r1, [r5, #0]
 80043e0:	d501      	bpl.n	80043e6 <_printf_i+0xbe>
 80043e2:	681e      	ldr	r6, [r3, #0]
 80043e4:	e003      	b.n	80043ee <_printf_i+0xc6>
 80043e6:	0646      	lsls	r6, r0, #25
 80043e8:	d5fb      	bpl.n	80043e2 <_printf_i+0xba>
 80043ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80043ee:	2e00      	cmp	r6, #0
 80043f0:	da03      	bge.n	80043fa <_printf_i+0xd2>
 80043f2:	232d      	movs	r3, #45	; 0x2d
 80043f4:	4276      	negs	r6, r6
 80043f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043fa:	485a      	ldr	r0, [pc, #360]	; (8004564 <_printf_i+0x23c>)
 80043fc:	230a      	movs	r3, #10
 80043fe:	e012      	b.n	8004426 <_printf_i+0xfe>
 8004400:	682b      	ldr	r3, [r5, #0]
 8004402:	6820      	ldr	r0, [r4, #0]
 8004404:	1d19      	adds	r1, r3, #4
 8004406:	6029      	str	r1, [r5, #0]
 8004408:	0605      	lsls	r5, r0, #24
 800440a:	d501      	bpl.n	8004410 <_printf_i+0xe8>
 800440c:	681e      	ldr	r6, [r3, #0]
 800440e:	e002      	b.n	8004416 <_printf_i+0xee>
 8004410:	0641      	lsls	r1, r0, #25
 8004412:	d5fb      	bpl.n	800440c <_printf_i+0xe4>
 8004414:	881e      	ldrh	r6, [r3, #0]
 8004416:	4853      	ldr	r0, [pc, #332]	; (8004564 <_printf_i+0x23c>)
 8004418:	2f6f      	cmp	r7, #111	; 0x6f
 800441a:	bf0c      	ite	eq
 800441c:	2308      	moveq	r3, #8
 800441e:	230a      	movne	r3, #10
 8004420:	2100      	movs	r1, #0
 8004422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004426:	6865      	ldr	r5, [r4, #4]
 8004428:	60a5      	str	r5, [r4, #8]
 800442a:	2d00      	cmp	r5, #0
 800442c:	bfa2      	ittt	ge
 800442e:	6821      	ldrge	r1, [r4, #0]
 8004430:	f021 0104 	bicge.w	r1, r1, #4
 8004434:	6021      	strge	r1, [r4, #0]
 8004436:	b90e      	cbnz	r6, 800443c <_printf_i+0x114>
 8004438:	2d00      	cmp	r5, #0
 800443a:	d04b      	beq.n	80044d4 <_printf_i+0x1ac>
 800443c:	4615      	mov	r5, r2
 800443e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004442:	fb03 6711 	mls	r7, r3, r1, r6
 8004446:	5dc7      	ldrb	r7, [r0, r7]
 8004448:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800444c:	4637      	mov	r7, r6
 800444e:	42bb      	cmp	r3, r7
 8004450:	460e      	mov	r6, r1
 8004452:	d9f4      	bls.n	800443e <_printf_i+0x116>
 8004454:	2b08      	cmp	r3, #8
 8004456:	d10b      	bne.n	8004470 <_printf_i+0x148>
 8004458:	6823      	ldr	r3, [r4, #0]
 800445a:	07de      	lsls	r6, r3, #31
 800445c:	d508      	bpl.n	8004470 <_printf_i+0x148>
 800445e:	6923      	ldr	r3, [r4, #16]
 8004460:	6861      	ldr	r1, [r4, #4]
 8004462:	4299      	cmp	r1, r3
 8004464:	bfde      	ittt	le
 8004466:	2330      	movle	r3, #48	; 0x30
 8004468:	f805 3c01 	strble.w	r3, [r5, #-1]
 800446c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004470:	1b52      	subs	r2, r2, r5
 8004472:	6122      	str	r2, [r4, #16]
 8004474:	f8cd a000 	str.w	sl, [sp]
 8004478:	464b      	mov	r3, r9
 800447a:	aa03      	add	r2, sp, #12
 800447c:	4621      	mov	r1, r4
 800447e:	4640      	mov	r0, r8
 8004480:	f7ff fee4 	bl	800424c <_printf_common>
 8004484:	3001      	adds	r0, #1
 8004486:	d14a      	bne.n	800451e <_printf_i+0x1f6>
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	b004      	add	sp, #16
 800448e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	f043 0320 	orr.w	r3, r3, #32
 8004498:	6023      	str	r3, [r4, #0]
 800449a:	4833      	ldr	r0, [pc, #204]	; (8004568 <_printf_i+0x240>)
 800449c:	2778      	movs	r7, #120	; 0x78
 800449e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	6829      	ldr	r1, [r5, #0]
 80044a6:	061f      	lsls	r7, r3, #24
 80044a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80044ac:	d402      	bmi.n	80044b4 <_printf_i+0x18c>
 80044ae:	065f      	lsls	r7, r3, #25
 80044b0:	bf48      	it	mi
 80044b2:	b2b6      	uxthmi	r6, r6
 80044b4:	07df      	lsls	r7, r3, #31
 80044b6:	bf48      	it	mi
 80044b8:	f043 0320 	orrmi.w	r3, r3, #32
 80044bc:	6029      	str	r1, [r5, #0]
 80044be:	bf48      	it	mi
 80044c0:	6023      	strmi	r3, [r4, #0]
 80044c2:	b91e      	cbnz	r6, 80044cc <_printf_i+0x1a4>
 80044c4:	6823      	ldr	r3, [r4, #0]
 80044c6:	f023 0320 	bic.w	r3, r3, #32
 80044ca:	6023      	str	r3, [r4, #0]
 80044cc:	2310      	movs	r3, #16
 80044ce:	e7a7      	b.n	8004420 <_printf_i+0xf8>
 80044d0:	4824      	ldr	r0, [pc, #144]	; (8004564 <_printf_i+0x23c>)
 80044d2:	e7e4      	b.n	800449e <_printf_i+0x176>
 80044d4:	4615      	mov	r5, r2
 80044d6:	e7bd      	b.n	8004454 <_printf_i+0x12c>
 80044d8:	682b      	ldr	r3, [r5, #0]
 80044da:	6826      	ldr	r6, [r4, #0]
 80044dc:	6961      	ldr	r1, [r4, #20]
 80044de:	1d18      	adds	r0, r3, #4
 80044e0:	6028      	str	r0, [r5, #0]
 80044e2:	0635      	lsls	r5, r6, #24
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	d501      	bpl.n	80044ec <_printf_i+0x1c4>
 80044e8:	6019      	str	r1, [r3, #0]
 80044ea:	e002      	b.n	80044f2 <_printf_i+0x1ca>
 80044ec:	0670      	lsls	r0, r6, #25
 80044ee:	d5fb      	bpl.n	80044e8 <_printf_i+0x1c0>
 80044f0:	8019      	strh	r1, [r3, #0]
 80044f2:	2300      	movs	r3, #0
 80044f4:	6123      	str	r3, [r4, #16]
 80044f6:	4615      	mov	r5, r2
 80044f8:	e7bc      	b.n	8004474 <_printf_i+0x14c>
 80044fa:	682b      	ldr	r3, [r5, #0]
 80044fc:	1d1a      	adds	r2, r3, #4
 80044fe:	602a      	str	r2, [r5, #0]
 8004500:	681d      	ldr	r5, [r3, #0]
 8004502:	6862      	ldr	r2, [r4, #4]
 8004504:	2100      	movs	r1, #0
 8004506:	4628      	mov	r0, r5
 8004508:	f7fb fe6a 	bl	80001e0 <memchr>
 800450c:	b108      	cbz	r0, 8004512 <_printf_i+0x1ea>
 800450e:	1b40      	subs	r0, r0, r5
 8004510:	6060      	str	r0, [r4, #4]
 8004512:	6863      	ldr	r3, [r4, #4]
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	2300      	movs	r3, #0
 8004518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800451c:	e7aa      	b.n	8004474 <_printf_i+0x14c>
 800451e:	6923      	ldr	r3, [r4, #16]
 8004520:	462a      	mov	r2, r5
 8004522:	4649      	mov	r1, r9
 8004524:	4640      	mov	r0, r8
 8004526:	47d0      	blx	sl
 8004528:	3001      	adds	r0, #1
 800452a:	d0ad      	beq.n	8004488 <_printf_i+0x160>
 800452c:	6823      	ldr	r3, [r4, #0]
 800452e:	079b      	lsls	r3, r3, #30
 8004530:	d413      	bmi.n	800455a <_printf_i+0x232>
 8004532:	68e0      	ldr	r0, [r4, #12]
 8004534:	9b03      	ldr	r3, [sp, #12]
 8004536:	4298      	cmp	r0, r3
 8004538:	bfb8      	it	lt
 800453a:	4618      	movlt	r0, r3
 800453c:	e7a6      	b.n	800448c <_printf_i+0x164>
 800453e:	2301      	movs	r3, #1
 8004540:	4632      	mov	r2, r6
 8004542:	4649      	mov	r1, r9
 8004544:	4640      	mov	r0, r8
 8004546:	47d0      	blx	sl
 8004548:	3001      	adds	r0, #1
 800454a:	d09d      	beq.n	8004488 <_printf_i+0x160>
 800454c:	3501      	adds	r5, #1
 800454e:	68e3      	ldr	r3, [r4, #12]
 8004550:	9903      	ldr	r1, [sp, #12]
 8004552:	1a5b      	subs	r3, r3, r1
 8004554:	42ab      	cmp	r3, r5
 8004556:	dcf2      	bgt.n	800453e <_printf_i+0x216>
 8004558:	e7eb      	b.n	8004532 <_printf_i+0x20a>
 800455a:	2500      	movs	r5, #0
 800455c:	f104 0619 	add.w	r6, r4, #25
 8004560:	e7f5      	b.n	800454e <_printf_i+0x226>
 8004562:	bf00      	nop
 8004564:	08004a5c 	.word	0x08004a5c
 8004568:	08004a6d 	.word	0x08004a6d

0800456c <memmove>:
 800456c:	4288      	cmp	r0, r1
 800456e:	b510      	push	{r4, lr}
 8004570:	eb01 0402 	add.w	r4, r1, r2
 8004574:	d902      	bls.n	800457c <memmove+0x10>
 8004576:	4284      	cmp	r4, r0
 8004578:	4623      	mov	r3, r4
 800457a:	d807      	bhi.n	800458c <memmove+0x20>
 800457c:	1e43      	subs	r3, r0, #1
 800457e:	42a1      	cmp	r1, r4
 8004580:	d008      	beq.n	8004594 <memmove+0x28>
 8004582:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004586:	f803 2f01 	strb.w	r2, [r3, #1]!
 800458a:	e7f8      	b.n	800457e <memmove+0x12>
 800458c:	4402      	add	r2, r0
 800458e:	4601      	mov	r1, r0
 8004590:	428a      	cmp	r2, r1
 8004592:	d100      	bne.n	8004596 <memmove+0x2a>
 8004594:	bd10      	pop	{r4, pc}
 8004596:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800459a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800459e:	e7f7      	b.n	8004590 <memmove+0x24>

080045a0 <memcpy>:
 80045a0:	440a      	add	r2, r1
 80045a2:	4291      	cmp	r1, r2
 80045a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80045a8:	d100      	bne.n	80045ac <memcpy+0xc>
 80045aa:	4770      	bx	lr
 80045ac:	b510      	push	{r4, lr}
 80045ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045b6:	4291      	cmp	r1, r2
 80045b8:	d1f9      	bne.n	80045ae <memcpy+0xe>
 80045ba:	bd10      	pop	{r4, pc}

080045bc <_realloc_r>:
 80045bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045c0:	4680      	mov	r8, r0
 80045c2:	4614      	mov	r4, r2
 80045c4:	460e      	mov	r6, r1
 80045c6:	b921      	cbnz	r1, 80045d2 <_realloc_r+0x16>
 80045c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045cc:	4611      	mov	r1, r2
 80045ce:	f7ff bb51 	b.w	8003c74 <_malloc_r>
 80045d2:	b92a      	cbnz	r2, 80045e0 <_realloc_r+0x24>
 80045d4:	f7ff fc96 	bl	8003f04 <_free_r>
 80045d8:	4625      	mov	r5, r4
 80045da:	4628      	mov	r0, r5
 80045dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045e0:	f000 f81b 	bl	800461a <_malloc_usable_size_r>
 80045e4:	4284      	cmp	r4, r0
 80045e6:	4607      	mov	r7, r0
 80045e8:	d802      	bhi.n	80045f0 <_realloc_r+0x34>
 80045ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80045ee:	d812      	bhi.n	8004616 <_realloc_r+0x5a>
 80045f0:	4621      	mov	r1, r4
 80045f2:	4640      	mov	r0, r8
 80045f4:	f7ff fb3e 	bl	8003c74 <_malloc_r>
 80045f8:	4605      	mov	r5, r0
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d0ed      	beq.n	80045da <_realloc_r+0x1e>
 80045fe:	42bc      	cmp	r4, r7
 8004600:	4622      	mov	r2, r4
 8004602:	4631      	mov	r1, r6
 8004604:	bf28      	it	cs
 8004606:	463a      	movcs	r2, r7
 8004608:	f7ff ffca 	bl	80045a0 <memcpy>
 800460c:	4631      	mov	r1, r6
 800460e:	4640      	mov	r0, r8
 8004610:	f7ff fc78 	bl	8003f04 <_free_r>
 8004614:	e7e1      	b.n	80045da <_realloc_r+0x1e>
 8004616:	4635      	mov	r5, r6
 8004618:	e7df      	b.n	80045da <_realloc_r+0x1e>

0800461a <_malloc_usable_size_r>:
 800461a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800461e:	1f18      	subs	r0, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	bfbc      	itt	lt
 8004624:	580b      	ldrlt	r3, [r1, r0]
 8004626:	18c0      	addlt	r0, r0, r3
 8004628:	4770      	bx	lr
	...

0800462c <_init>:
 800462c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462e:	bf00      	nop
 8004630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004632:	bc08      	pop	{r3}
 8004634:	469e      	mov	lr, r3
 8004636:	4770      	bx	lr

08004638 <_fini>:
 8004638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800463a:	bf00      	nop
 800463c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800463e:	bc08      	pop	{r3}
 8004640:	469e      	mov	lr, r3
 8004642:	4770      	bx	lr
