Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2019.1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5668926155fd4b798068cf3541178c0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nano_sc_system_behav xil_defaultlib.nano_sc_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot nano_sc_system_behav
