\BOOKMARK [1][-]{section.1}{Over whole Front-End Schematics}{}% 1
\BOOKMARK [1][-]{section.2}{Frequency and phase response graphs}{}% 2
\BOOKMARK [1][-]{section.3}{Input impedance graph}{}% 3
\BOOKMARK [1][-]{section.4}{Power dissipation table and DC bias}{}% 4
\BOOKMARK [1][-]{section.5}{Time domain plot for a 10Mhz input}{}% 5
\BOOKMARK [1][-]{section.6}{Circuits analysing and specification criteria}{}% 6
\BOOKMARK [2][-]{subsection.6.1}{Input Protection}{section.6}% 7
\BOOKMARK [2][-]{subsection.6.2}{Input impedance and buffer}{section.6}% 8
\BOOKMARK [2][-]{subsection.6.3}{Low pass filter}{section.6}% 9
\BOOKMARK [2][-]{subsection.6.4}{Gain stage and level shifting filter}{section.6}% 10
\BOOKMARK [1][-]{section.7}{Specifications Summary}{}% 11
