<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Pandora Head Sensors: mbed-src/targets/cmsis/core_cm4.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pandora Head Sensors
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('core__cm4_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">mbed-src/targets/cmsis/core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm4_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2013 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00044"></a>00044 <span class="preprocessor">#endif</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span>
<a name="l00047"></a><a class="code" href="core__cm4_8h.html#a041c3808b4c105d23b90b54646e2eeb6">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM4_H_GENERIC</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM4 definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">00071</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   </span>
<a name="l00072"></a><a class="code" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">00072</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (0x20)                                   </span>
<a name="l00073"></a><a class="code" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">00073</a> <span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                    __CM4_CMSIS_VERSION_SUB          )     </span>
<a name="l00076"></a><a class="code" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x04)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00095"></a>00095 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#endif</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00107"></a>00107 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       1</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">    #else</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">      #define __FPU_USED       0</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">  #else</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_USED         0</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a>00168 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#include &lt;<a class="code" href="core__cmInstr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#include &lt;<a class="code" href="core__cmFunc_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#include &lt;<a class="code" href="core__cm4__simd_8h.html" title="CMSIS Cortex-M4 SIMD Header File.">core_cm4_simd.h</a>&gt;</span>               <span class="comment">/* Compiler specific SIMD Intrinsics               */</span>
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span>
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span>
<a name="l00178"></a><a class="code" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM4_REV</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">    #define __CM4_REV               0x0000</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="preprocessor">  #ifndef __FPU_PRESENT</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">    #define __FPU_PRESENT             0</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a>00192 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>
<a name="l00202"></a>00202 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>
<a name="l00208"></a>00208 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00216"></a>00216 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00218"></a>00218 <span class="preprocessor">#else</span>
<a name="l00219"></a><a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">00219</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00220"></a>00220 <span class="preprocessor">#endif</span>
<a name="l00221"></a><a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00222"></a><a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">00222</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00229"></a>00229 <span class="comment"> *                 Register Abstraction</span>
<a name="l00230"></a>00230 <span class="comment">  Core Register contain:</span>
<a name="l00231"></a>00231 <span class="comment">  - Core Register</span>
<a name="l00232"></a>00232 <span class="comment">  - Core NVIC Register</span>
<a name="l00233"></a>00233 <span class="comment">  - Core SCB Register</span>
<a name="l00234"></a>00234 <span class="comment">  - Core SysTick Register</span>
<a name="l00235"></a>00235 <span class="comment">  - Core Debug Register</span>
<a name="l00236"></a>00236 <span class="comment">  - Core MPU Register</span>
<a name="l00237"></a>00237 <span class="comment">  - Core FPU Register</span>
<a name="l00238"></a>00238 <span class="comment"> ******************************************************************************/</span>
<a name="l00239"></a>00239 
<a name="l00251"></a>00251 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253   <span class="keyword">struct</span>
<a name="l00254"></a>00254   {
<a name="l00255"></a>00255 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00257"></a>00257 <span class="preprocessor">#else</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00259"></a><a class="code" href="unionAPSR__Type.html#adcb98a5b9c93b0cb69cdb7af5638f32e">00259</a>     uint32_t GE:4;                       
<a name="l00260"></a><a class="code" href="unionAPSR__Type.html#ac681f266e20b3b3591b961e13633ae13">00260</a>     uint32_t _reserved1:7;               
<a name="l00261"></a>00261 <span class="preprocessor">#endif</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00263"></a>00263     uint32_t V:1;                        
<a name="l00264"></a>00264     uint32_t C:1;                        
<a name="l00265"></a>00265     uint32_t Z:1;                        
<a name="l00266"></a>00266     uint32_t N:1;                        
<a name="l00267"></a>00267   } b;                                   
<a name="l00268"></a>00268   uint32_t w;                            
<a name="l00269"></a>00269 } <a class="code" href="unionAPSR__Type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 
<a name="l00274"></a>00274 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00275"></a>00275 {
<a name="l00276"></a>00276   <span class="keyword">struct</span>
<a name="l00277"></a>00277   {
<a name="l00278"></a>00278     uint32_t ISR:9;                      
<a name="l00279"></a>00279     uint32_t _reserved0:23;              
<a name="l00280"></a>00280   } b;                                   
<a name="l00281"></a>00281   uint32_t w;                            
<a name="l00282"></a>00282 } <a class="code" href="unionIPSR__Type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00283"></a>00283 
<a name="l00284"></a>00284 
<a name="l00287"></a>00287 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289   <span class="keyword">struct</span>
<a name="l00290"></a>00290   {
<a name="l00291"></a>00291     uint32_t ISR:9;                      
<a name="l00292"></a>00292 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00296"></a><a class="code" href="unionxPSR__Type.html#a2d0ec4ccae337c1df5658f8cf4632e76">00296</a>     uint32_t GE:4;                       
<a name="l00297"></a><a class="code" href="unionxPSR__Type.html#a790056bb6f20ea16cecc784b0dd19ad6">00297</a>     uint32_t _reserved1:4;               
<a name="l00298"></a>00298 <span class="preprocessor">#endif</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00300"></a>00300     uint32_t IT:2;                       
<a name="l00301"></a>00301     uint32_t Q:1;                        
<a name="l00302"></a>00302     uint32_t V:1;                        
<a name="l00303"></a>00303     uint32_t C:1;                        
<a name="l00304"></a>00304     uint32_t Z:1;                        
<a name="l00305"></a>00305     uint32_t N:1;                        
<a name="l00306"></a>00306   } b;                                   
<a name="l00307"></a>00307   uint32_t w;                            
<a name="l00308"></a>00308 } <a class="code" href="unionxPSR__Type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00309"></a>00309 
<a name="l00310"></a>00310 
<a name="l00313"></a>00313 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00314"></a>00314 {
<a name="l00315"></a>00315   <span class="keyword">struct</span>
<a name="l00316"></a>00316   {
<a name="l00317"></a>00317     uint32_t nPRIV:1;                    
<a name="l00318"></a>00318     uint32_t SPSEL:1;                    
<a name="l00319"></a>00319     uint32_t FPCA:1;                     
<a name="l00320"></a>00320     uint32_t _reserved0:29;              
<a name="l00321"></a>00321   } b;                                   
<a name="l00322"></a>00322   uint32_t w;                            
<a name="l00323"></a>00323 } <a class="code" href="unionCONTROL__Type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00324"></a>00324 
<a name="l00336"></a>00336 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00339"></a>00339        uint32_t RESERVED0[24];
<a name="l00340"></a>00340   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00341"></a>00341        uint32_t RSERVED1[24];
<a name="l00342"></a>00342   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00343"></a>00343        uint32_t RESERVED2[24];
<a name="l00344"></a>00344   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00345"></a>00345        uint32_t RESERVED3[24];
<a name="l00346"></a>00346   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00347"></a>00347        uint32_t RESERVED4[56];
<a name="l00348"></a>00348   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00349"></a>00349        uint32_t RESERVED5[644];
<a name="l00350"></a>00350   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    
<a name="l00351"></a>00351 }  <a class="code" href="structNVIC__Type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 <span class="comment">/* Software Triggered Interrupt Register Definitions */</span>
<a name="l00354"></a><a class="code" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">00354</a> <span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span>
<a name="l00355"></a><a class="code" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">00355</a> <span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>
<a name="l00368"></a>00368 <span class="preprocessor">typedef struct</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>{
<a name="l00370"></a>00370   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00371"></a>00371   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00372"></a>00372   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00373"></a>00373   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00374"></a>00374   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00375"></a>00375   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00376"></a>00376   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 
<a name="l00377"></a>00377   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00378"></a>00378   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    
<a name="l00379"></a>00379   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    
<a name="l00380"></a>00380   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    
<a name="l00381"></a>00381   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   
<a name="l00382"></a>00382   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    
<a name="l00383"></a>00383   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    
<a name="l00384"></a>00384   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  
<a name="l00385"></a>00385   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DFR;                     
<a name="l00386"></a>00386   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADR;                     
<a name="l00387"></a>00387   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 
<a name="l00388"></a>00388   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 
<a name="l00389"></a>00389        uint32_t RESERVED0[5];
<a name="l00390"></a>00390   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   
<a name="l00391"></a>00391 } <a class="code" href="structSCB__Type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00394"></a><a class="code" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">00394</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00395"></a><a class="code" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">00395</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00397"></a><a class="code" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">00397</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00398"></a><a class="code" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">00398</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00400"></a><a class="code" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">00400</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00401"></a><a class="code" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">00401</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00403"></a><a class="code" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">00403</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00404"></a><a class="code" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">00404</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00406"></a><a class="code" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">00406</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00407"></a><a class="code" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00407</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00410"></a><a class="code" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">00410</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00411"></a><a class="code" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00411</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00413"></a><a class="code" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00413</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00414"></a><a class="code" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">00414</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00416"></a><a class="code" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">00416</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00417"></a><a class="code" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00417</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00419"></a><a class="code" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">00419</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00420"></a><a class="code" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">00420</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00422"></a><a class="code" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">00422</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00423"></a><a class="code" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">00423</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00425"></a><a class="code" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">00425</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00426"></a><a class="code" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">00426</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00428"></a><a class="code" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">00428</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00429"></a><a class="code" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">00429</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00431"></a><a class="code" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">00431</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00432"></a><a class="code" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">00432</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00434"></a><a class="code" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">00434</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00435"></a><a class="code" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">00435</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00437"></a><a class="code" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">00437</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00438"></a><a class="code" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">00438</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span>
<a name="l00441"></a><a class="code" href="group__CMSIS__SCB.html#gac6a55451ddd38bffcff5a211d29cea78">00441</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00442"></a><a class="code" href="group__CMSIS__SCB.html#ga75e395ed74042923e8c93edf50f0996c">00442</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00445"></a><a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">00445</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00446"></a><a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00446</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00448"></a><a class="code" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">00448</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00449"></a><a class="code" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">00449</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00451"></a><a class="code" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">00451</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00452"></a><a class="code" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">00452</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00454"></a><a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">00454</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00455"></a><a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">00455</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00457"></a><a class="code" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">00457</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00458"></a><a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">00458</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00460"></a><a class="code" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">00460</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00461"></a><a class="code" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">00461</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00463"></a><a class="code" href="group__CMSIS__SCB.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">00463</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00464"></a><a class="code" href="group__CMSIS__SCB.html#ga3006e31968bb9725e7b4ee0784d99f7f">00464</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00467"></a><a class="code" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">00467</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00468"></a><a class="code" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">00468</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00470"></a><a class="code" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">00470</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00471"></a><a class="code" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00471</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00473"></a><a class="code" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">00473</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00474"></a><a class="code" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">00474</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00477"></a><a class="code" href="group__CMSIS__SCB.html#gac2d20a250960a432cc74da59d20e2f86">00477</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00478"></a><a class="code" href="group__CMSIS__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">00478</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00480"></a><a class="code" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">00480</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00481"></a><a class="code" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">00481</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00483"></a><a class="code" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">00483</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00484"></a><a class="code" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">00484</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00486"></a><a class="code" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">00486</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00487"></a><a class="code" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">00487</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00489"></a><a class="code" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">00489</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00490"></a><a class="code" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">00490</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00492"></a><a class="code" href="group__CMSIS__SCB.html#gab4615f7deb07386350365b10240a3c83">00492</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00493"></a><a class="code" href="group__CMSIS__SCB.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">00493</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00496"></a><a class="code" href="group__CMSIS__SCB.html#gae71949507636fda388ec11d5c2d30b52">00496</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00497"></a><a class="code" href="group__CMSIS__SCB.html#ga056fb6be590857bbc029bed48b21dd79">00497</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00499"></a><a class="code" href="group__CMSIS__SCB.html#ga3d32edbe4a5c0335f808cfc19ec7e844">00499</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00500"></a><a class="code" href="group__CMSIS__SCB.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">00500</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00502"></a><a class="code" href="group__CMSIS__SCB.html#ga685b4564a8760b4506f14ec4307b7251">00502</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00503"></a><a class="code" href="group__CMSIS__SCB.html#gaf084424fa1f69bea36a1c44899d83d17">00503</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00505"></a><a class="code" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00505</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00506"></a><a class="code" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">00506</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00508"></a><a class="code" href="group__CMSIS__SCB.html#gaa22551e24a72b65f1e817f7ab462203b">00508</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00509"></a><a class="code" href="group__CMSIS__SCB.html#ga677c23749c4d348f30fb471d1223e783">00509</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00511"></a><a class="code" href="group__CMSIS__SCB.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">00511</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00512"></a><a class="code" href="group__CMSIS__SCB.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">00512</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00514"></a><a class="code" href="group__CMSIS__SCB.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">00514</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00515"></a><a class="code" href="group__CMSIS__SCB.html#ga122b4f732732010895e438803a29d3cc">00515</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00517"></a><a class="code" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">00517</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00518"></a><a class="code" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">00518</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00520"></a><a class="code" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">00520</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00521"></a><a class="code" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">00521</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00523"></a><a class="code" href="group__CMSIS__SCB.html#ga8b71cf4c61803752a41c96deb00d26af">00523</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00524"></a><a class="code" href="group__CMSIS__SCB.html#gaad09b4bc36e9bccccc2e110d20b16e1a">00524</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00526"></a><a class="code" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">00526</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00527"></a><a class="code" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">00527</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00529"></a><a class="code" href="group__CMSIS__SCB.html#gae06f54f5081f01ed3f6824e451ad3656">00529</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00530"></a><a class="code" href="group__CMSIS__SCB.html#gab3166103b5a5f7931d0df90949c47dfe">00530</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00532"></a><a class="code" href="group__CMSIS__SCB.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">00532</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00533"></a><a class="code" href="group__CMSIS__SCB.html#ga9d7a8b1054b655ad08d85c3c535d4f73">00533</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00535"></a><a class="code" href="group__CMSIS__SCB.html#ga7c856f79a75dcc1d1517b19a67691803">00535</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00536"></a><a class="code" href="group__CMSIS__SCB.html#ga9147fd4e1b12394ae26eadf900a023a3">00536</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00539"></a><a class="code" href="group__CMSIS__SCB.html#gac8e4197b295c8560e68e2d71285c7879">00539</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00540"></a><a class="code" href="group__CMSIS__SCB.html#ga565807b1a3f31891f1f967d0fa30d03f">00540</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00542"></a><a class="code" href="group__CMSIS__SCB.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">00542</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00543"></a><a class="code" href="group__CMSIS__SCB.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">00543</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00545"></a><a class="code" href="group__CMSIS__SCB.html#ga91f41491cec5b5acca3fbc94efbd799e">00545</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00546"></a><a class="code" href="group__CMSIS__SCB.html#gad46716159a3808c9e7da22067d6bec98">00546</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00549"></a><a class="code" href="group__CMSIS__SCB.html#ga300c90cfb7b35c82b4d44ad16c757ffb">00549</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00550"></a><a class="code" href="group__CMSIS__SCB.html#gababd60e94756bb33929d5e6f25d8dba3">00550</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00552"></a><a class="code" href="group__CMSIS__SCB.html#gab361e54183a378474cb419ae2a55d6f4">00552</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00553"></a><a class="code" href="group__CMSIS__SCB.html#ga6560d97ed043bc01152a7247bafa3157">00553</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00555"></a><a class="code" href="group__CMSIS__SCB.html#ga77993da8de35adea7bda6a4475f036ab">00555</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00556"></a><a class="code" href="group__CMSIS__SCB.html#gaac5e289211d0a63fe879a9691cb9e1a9">00556</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00559"></a><a class="code" href="group__CMSIS__SCB.html#ga13f502fb5ac673df9c287488c40b0c1d">00559</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00560"></a><a class="code" href="group__CMSIS__SCB.html#ga3cba2ec1f588ce0b10b191d6b0d23399">00560</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00562"></a><a class="code" href="group__CMSIS__SCB.html#gad02d3eaf062ac184c18a7889c9b6de57">00562</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00563"></a><a class="code" href="group__CMSIS__SCB.html#gacbb931575c07b324ec793775b7c44d05">00563</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00565"></a><a class="code" href="group__CMSIS__SCB.html#gaccf82364c6d0ed7206f1084277b7cc61">00565</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00566"></a><a class="code" href="group__CMSIS__SCB.html#ga3f7384b8a761704655fd45396a305663">00566</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00568"></a><a class="code" href="group__CMSIS__SCB.html#gaf28fdce48655f0dcefb383aebf26b050">00568</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00569"></a><a class="code" href="group__CMSIS__SCB.html#ga609edf8f50bc49adb51ae28bcecefe1f">00569</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00571"></a><a class="code" href="group__CMSIS__SCB.html#gaef4ec28427f9f88ac70a13ae4e541378">00571</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00572"></a><a class="code" href="group__CMSIS__SCB.html#ga200bcf918d57443b5e29e8ce552e4bdf">00572</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span>
<a name="l00574"></a>00574 <span class="preprocessor"></span>
<a name="l00585"></a>00585 <span class="preprocessor">typedef struct</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span>{
<a name="l00587"></a>00587        uint32_t RESERVED0[1];
<a name="l00588"></a>00588   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    
<a name="l00589"></a><a class="code" href="structSCnSCB__Type.html#aacadedade30422fed705e8dfc8e6cd8d">00589</a>   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="structSCnSCB__Type.html#aacadedade30422fed705e8dfc8e6cd8d">ACTLR</a>;                   
<a name="l00590"></a>00590 } <a class="code" href="structSCnSCB__Type.html" title="Structure type to access the System Control and ID Register not in the SCB.">SCnSCB_Type</a>;
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00593"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">00593</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span>
<a name="l00594"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7">00594</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00597"></a><a class="code" href="group__CMSIS__SCnSCB.html#gaff0b57464c60fea8182b903676f8de49">00597</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9                                          </span>
<a name="l00598"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga1ecd6adafa43464d7097b132c19e8640">00598</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span>
<a name="l00600"></a><a class="code" href="group__CMSIS__SCnSCB.html#gaa194809383bc72ecf3416d85709281d7">00600</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8                                          </span>
<a name="l00601"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga10d5aa4a196dcde6f476016ece2c1b69">00601</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span>
<a name="l00603"></a><a class="code" href="group__CMSIS__SCnSCB.html#gaab395870643a0bee78906bb15ca5bd02">00603</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span>
<a name="l00604"></a><a class="code" href="group__CMSIS__SCnSCB.html#gaa9dd2d4a2350499188f438d0aa9fd982">00604</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span>
<a name="l00606"></a><a class="code" href="group__CMSIS__SCnSCB.html#gafa2eb37493c0f8dae77cde81ecf80f77">00606</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span>
<a name="l00607"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga6cda7b7219232a008ec52cc8e89d5d08">00607</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span>
<a name="l00609"></a><a class="code" href="group__CMSIS__SCnSCB.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">00609</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span>
<a name="l00610"></a><a class="code" href="group__CMSIS__SCnSCB.html#ga2a2818f0489ad10b6ea2964e899d4cbc">00610</a> <span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span>
<a name="l00612"></a>00612 <span class="preprocessor"></span>
<a name="l00623"></a>00623 <span class="preprocessor">typedef struct</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span>{
<a name="l00625"></a>00625   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00626"></a>00626   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00627"></a>00627   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00628"></a>00628   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00629"></a>00629 } <a class="code" href="structSysTick__Type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00630"></a>00630 
<a name="l00631"></a>00631 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00632"></a><a class="code" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">00632</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00633"></a><a class="code" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">00633</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00635"></a><a class="code" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">00635</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00636"></a><a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">00636</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00638"></a><a class="code" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00638</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00639"></a><a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">00639</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00641"></a><a class="code" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">00641</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00642"></a><a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00642</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00645"></a><a class="code" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00645</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00646"></a><a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">00646</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00649"></a><a class="code" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00649</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00650"></a><a class="code" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">00650</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00653"></a><a class="code" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00653</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00654"></a><a class="code" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00654</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00656"></a><a class="code" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">00656</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00657"></a><a class="code" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">00657</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00659"></a><a class="code" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">00659</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00660"></a><a class="code" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">00660</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>
<a name="l00673"></a>00673 <span class="preprocessor">typedef struct</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>{
<a name="l00675"></a>00675   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00676"></a>00676   {
<a name="l00677"></a>00677     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    u8;                  
<a name="l00678"></a>00678     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   u16;                 
<a name="l00679"></a>00679     <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   u32;                 
<a name="l00680"></a>00680   }  PORT [32];                          
<a name="l00681"></a>00681        uint32_t RESERVED0[864];
<a name="l00682"></a>00682   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     
<a name="l00683"></a>00683        uint32_t RESERVED1[15];
<a name="l00684"></a>00684   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     
<a name="l00685"></a>00685        uint32_t RESERVED2[15];
<a name="l00686"></a>00686   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     
<a name="l00687"></a>00687        uint32_t RESERVED3[29];
<a name="l00688"></a>00688   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     
<a name="l00689"></a>00689   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     
<a name="l00690"></a>00690   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    
<a name="l00691"></a>00691        uint32_t RESERVED4[43];
<a name="l00692"></a>00692   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     
<a name="l00693"></a>00693   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     
<a name="l00694"></a>00694        uint32_t RESERVED5[6];
<a name="l00695"></a>00695   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    
<a name="l00696"></a>00696   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    
<a name="l00697"></a>00697   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    
<a name="l00698"></a>00698   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    
<a name="l00699"></a>00699   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    
<a name="l00700"></a>00700   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    
<a name="l00701"></a>00701   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    
<a name="l00702"></a>00702   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    
<a name="l00703"></a>00703   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    
<a name="l00704"></a>00704   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    
<a name="l00705"></a>00705   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    
<a name="l00706"></a>00706   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    
<a name="l00707"></a>00707 } <a class="code" href="structITM__Type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00708"></a>00708 
<a name="l00709"></a>00709 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00710"></a><a class="code" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8">00710</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00711"></a><a class="code" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b">00711</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00714"></a><a class="code" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484">00714</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00715"></a><a class="code" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f">00715</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00717"></a><a class="code" href="group__CMSIS__ITM.html#gaca0281de867f33114aac0636f7ce65d3">00717</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span>
<a name="l00718"></a><a class="code" href="group__CMSIS__ITM.html#ga60c20bd9649d1da5a2be8e656ba19a60">00718</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span>
<a name="l00720"></a><a class="code" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1">00720</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span>
<a name="l00721"></a><a class="code" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067">00721</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span>
<a name="l00723"></a><a class="code" href="group__CMSIS__ITM.html#gad7bc9ee1732032c6e0de035f0978e473">00723</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00724"></a><a class="code" href="group__CMSIS__ITM.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">00724</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00726"></a><a class="code" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5">00726</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00727"></a><a class="code" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a">00727</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00729"></a><a class="code" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e">00729</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00730"></a><a class="code" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70">00730</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00732"></a><a class="code" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e">00732</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00733"></a><a class="code" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb">00733</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00735"></a><a class="code" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1">00735</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00736"></a><a class="code" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65">00736</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00738"></a><a class="code" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d">00738</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00739"></a><a class="code" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">00739</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00742"></a><a class="code" href="group__CMSIS__ITM.html#ga04d3f842ad48f6a9127b4cecc963e1d7">00742</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00743"></a><a class="code" href="group__CMSIS__ITM.html#ga67b969f8f04ed15886727788f0e2ffd7">00743</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00746"></a><a class="code" href="group__CMSIS__ITM.html#ga259edfd1d2e877a62e06d7a240df97f4">00746</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00747"></a><a class="code" href="group__CMSIS__ITM.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">00747</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00750"></a><a class="code" href="group__CMSIS__ITM.html#ga08de02bf32caf48aaa29f7c68ff5d755">00750</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00751"></a><a class="code" href="group__CMSIS__ITM.html#ga8838bd3dd04c1a6be97cd946364a3fd2">00751</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00754"></a><a class="code" href="group__CMSIS__ITM.html#gabfae3e570edc8759597311ed6dfb478e">00754</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00755"></a><a class="code" href="group__CMSIS__ITM.html#ga91f492b2891bb8b7eac5b58de7b220f4">00755</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00757"></a><a class="code" href="group__CMSIS__ITM.html#ga144a49e12b83ad9809fdd2769094fdc0">00757</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00758"></a><a class="code" href="group__CMSIS__ITM.html#gac8ae69f11c0311da226c0c8ec40b3d37">00758</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00760"></a><a class="code" href="group__CMSIS__ITM.html#gaf5740689cf14564d3f3fd91299b6c88d">00760</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00761"></a><a class="code" href="group__CMSIS__ITM.html#gaa5bc2a7f5f1d69ff819531f5508bb017">00761</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span>
<a name="l00763"></a>00763 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00764"></a>00764 
<a name="l00765"></a>00765 
<a name="l00774"></a>00774 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00775"></a>00775 {
<a name="l00776"></a>00776   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00777"></a>00777   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  
<a name="l00778"></a>00778   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  
<a name="l00779"></a>00779   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  
<a name="l00780"></a>00780   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                
<a name="l00781"></a>00781   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  
<a name="l00782"></a>00782   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 
<a name="l00783"></a>00783   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    
<a name="l00784"></a>00784   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   
<a name="l00785"></a>00785   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   
<a name="l00786"></a>00786   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               
<a name="l00787"></a>00787        uint32_t RESERVED0[1];
<a name="l00788"></a>00788   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   
<a name="l00789"></a>00789   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   
<a name="l00790"></a>00790   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               
<a name="l00791"></a>00791        uint32_t RESERVED1[1];
<a name="l00792"></a>00792   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   
<a name="l00793"></a>00793   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   
<a name="l00794"></a>00794   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               
<a name="l00795"></a>00795        uint32_t RESERVED2[1];
<a name="l00796"></a>00796   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   
<a name="l00797"></a>00797   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   
<a name="l00798"></a>00798   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               
<a name="l00799"></a>00799 } <a class="code" href="structDWT__Type.html" title="Structure type to access the Data Watchpoint and Trace Register (DWT).">DWT_Type</a>;
<a name="l00800"></a>00800 
<a name="l00801"></a>00801 <span class="comment">/* DWT Control Register Definitions */</span>
<a name="l00802"></a><a class="code" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">00802</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span>
<a name="l00803"></a><a class="code" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7">00803</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span>
<a name="l00805"></a><a class="code" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd">00805</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span>
<a name="l00806"></a><a class="code" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">00806</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span>
<a name="l00808"></a><a class="code" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0">00808</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span>
<a name="l00809"></a><a class="code" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e">00809</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span>
<a name="l00811"></a><a class="code" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522">00811</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span>
<a name="l00812"></a><a class="code" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143">00812</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span>
<a name="l00814"></a><a class="code" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048">00814</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span>
<a name="l00815"></a><a class="code" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823">00815</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span>
<a name="l00817"></a><a class="code" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6">00817</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span>
<a name="l00818"></a><a class="code" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2">00818</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span>
<a name="l00820"></a><a class="code" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff">00820</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span>
<a name="l00821"></a><a class="code" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f">00821</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span>
<a name="l00823"></a><a class="code" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e">00823</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span>
<a name="l00824"></a><a class="code" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2">00824</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span>
<a name="l00826"></a><a class="code" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5">00826</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span>
<a name="l00827"></a><a class="code" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9">00827</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span>
<a name="l00829"></a><a class="code" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544">00829</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span>
<a name="l00830"></a><a class="code" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58">00830</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span>
<a name="l00832"></a><a class="code" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">00832</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span>
<a name="l00833"></a><a class="code" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f">00833</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span>
<a name="l00835"></a><a class="code" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d">00835</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span>
<a name="l00836"></a><a class="code" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3">00836</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span>
<a name="l00838"></a><a class="code" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9">00838</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span>
<a name="l00839"></a><a class="code" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">00839</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span>
<a name="l00841"></a><a class="code" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284">00841</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span>
<a name="l00842"></a><a class="code" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c">00842</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span>
<a name="l00844"></a><a class="code" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559">00844</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span>
<a name="l00845"></a><a class="code" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331">00845</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span>
<a name="l00847"></a><a class="code" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25">00847</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span>
<a name="l00848"></a><a class="code" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">00848</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span>
<a name="l00850"></a><a class="code" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69">00850</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span>
<a name="l00851"></a><a class="code" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">00851</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span>
<a name="l00853"></a><a class="code" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10">00853</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span>
<a name="l00854"></a><a class="code" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">00854</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCCNTENA_Pos)           </span>
<a name="l00856"></a>00856 <span class="preprocessor"></span><span class="comment">/* DWT CPI Count Register Definitions */</span>
<a name="l00857"></a><a class="code" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">00857</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span>
<a name="l00858"></a><a class="code" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">00858</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL &lt;&lt; DWT_CPICNT_CPICNT_Pos)           </span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span>
<a name="l00861"></a><a class="code" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d">00861</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span>
<a name="l00862"></a><a class="code" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9">00862</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL &lt;&lt; DWT_EXCCNT_EXCCNT_Pos)           </span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="comment">/* DWT Sleep Count Register Definitions */</span>
<a name="l00865"></a><a class="code" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c">00865</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span>
<a name="l00866"></a><a class="code" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828">00866</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL &lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos)       </span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="comment">/* DWT LSU Count Register Definitions */</span>
<a name="l00869"></a><a class="code" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d">00869</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span>
<a name="l00870"></a><a class="code" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615">00870</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL &lt;&lt; DWT_LSUCNT_LSUCNT_Pos)           </span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span>
<a name="l00873"></a><a class="code" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455">00873</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span>
<a name="l00874"></a><a class="code" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647">00874</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL &lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos)         </span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="comment">/* DWT Comparator Mask Register Definitions */</span>
<a name="l00877"></a><a class="code" href="group__CMSIS__DWT.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">00877</a> <span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span>
<a name="l00878"></a><a class="code" href="group__CMSIS__DWT.html#gadd798deb0f1312feab4fb05dcddc229b">00878</a> <span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL &lt;&lt; DWT_MASK_MASK_Pos)               </span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="comment">/* DWT Comparator Function Register Definitions */</span>
<a name="l00881"></a><a class="code" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba">00881</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span>
<a name="l00882"></a><a class="code" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac">00882</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span>
<a name="l00884"></a><a class="code" href="group__CMSIS__DWT.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">00884</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span>
<a name="l00885"></a><a class="code" href="group__CMSIS__DWT.html#gafdbf5a8c367befe8661a4f6945c83445">00885</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span>
<a name="l00887"></a><a class="code" href="group__CMSIS__DWT.html#ga9854cd8bf16f7dce0fb196a8029b018e">00887</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span>
<a name="l00888"></a><a class="code" href="group__CMSIS__DWT.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb">00888</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span>
<a name="l00890"></a><a class="code" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d">00890</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span>
<a name="l00891"></a><a class="code" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76">00891</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span>
<a name="l00893"></a><a class="code" href="group__CMSIS__DWT.html#ga89d7c48858b4d4de96cdadfac91856a1">00893</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span>
<a name="l00894"></a><a class="code" href="group__CMSIS__DWT.html#ga64bd419260c3337cacf93607d1ad27ac">00894</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span>
<a name="l00896"></a><a class="code" href="group__CMSIS__DWT.html#ga106f3672cd4be7c7c846e20497ebe5a6">00896</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span>
<a name="l00897"></a><a class="code" href="group__CMSIS__DWT.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e">00897</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span>
<a name="l00899"></a><a class="code" href="group__CMSIS__DWT.html#ga4b65d79ca37ae8010b4a726312413efd">00899</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span>
<a name="l00900"></a><a class="code" href="group__CMSIS__DWT.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25">00900</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span>
<a name="l00902"></a><a class="code" href="group__CMSIS__DWT.html#ga41d5b332216baa8d29561260a1b85659">00902</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span>
<a name="l00903"></a><a class="code" href="group__CMSIS__DWT.html#gad46dd5aba29f2e28d4d3f50b1d291f41">00903</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span>
<a name="l00905"></a><a class="code" href="group__CMSIS__DWT.html#ga5797b556edde2bbaa4d33dcdb1a891bb">00905</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span>
<a name="l00906"></a><a class="code" href="group__CMSIS__DWT.html#ga3b2cda708755ecf5f921d08b25d774d1">00906</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL &lt;&lt; DWT_FUNCTION_FUNCTION_Pos)        </span>
<a name="l00908"></a>00908 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_DWT */</span>
<a name="l00909"></a>00909 
<a name="l00910"></a>00910 
<a name="l00919"></a>00919 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00920"></a>00920 {
<a name="l00921"></a>00921   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   
<a name="l00922"></a>00922   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   
<a name="l00923"></a>00923        uint32_t RESERVED0[2];
<a name="l00924"></a>00924   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    
<a name="l00925"></a>00925        uint32_t RESERVED1[55];
<a name="l00926"></a>00926   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    
<a name="l00927"></a>00927        uint32_t RESERVED2[131];
<a name="l00928"></a>00928   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    
<a name="l00929"></a>00929   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    
<a name="l00930"></a>00930   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    
<a name="l00931"></a>00931        uint32_t RESERVED3[759];
<a name="l00932"></a>00932   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 
<a name="l00933"></a>00933   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   
<a name="l00934"></a>00934   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               
<a name="l00935"></a>00935        uint32_t RESERVED4[1];
<a name="l00936"></a>00936   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               
<a name="l00937"></a>00937   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   
<a name="l00938"></a>00938   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  
<a name="l00939"></a>00939        uint32_t RESERVED5[39];
<a name="l00940"></a>00940   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                
<a name="l00941"></a>00941   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                
<a name="l00942"></a>00942        uint32_t RESERVED7[8];
<a name="l00943"></a>00943   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   
<a name="l00944"></a>00944   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 
<a name="l00945"></a>00945 } <a class="code" href="structTPI__Type.html" title="Structure type to access the Trace Port Interface Register (TPI).">TPI_Type</a>;
<a name="l00946"></a>00946 
<a name="l00947"></a>00947 <span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span>
<a name="l00948"></a><a class="code" href="group__CMSIS__TPI.html#ga5a82d274eb2df8b0c92dd4ed63535928">00948</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span>
<a name="l00949"></a><a class="code" href="group__CMSIS__TPI.html#ga4fcacd27208419929921aec8457a8c13">00949</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL &lt;&lt; TPI_ACPR_PRESCALER_Pos)        </span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span>
<a name="l00952"></a><a class="code" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858">00952</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span>
<a name="l00953"></a><a class="code" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f">00953</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL &lt;&lt; TPI_SPPR_TXMODE_Pos)              </span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span>
<a name="l00956"></a><a class="code" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8">00956</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span>
<a name="l00957"></a><a class="code" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1">00957</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span>
<a name="l00959"></a><a class="code" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c">00959</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span>
<a name="l00960"></a><a class="code" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">00960</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span>
<a name="l00962"></a><a class="code" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2">00962</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span>
<a name="l00963"></a><a class="code" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">00963</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span>
<a name="l00965"></a><a class="code" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf">00965</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span>
<a name="l00966"></a><a class="code" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824">00966</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL &lt;&lt; TPI_FFSR_FlInProg_Pos)            </span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span>
<a name="l00969"></a><a class="code" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b">00969</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span>
<a name="l00970"></a><a class="code" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd">00970</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span>
<a name="l00972"></a><a class="code" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64">00972</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span>
<a name="l00973"></a><a class="code" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">00973</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span>
<a name="l00976"></a><a class="code" href="group__CMSIS__TPI.html#ga5517fa2ced64efbbd413720329c50b99">00976</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span>
<a name="l00977"></a><a class="code" href="group__CMSIS__TPI.html#ga814227af2b2665a0687bb49345e21110">00977</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL &lt;&lt; TPI_TRIGGER_TRIGGER_Pos)          </span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span>
<a name="l00980"></a><a class="code" href="group__CMSIS__TPI.html#gaa7e050e9eb6528241ebc6835783b6bae">00980</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span>
<a name="l00981"></a><a class="code" href="group__CMSIS__TPI.html#ga94cb2493ed35d2dab7bd4092b88a05bc">00981</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span>
<a name="l00983"></a><a class="code" href="group__CMSIS__TPI.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">00983</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span>
<a name="l00984"></a><a class="code" href="group__CMSIS__TPI.html#ga07bafa971b8daf0d63b3f92b9ae7fa16">00984</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span>
<a name="l00986"></a><a class="code" href="group__CMSIS__TPI.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">00986</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span>
<a name="l00987"></a><a class="code" href="group__CMSIS__TPI.html#ga4f0005dc420b28f2369179a935b9a9d3">00987</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span>
<a name="l00989"></a><a class="code" href="group__CMSIS__TPI.html#ga2f738e45386ebf58c4d406f578e7ddaf">00989</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span>
<a name="l00990"></a><a class="code" href="group__CMSIS__TPI.html#gad2536b3a935361c68453cd068640af92">00990</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span>
<a name="l00992"></a><a class="code" href="group__CMSIS__TPI.html#ga5f0037cc80c65e86d9e94e5005077a48">00992</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span>
<a name="l00993"></a><a class="code" href="group__CMSIS__TPI.html#gaa82a7b9b99c990fb12eafb3c84b68254">00993</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span>
<a name="l00995"></a><a class="code" href="group__CMSIS__TPI.html#gac5a2ef4b7f811d1f3d81ec919d794413">00995</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span>
<a name="l00996"></a><a class="code" href="group__CMSIS__TPI.html#gaad9c1a6ed34a70905005a0cc14d5f01b">00996</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span>
<a name="l00998"></a><a class="code" href="group__CMSIS__TPI.html#ga48783ce3c695d8c06b1352a526110a87">00998</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span>
<a name="l00999"></a><a class="code" href="group__CMSIS__TPI.html#gaf924f7d1662f3f6c1da12052390cb118">00999</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM0_Pos)              </span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span>
<a name="l01002"></a><a class="code" href="group__CMSIS__TPI.html#ga6959f73d7db4a87ae9ad9cfc99844526">01002</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span>
<a name="l01003"></a><a class="code" href="group__CMSIS__TPI.html#ga1859502749709a2e5ead9a2599d998db">01003</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR2_ATREADY_Pos)        </span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span>
<a name="l01006"></a><a class="code" href="group__CMSIS__TPI.html#ga08edfc862b2c8c415854cc4ae2067dfb">01006</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span>
<a name="l01007"></a><a class="code" href="group__CMSIS__TPI.html#gabc1f6a3b6cac0099d7c01ca949b4dd08">01007</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span>
<a name="l01009"></a><a class="code" href="group__CMSIS__TPI.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">01009</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span>
<a name="l01010"></a><a class="code" href="group__CMSIS__TPI.html#gacba2edfc0499828019550141356b0dcb">01010</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span>
<a name="l01012"></a><a class="code" href="group__CMSIS__TPI.html#ga3177b8d815cf4a707a2d3d3d5499315d">01012</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span>
<a name="l01013"></a><a class="code" href="group__CMSIS__TPI.html#ga0e8f29a1e9378d1ceb0708035edbb86d">01013</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span>
<a name="l01015"></a><a class="code" href="group__CMSIS__TPI.html#gaab31238152b5691af633a7475eaf1f06">01015</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span>
<a name="l01016"></a><a class="code" href="group__CMSIS__TPI.html#gab554305459953b80554fdb1908b73291">01016</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span>
<a name="l01018"></a><a class="code" href="group__CMSIS__TPI.html#ga1828c228f3940005f48fb8dd88ada35b">01018</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span>
<a name="l01019"></a><a class="code" href="group__CMSIS__TPI.html#gae54512f926ebc00f2e056232aa21d335">01019</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span>
<a name="l01021"></a><a class="code" href="group__CMSIS__TPI.html#gaece86ab513bc3d0e0a9dbd82258af49f">01021</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span>
<a name="l01022"></a><a class="code" href="group__CMSIS__TPI.html#ga3347f42828920dfe56e3130ad319a9e6">01022</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span>
<a name="l01024"></a><a class="code" href="group__CMSIS__TPI.html#ga2188671488417a52abb075bcd4d73440">01024</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span>
<a name="l01025"></a><a class="code" href="group__CMSIS__TPI.html#ga8ae09f544fc1a428797e2a150f14a4c9">01025</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM0_Pos)              </span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span>
<a name="l01028"></a><a class="code" href="group__CMSIS__TPI.html#gab1eb6866c65f02fa9c83696b49b0f346">01028</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span>
<a name="l01029"></a><a class="code" href="group__CMSIS__TPI.html#gaee320b3c60f9575aa96a8742c4ff9356">01029</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR0_ATREADY_Pos)        </span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span>
<a name="l01032"></a><a class="code" href="group__CMSIS__TPI.html#gaa847adb71a1bc811d2e3190528f495f0">01032</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span>
<a name="l01033"></a><a class="code" href="group__CMSIS__TPI.html#gad6f87550b468ad0920d5f405bfd3f017">01033</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL &lt;&lt; TPI_ITCTRL_Mode_Pos)              </span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="comment">/* TPI DEVID Register Definitions */</span>
<a name="l01036"></a><a class="code" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4">01036</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span>
<a name="l01037"></a><a class="code" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a">01037</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span>
<a name="l01039"></a><a class="code" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c">01039</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span>
<a name="l01040"></a><a class="code" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">01040</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span>
<a name="l01042"></a><a class="code" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b">01042</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span>
<a name="l01043"></a><a class="code" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97">01043</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span>
<a name="l01045"></a><a class="code" href="group__CMSIS__TPI.html#ga3f7da5de2a34be41a092e5eddd22ac4d">01045</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span>
<a name="l01046"></a><a class="code" href="group__CMSIS__TPI.html#ga939e068ff3f1a65b35187ab34a342cd8">01046</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span>
<a name="l01048"></a><a class="code" href="group__CMSIS__TPI.html#gab382b1296b5efd057be606eb8f768df8">01048</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span>
<a name="l01049"></a><a class="code" href="group__CMSIS__TPI.html#gab67830557d2d10be882284275025a2d3">01049</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span>
<a name="l01051"></a><a class="code" href="group__CMSIS__TPI.html#ga80ecae7fec479e80e583f545996868ed">01051</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span>
<a name="l01052"></a><a class="code" href="group__CMSIS__TPI.html#gabed454418d2140043cd65ec899abd97f">01052</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL &lt;&lt; TPI_DEVID_NrTraceInput_Pos)      </span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="comment">/* TPI DEVTYPE Register Definitions */</span>
<a name="l01055"></a><a class="code" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a">01055</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span>
<a name="l01056"></a><a class="code" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">01056</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL &lt;&lt; TPI_DEVTYPE_SubType_Pos)          </span>
<a name="l01058"></a><a class="code" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd">01058</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span>
<a name="l01059"></a><a class="code" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88">01059</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span>
<a name="l01061"></a>01061 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_TPI */</span>
<a name="l01062"></a>01062 
<a name="l01063"></a>01063 
<a name="l01064"></a>01064 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span>
<a name="l01073"></a>01073 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01074"></a>01074 {
<a name="l01075"></a>01075   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l01076"></a>01076   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l01077"></a>01077   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l01078"></a>01078   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l01079"></a>01079   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l01080"></a>01080   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l01081"></a>01081   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l01082"></a>01082   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l01083"></a>01083   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l01084"></a>01084   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l01085"></a>01085   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l01086"></a>01086 } MPU_Type;
<a name="l01087"></a>01087 
<a name="l01088"></a>01088 <span class="comment">/* MPU Type Register */</span>
<a name="l01089"></a>01089 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l01090"></a>01090 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l01092"></a>01092 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l01093"></a>01093 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l01095"></a>01095 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l01096"></a>01096 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l01099"></a>01099 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l01100"></a>01100 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l01102"></a>01102 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l01103"></a>01103 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l01105"></a>01105 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l01106"></a>01106 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l01109"></a>01109 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l01110"></a>01110 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l01114"></a>01114 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l01116"></a>01116 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l01117"></a>01117 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l01119"></a>01119 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l01120"></a>01120 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l01124"></a>01124 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l01126"></a>01126 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l01127"></a>01127 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l01129"></a>01129 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l01130"></a>01130 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l01132"></a>01132 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l01133"></a>01133 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l01135"></a>01135 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l01136"></a>01136 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l01138"></a>01138 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l01139"></a>01139 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l01141"></a>01141 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l01142"></a>01142 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l01144"></a>01144 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l01145"></a>01145 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l01147"></a>01147 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l01148"></a>01148 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l01150"></a>01150 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l01151"></a>01151 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>
<a name="l01154"></a>01154 <span class="preprocessor">#endif</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span>
<a name="l01156"></a>01156 
<a name="l01157"></a>01157 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span>
<a name="l01166"></a>01166 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01167"></a>01167 {
<a name="l01168"></a>01168        uint32_t RESERVED0[1];
<a name="l01169"></a>01169   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR;                   
<a name="l01170"></a>01170   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR;                   
<a name="l01171"></a>01171   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR;                  
<a name="l01172"></a>01172   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR0;                   
<a name="l01173"></a>01173   <a class="code" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR1;                   
<a name="l01174"></a>01174 } FPU_Type;
<a name="l01175"></a>01175 
<a name="l01176"></a>01176 <span class="comment">/* Floating-Point Context Control Register */</span>
<a name="l01177"></a>01177 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span>
<a name="l01178"></a>01178 <span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span>
<a name="l01180"></a>01180 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span>
<a name="l01181"></a>01181 <span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span>
<a name="l01183"></a>01183 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span>
<a name="l01184"></a>01184 <span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span>
<a name="l01186"></a>01186 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span>
<a name="l01187"></a>01187 <span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span>
<a name="l01189"></a>01189 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span>
<a name="l01190"></a>01190 <span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span>
<a name="l01192"></a>01192 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span>
<a name="l01193"></a>01193 <span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span>
<a name="l01195"></a>01195 <span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span>
<a name="l01196"></a>01196 <span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span>
<a name="l01198"></a>01198 <span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span>
<a name="l01199"></a>01199 <span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span>
<a name="l01201"></a>01201 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span>
<a name="l01202"></a>01202 <span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPACT_Pos)                  </span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="comment">/* Floating-Point Context Address Register */</span>
<a name="l01205"></a>01205 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span>
<a name="l01206"></a>01206 <span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="comment">/* Floating-Point Default Status Control Register */</span>
<a name="l01209"></a>01209 <span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span>
<a name="l01210"></a>01210 <span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span>
<a name="l01212"></a>01212 <span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span>
<a name="l01213"></a>01213 <span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span>
<a name="l01215"></a>01215 <span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span>
<a name="l01216"></a>01216 <span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span>
<a name="l01218"></a>01218 <span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span>
<a name="l01219"></a>01219 <span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 0 */</span>
<a name="l01222"></a>01222 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span>
<a name="l01223"></a>01223 <span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span>
<a name="l01225"></a>01225 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span>
<a name="l01226"></a>01226 <span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span>
<a name="l01228"></a>01228 <span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span>
<a name="l01229"></a>01229 <span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span>
<a name="l01231"></a>01231 <span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span>
<a name="l01232"></a>01232 <span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span>
<a name="l01234"></a>01234 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span>
<a name="l01235"></a>01235 <span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span>
<a name="l01237"></a>01237 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span>
<a name="l01238"></a>01238 <span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span>
<a name="l01240"></a>01240 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span>
<a name="l01241"></a>01241 <span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span>
<a name="l01243"></a>01243 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span>
<a name="l01244"></a>01244 <span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL &lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos)      </span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="comment">/* Media and FP Feature Register 1 */</span>
<a name="l01247"></a>01247 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span>
<a name="l01248"></a>01248 <span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span>
<a name="l01250"></a>01250 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span>
<a name="l01251"></a>01251 <span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span>
<a name="l01253"></a>01253 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span>
<a name="l01254"></a>01254 <span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span>
<a name="l01256"></a>01256 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span>
<a name="l01257"></a>01257 <span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL &lt;&lt; FPU_MVFR1_FtZ_mode_Pos)              </span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>
<a name="l01260"></a>01260 <span class="preprocessor">#endif</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span>
<a name="l01262"></a>01262 
<a name="l01271"></a>01271 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01272"></a>01272 {
<a name="l01273"></a>01273   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   
<a name="l01274"></a>01274   <a class="code" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   
<a name="l01275"></a>01275   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   
<a name="l01276"></a>01276   <a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="rt__HAL__CM_8h.html#ab6c5b1baf444f12ba50bfc3b0e40e05c">DEMCR</a>;                   
<a name="l01277"></a>01277 } <a class="code" href="structCoreDebug__Type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l01278"></a>01278 
<a name="l01279"></a>01279 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l01280"></a><a class="code" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842">01280</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l01281"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc">01281</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l01283"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753">01283</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l01284"></a><a class="code" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922">01284</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l01286"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730">01286</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l01287"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">01287</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l01289"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e">01289</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l01290"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756">01290</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l01292"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb">01292</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l01293"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25">01293</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l01295"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772">01295</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l01296"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca">01296</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l01298"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d">01298</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l01299"></a><a class="code" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07">01299</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l01301"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga85747214e2656df6b05ec72e4d22bd6d">01301</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l01302"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga53aa99b2e39a67622f3b9973e079c2b4">01302</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l01304"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3">01304</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l01305"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">01305</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l01307"></a><a class="code" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">01307</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l01308"></a><a class="code" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d">01308</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l01310"></a><a class="code" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692">01310</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l01311"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">01311</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l01313"></a><a class="code" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e">01313</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l01314"></a><a class="code" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b">01314</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l01317"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">01317</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l01318"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">01318</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l01320"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b">01320</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l01321"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d">01321</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l01324"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga6ff2102b98f86540224819a1b767ba39">01324</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l01325"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga5e99652c1df93b441257389f49407834">01325</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l01327"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga341020a3b7450416d72544eaf8e57a64">01327</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l01328"></a><a class="code" href="group__CMSIS__CoreDebug.html#gae6384cbe8045051186d13ef9cdeace95">01328</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l01330"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga9ae10710684e14a1a534e785ef390e1b">01330</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l01331"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga2ded814556de96fc369de7ae9a7ceb98">01331</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l01333"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga1e2f706a59e0d8131279af1c7e152f8d">01333</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l01334"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga68ec55930269fab78e733dcfa32392f8">01334</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l01336"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga802829678f6871863ae9ecf60a10425c">01336</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l01337"></a><a class="code" href="group__CMSIS__CoreDebug.html#gac2b46b9b65bf8d23027f255fc9641977">01337</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l01339"></a><a class="code" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a">01339</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l01340"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1">01340</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l01342"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga22079a6e436f23b90308be97e19cf07e">01342</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l01343"></a><a class="code" href="group__CMSIS__CoreDebug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">01343</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l01345"></a><a class="code" href="group__CMSIS__CoreDebug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">01345</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l01346"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">01346</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l01348"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">01348</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l01349"></a><a class="code" href="group__CMSIS__CoreDebug.html#gaa38b947d77672c48bba1280c0a642e19">01349</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l01351"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga10fc7c53bca904c128bc8e1a03072d50">01351</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l01352"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga2f98b461d19746ab2febfddebb73da6f">01352</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l01354"></a><a class="code" href="group__CMSIS__CoreDebug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">01354</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l01355"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga03ee58b1b02fdbf21612809034562f1c">01355</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l01357"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga444454f7c7748e76cd76c3809c887c41">01357</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l01358"></a><a class="code" href="group__CMSIS__CoreDebug.html#gad420a9b60620584faaca6289e83d3a87">01358</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l01360"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a">01360</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l01361"></a><a class="code" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30">01361</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span>
<a name="l01363"></a>01363 <span class="preprocessor"></span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span>
<a name="l01373"></a><a class="code" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">01373</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l01374"></a><a class="code" href="group__CMSIS__core__base.html#gadd76251e412a195ec0a8f47227a8359e">01374</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l01375"></a><a class="code" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2">01375</a> <span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span>
<a name="l01376"></a><a class="code" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68">01376</a> <span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span>
<a name="l01377"></a><a class="code" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b">01377</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l01378"></a><a class="code" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646">01378</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l01379"></a><a class="code" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d">01379</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l01380"></a><a class="code" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">01380</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l01382"></a><a class="code" href="group__CMSIS__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">01382</a> <span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span>
<a name="l01383"></a><a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">01383</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l01384"></a><a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">01384</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l01385"></a><a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">01385</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l01386"></a><a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">01386</a> <span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span>
<a name="l01387"></a><a class="code" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce">01387</a> <span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span>
<a name="l01388"></a><a class="code" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239">01388</a> <span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span>
<a name="l01389"></a><a class="code" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d">01389</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l01391"></a>01391 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l01393"></a>01393 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l01394"></a>01394 <span class="preprocessor">#endif</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span>
<a name="l01396"></a>01396 <span class="preprocessor">#if (__FPU_PRESENT == 1)</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span>
<a name="l01398"></a>01398 <span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span>
<a name="l01399"></a>01399 <span class="preprocessor">#endif</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span>
<a name="l01405"></a>01405 <span class="comment">/*******************************************************************************</span>
<a name="l01406"></a>01406 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l01407"></a>01407 <span class="comment">  Core Function Interface contains:</span>
<a name="l01408"></a>01408 <span class="comment">  - Core NVIC Functions</span>
<a name="l01409"></a>01409 <span class="comment">  - Core SysTick Functions</span>
<a name="l01410"></a>01410 <span class="comment">  - Core Debug Functions</span>
<a name="l01411"></a>01411 <span class="comment">  - Core Register Access Functions</span>
<a name="l01412"></a>01412 <span class="comment"> ******************************************************************************/</span>
<a name="l01418"></a>01418 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l01435"></a>01435 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga77cfbb35a9d8027e392034321bed6904" title="Set Priority Grouping.">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)
<a name="l01436"></a>01436 {
<a name="l01437"></a>01437   uint32_t reg_value;
<a name="l01438"></a>01438   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07);               <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01439"></a>01439 
<a name="l01440"></a>01440   reg_value  =  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l01441"></a>01441   reg_value &amp;= ~(<a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span>
<a name="l01442"></a>01442   reg_value  =  (reg_value                                 |
<a name="l01443"></a>01443                 ((uint32_t)0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l01444"></a>01444                 (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span>
<a name="l01445"></a>01445   <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l01446"></a>01446 }
<a name="l01447"></a>01447 
<a name="l01448"></a>01448 
<a name="l01455"></a>01455 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga394f7ce2ca826c0da26284d17ac6524d" title="Get Priority Grouping.">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)
<a name="l01456"></a>01456 {
<a name="l01457"></a>01457   <span class="keywordflow">return</span> ((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span>
<a name="l01458"></a>01458 }
<a name="l01459"></a>01459 
<a name="l01460"></a>01460 
<a name="l01467"></a>01467 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l01468"></a>01468 {
<a name="l01469"></a>01469 <span class="comment">/*  NVIC-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));  enable interrupt */</span>
<a name="l01470"></a>01470   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(uint32_t)((int32_t)<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5] = (uint32_t)(1 &lt;&lt; ((uint32_t)((int32_t)<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; (uint32_t)0x1F)); <span class="comment">/* enable interrupt */</span>
<a name="l01471"></a>01471 }
<a name="l01472"></a>01472 
<a name="l01473"></a>01473 
<a name="l01480"></a>01480 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01481"></a>01481 {
<a name="l01482"></a>01482   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span>
<a name="l01483"></a>01483 }
<a name="l01484"></a>01484 
<a name="l01485"></a>01485 
<a name="l01496"></a>01496 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01497"></a>01497 {
<a name="l01498"></a>01498   <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span>
<a name="l01499"></a>01499 }
<a name="l01500"></a>01500 
<a name="l01501"></a>01501 
<a name="l01508"></a>01508 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01509"></a>01509 {
<a name="l01510"></a>01510   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span>
<a name="l01511"></a>01511 }
<a name="l01512"></a>01512 
<a name="l01513"></a>01513 
<a name="l01520"></a>01520 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01521"></a>01521 {
<a name="l01522"></a>01522   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l01523"></a>01523 }
<a name="l01524"></a>01524 
<a name="l01525"></a>01525 
<a name="l01535"></a>01535 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga47a0f52794068d076c9147aa3cb8d8a6" title="Get Active Interrupt.">NVIC_GetActive</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01536"></a>01536 {
<a name="l01537"></a>01537   <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span>
<a name="l01538"></a>01538 }
<a name="l01539"></a>01539 
<a name="l01540"></a>01540 
<a name="l01550"></a>01550 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01551"></a>01551 {
<a name="l01552"></a>01552   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01553"></a>01553     <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span>
<a name="l01554"></a>01554   <span class="keywordflow">else</span> {
<a name="l01555"></a>01555     <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span>
<a name="l01556"></a>01556 }
<a name="l01557"></a>01557 
<a name="l01558"></a>01558 
<a name="l01570"></a>01570 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01571"></a>01571 {
<a name="l01572"></a>01572 
<a name="l01573"></a>01573   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01574"></a>01574     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span>
<a name="l01575"></a>01575   <span class="keywordflow">else</span> {
<a name="l01576"></a>01576     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l01577"></a>01577 }
<a name="l01578"></a>01578 
<a name="l01579"></a>01579 
<a name="l01592"></a>01592 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac" title="Encode Priority.">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01593"></a>01593 {
<a name="l01594"></a>01594   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01595"></a>01595   uint32_t PreemptPriorityBits;
<a name="l01596"></a>01596   uint32_t SubPriorityBits;
<a name="l01597"></a>01597 
<a name="l01598"></a>01598   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;
<a name="l01599"></a>01599   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01600"></a>01600 
<a name="l01601"></a>01601   <span class="keywordflow">return</span> (
<a name="l01602"></a>01602            ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |
<a name="l01603"></a>01603            ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))
<a name="l01604"></a>01604          );
<a name="l01605"></a>01605 }
<a name="l01606"></a>01606 
<a name="l01607"></a>01607 
<a name="l01620"></a>01620 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga4f23ef94633f75d3c97670a53949003c" title="Decode Priority.">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01621"></a>01621 {
<a name="l01622"></a>01622   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01623"></a>01623   uint32_t PreemptPriorityBits;
<a name="l01624"></a>01624   uint32_t SubPriorityBits;
<a name="l01625"></a>01625 
<a name="l01626"></a>01626   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
<a name="l01627"></a>01627   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01628"></a>01628 
<a name="l01629"></a>01629   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);
<a name="l01630"></a>01630   *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);
<a name="l01631"></a>01631 }
<a name="l01632"></a>01632 
<a name="l01633"></a>01633 
<a name="l01638"></a>01638 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l01639"></a>01639 {
<a name="l01640"></a>01640   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01641"></a>01641 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l01642"></a>01642   <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |
<a name="l01643"></a>01643                  (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01644"></a>01644                  <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01645"></a>01645   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01646"></a>01646   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l01647"></a>01647 }
<a name="l01648"></a>01648 
<a name="l01653"></a>01653 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01660"></a>01660 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span>
<a name="l01677"></a>01677 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l01678"></a>01678 {
<a name="l01679"></a>01679   <span class="keywordflow">if</span> ((ticks - 1) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);      <span class="comment">/* Reload value impossible */</span>
<a name="l01680"></a>01680 
<a name="l01681"></a>01681   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = ticks - 1;                                  <span class="comment">/* set reload register */</span>
<a name="l01682"></a>01682   <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l01683"></a>01683   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01684"></a>01684   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l01685"></a>01685                    <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l01686"></a>01686                    <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01687"></a>01687   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l01688"></a>01688 }
<a name="l01689"></a>01689 
<a name="l01690"></a>01690 <span class="preprocessor">#endif</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span>
<a name="l01696"></a>01696 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01703"></a>01703 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l01704"></a><a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">01704</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01717"></a>01717 <span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span>{
<a name="l01719"></a>01719   <span class="keywordflow">if</span> ((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01720"></a>01720       (<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01721"></a>01721   {
<a name="l01722"></a>01722     <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);
<a name="l01723"></a>01723     <a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;
<a name="l01724"></a>01724   }
<a name="l01725"></a>01725   <span class="keywordflow">return</span> (ch);
<a name="l01726"></a>01726 }
<a name="l01727"></a>01727 
<a name="l01728"></a>01728 
<a name="l01736"></a>01736 __STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53" title="ITM Receive Character.">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {
<a name="l01737"></a>01737   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01738"></a>01738 
<a name="l01739"></a>01739   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01740"></a>01740     ch = <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;
<a name="l01741"></a>01741     ITM_RxBuffer = <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l01742"></a>01742   }
<a name="l01743"></a>01743 
<a name="l01744"></a>01744   <span class="keywordflow">return</span> (ch);
<a name="l01745"></a>01745 }
<a name="l01746"></a>01746 
<a name="l01747"></a>01747 
<a name="l01755"></a>01755 __STATIC_INLINE int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29" title="ITM Check Character.">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {
<a name="l01756"></a>01756 
<a name="l01757"></a>01757   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01758"></a>01758     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01759"></a>01759   } <span class="keywordflow">else</span> {
<a name="l01760"></a>01760     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01761"></a>01761   }
<a name="l01762"></a>01762 }
<a name="l01763"></a>01763 
<a name="l01766"></a>01766 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span>
<a name="l01767"></a>01767 
<a name="l01768"></a>01768 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l01769"></a>01769 
<a name="l01770"></a>01770 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span>}
<a name="l01772"></a>01772 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="core__cm4_8h.html">core_cm4.h</a>      </li>

    <li class="footer">Generated on Mon May 5 2014 23:16:44 for Pandora Head Sensors by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
