
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture rtl of pipe_ocd_ld_DMbEX is
  signal pipe_val_ocd_ld_DMbEX_r_out : boolean;
begin

  ocd_ld_DMbEX_r_out <= pipe_val_ocd_ld_DMbEX_r_out;

  p_pipe_ocd_ld_DMbEX : process(clock)
  begin
    if clock'event and clock = '1' then
      -- (_pipe__ocd_ld_DMbID_EX)
      pipe_val_ocd_ld_DMbEX_r_out <= ocd_ld_DMbID_w_in;

    end if;
  end process p_pipe_ocd_ld_DMbEX;
end rtl;
