<stg><name>Linear_layer_qkv</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="7" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="33" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="34" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %v7 = alloca [768 x float], align 16

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v4_0 = phi i4 [ 0, %0 ], [ %v4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v4_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln22 = icmp eq i4 %v4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v4 = add i4 %v4_0, 1

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln22, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader4.preheader:0  %tmp_21 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v4_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="14">
<![CDATA[
.preheader4.preheader:1  %zext_ln24 = zext i14 %tmp_21 to i15

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader4.preheader:2  %tmp_22 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v4_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="12">
<![CDATA[
.preheader4.preheader:3  %zext_ln24_1 = zext i12 %tmp_22 to i15

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:4  %sub_ln24 = sub i15 %zext_ln24, %zext_ln24_1

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader4:0  %v5_0 = phi i10 [ %v5, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="v5_0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:1  %icmp_ln23 = icmp eq i10 %v5_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:3  %v5 = add i10 %v5_0, 1

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln23, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln24_2 = zext i10 %v5_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln24 = add i15 %sub_ln24, %zext_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln24 = sext i15 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln24

]]></Node>
<StgValue><ssdm name="v3_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store float 0.000000e+00, float* %v3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i4 [ %i, %l_bias_i_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln27 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln27, label %4, label %l_bias_i_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_bias_i_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_bias_i_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j_init_0 = phi i10 [ 0, %l_bias_i_begin ], [ %j_init, %l_j_init ]

]]></Node>
<StgValue><ssdm name="j_init_0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln29 = icmp eq i10 %j_init_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j_init = add i10 %j_init_0, 1

]]></Node>
<StgValue><ssdm name="j_init"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln29, label %.preheader2.preheader, label %l_j_init

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_init:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_init:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
l_j_init:3  %zext_ln31 = zext i10 %j_init_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_init:4  %v7_addr = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="v7_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
l_j_init:5  store float 0.000000e+00, float* %v7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_init:6  %empty_345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
l_j_init:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader2.preheader:0  %tmp_23 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="14">
<![CDATA[
.preheader2.preheader:1  %zext_ln36 = zext i14 %tmp_23 to i15

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader2.preheader:2  %tmp_24 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="12">
<![CDATA[
.preheader2.preheader:3  %zext_ln36_1 = zext i12 %tmp_24 to i15

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader:4  %sub_ln36 = sub i15 %zext_ln36, %zext_ln36_1

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i20 [ 0, %.preheader2.preheader ], [ %add_ln33, %l_j ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %k_0 = phi i10 [ 0, %.preheader2.preheader ], [ %select_ln36_1, %l_j ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i10 [ 0, %.preheader2.preheader ], [ %j, %l_j ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %icmp_ln33 = icmp eq i20 %indvar_flatten, -458752

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %add_ln33 = add i20 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln33, label %.preheader1.preheader, label %l_j

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j:0  %k = add i10 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j:3  %icmp_ln34 = icmp eq i10 %j_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j:4  %select_ln36 = select i1 %icmp_ln34, i10 0, i10 %j_0

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j:5  %select_ln36_1 = select i1 %icmp_ln34, i10 %k, i10 %k_0

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_j:31  %j = add i10 %select_ln36, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="21" op_0_bw="10">
<![CDATA[
l_j:7  %zext_ln36_3 = zext i10 %select_ln36_1 to i21

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j:16  %tmp_25 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %select_ln36, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="20">
<![CDATA[
l_j:17  %zext_ln37_1 = zext i20 %tmp_25 to i21

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_j:18  %tmp_26 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %select_ln36, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="21" op_0_bw="18">
<![CDATA[
l_j:19  %zext_ln37_2 = zext i18 %tmp_26 to i21

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_j:20  %sub_ln37 = sub i21 %zext_ln37_1, %zext_ln37_2

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_j:21  %add_ln37 = add i21 %sub_ln37, %zext_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="21">
<![CDATA[
l_j:22  %sext_ln37 = sext i21 %add_ln37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j:23  %v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln37

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="20">
<![CDATA[
l_j:24  %v12 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="20">
<![CDATA[
l_j:24  %v12 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="10">
<![CDATA[
l_j:6  %zext_ln36_2 = zext i10 %select_ln36_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j:8  %add_ln36 = add i15 %sub_ln36, %zext_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="15">
<![CDATA[
l_j:9  %sext_ln36 = sext i15 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j:10  %v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="14">
<![CDATA[
l_j:11  %v0_load = load float* %v0_addr, align 4

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="20">
<![CDATA[
l_j:24  %v12 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="14">
<![CDATA[
l_j:11  %v0_load = load float* %v0_addr, align 4

]]></Node>
<StgValue><ssdm name="v0_load"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="20">
<![CDATA[
l_j:24  %v12 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:25  %v13 = fmul float %v0_load, %v12

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:25  %v13 = fmul float %v0_load, %v12

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
l_j:15  %zext_ln37 = zext i10 %select_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:25  %v13 = fmul float %v0_load, %v12

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j:26  %v7_addr_2 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="v7_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
l_j:27  %v14 = load float* %v7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="125" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:25  %v13 = fmul float %v0_load, %v12

]]></Node>
<StgValue><ssdm name="v13"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
l_j:27  %v14 = load float* %v7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:28  %v15 = fadd float %v14, %v13

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:28  %v15 = fadd float %v14, %v13

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:28  %v15 = fadd float %v14, %v13

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:28  %v15 = fadd float %v14, %v13

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j:28  %v15 = fadd float %v14, %v13

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @l_S_k_0_k_l_j_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j:2  %empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 589824, i64 589824, i64 589824)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j:12  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j:13  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
l_j:29  store float %v15, float* %v7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j:30  %empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
l_j:32  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_back_0 = phi i10 [ %j_back, %l_j_back ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_back_0"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:1  %icmp_ln44 = icmp eq i10 %j_back_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:3  %j_back = add i10 %j_back_0, 1

]]></Node>
<StgValue><ssdm name="j_back"/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln44, label %.preheader.preheader, label %l_j_back

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
l_j_back:3  %zext_ln46 = zext i10 %j_back_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="10">
<![CDATA[
l_j_back:4  %zext_ln47 = zext i10 %j_back_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j_back:5  %add_ln47 = add i15 %sub_ln36, %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back:8  %v7_addr_1 = getelementptr inbounds [768 x float]* %v7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="v7_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
l_j_back:9  %v17 = load float* %v7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v17"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_back:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_back:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_back:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="15">
<![CDATA[
l_j_back:6  %sext_ln47 = sext i15 %add_ln47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back:7  %v3_addr_1 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="v3_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
l_j_back:9  %v17 = load float* %v7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v17"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
l_j_back:10  store float %v17, float* %v3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_back:11  %empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
l_j_back:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="160" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="161" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:0  %j1_0 = phi i10 [ %j1, %l_j1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="162" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %icmp_ln49 = icmp eq i10 %j1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="163" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j1 = add i10 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln49, label %l_bias_i_end, label %l_j1

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
l_j1:3  %zext_ln51 = zext i10 %j1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="10">
<![CDATA[
l_j1:4  %zext_ln52 = zext i10 %j1_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j1:5  %add_ln52 = add i15 %sub_ln36, %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="15">
<![CDATA[
l_j1:6  %sext_ln52 = sext i15 %add_ln52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j1:7  %v3_addr_2 = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln52

]]></Node>
<StgValue><ssdm name="v3_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j1:8  %v2_addr = getelementptr [768 x float]* %v2, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
l_j1:9  %v19 = load float* %v2_addr, align 4

]]></Node>
<StgValue><ssdm name="v19"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="14">
<![CDATA[
l_j1:10  %v20 = load float* %v3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="174" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
l_j1:9  %v19 = load float* %v2_addr, align 4

]]></Node>
<StgValue><ssdm name="v19"/></StgValue>
</operation>

<operation id="175" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="14">
<![CDATA[
l_j1:10  %v20 = load float* %v3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="176" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:11  %v21 = fadd float %v20, %v19

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="177" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:11  %v21 = fadd float %v20, %v19

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="178" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:11  %v21 = fadd float %v20, %v19

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="179" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:11  %v21 = fadd float %v20, %v19

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="180" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j1:11  %v21 = fadd float %v20, %v19

]]></Node>
<StgValue><ssdm name="v21"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j1:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="182" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j1:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="184" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
l_j1:12  store float %v21, float* %v3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="185" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j1:13  %empty_351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
l_j1:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="187" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_bias_i_end:0  %empty_352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
l_bias_i_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
