#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 16 10:29:36 2019
# Process ID: 7012
# Current directory: D:/Drexel Study/ECE302/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log test_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_adder.tcl
# Log file: D:/Drexel Study/ECE302/lab3/lab3.runs/synth_1/test_adder.vds
# Journal file: D:/Drexel Study/ECE302/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_adder.tcl -notrace
Command: synth_design -top test_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 700.137 ; gain = 178.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_adder' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/test_adder.vhd:41]
	Parameter k bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:24' bound to instance 'u2' of component 'adder' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/test_adder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:32]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'serial_adder' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/serial_adder.vhd:34' bound to instance 's_adder' of component 'serial_adder' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'serial_adder' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add3bits' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/add3bits.vhd:34' bound to instance 'ADD3b' of component 'add3bits' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/serial_adder.vhd:81]
INFO: [Synth 8-638] synthesizing module 'add3bits' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/add3bits.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'add3bits' (1#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/add3bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'serial_adder' (2#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/serial_adder.vhd:41]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg_A' of component 'sh_reg' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'sh_reg' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/reg.vhd:45]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sh_reg' (3#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/reg.vhd:45]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sh_reg' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg_B' of component 'sh_reg' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:65]
INFO: [Synth 8-3491] module 'control' declared at 'D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/control.vhd:24' bound to instance 'ctrl' of component 'control' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:68]
INFO: [Synth 8-638] synthesizing module 'control' [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/control.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/control.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/adder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'test_adder' (6#1) [D:/Drexel Study/ECE302/lab3/lab3.srcs/sources_1/new/test_adder.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 763.645 ; gain = 241.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.645 ; gain = 241.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 763.645 ; gain = 241.957
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Drexel Study/ECE302/lab3/lab3.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Drexel Study/ECE302/lab3/lab3.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Drexel Study/ECE302/lab3/lab3.srcs/constrs_1/imports/XDC/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 877.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'control'
INFO: [Synth 8-802] inferred FSM for state register 'db_ns_reg' in module 'test_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 loading |                              010 |                               01
                shifting |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 not_rdy |                              001 |                               00
                     rdy |                              010 |                               01
                   pulse |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'db_ns_reg' using encoding 'one-hot' in module 'test_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_adder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module add3bits 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module serial_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sh_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u2/ctrl/sel_reg[0]' (FDE) to 'u2/ctrl/reset_sadder_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 877.676 ; gain = 355.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u2/s_adder/done_reg' (FDRE) to 'u2/s_adder/count_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 879.781 ; gain = 358.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |     8|
|5     |LUT4 |     2|
|6     |LUT5 |     4|
|7     |LUT6 |     3|
|8     |FDRE |    25|
|9     |IBUF |    13|
|10    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |    66|
|2     |  u2        |adder        |    39|
|3     |    ctrl    |control      |    11|
|4     |    reg_A   |sh_reg       |     7|
|5     |    reg_B   |sh_reg_0     |     7|
|6     |    s_adder |serial_adder |    14|
|7     |      ADD3b |add3bits     |     2|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 885.570 ; gain = 363.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 885.570 ; gain = 249.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 885.570 ; gain = 363.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 905.824 ; gain = 615.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Drexel Study/ECE302/lab3/lab3.runs/synth_1/test_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_adder_utilization_synth.rpt -pb test_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 10:30:46 2019...
