Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/" --output-directory="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock/" --report-file="bsf:C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.qsys"
Progress: Loading 15.2.94 - DE2 Merge/pll_clock.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_clock.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll_clock.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_clock.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_clock.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/" --output-directory="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.sopcinfo" --report-file="html:C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.html" --report-file="qip:C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock/synthesis/pll_clock.qip" --report-file="cmp:C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/vaio/Desktop/15.2.94 - DE2 Merge/pll_clock.qsys" --language=VERILOG
Progress: Loading 15.2.94 - DE2 Merge/pll_clock.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_clock.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll_clock.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_clock.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_clock.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll_clock: Generating pll_clock "pll_clock" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 2 connections
Info: reset_adaptation_transform: After transform: 3 modules, 4 connections
Info: merlin_mm_transform: After transform: 3 modules, 4 connections
Info: altpll_0: "pll_clock" instantiated altpll "altpll_0"
Info: rst_controller: "pll_clock" instantiated altera_reset_controller "rst_controller"
Info: pll_clock: Done pll_clock" with 3 modules, 5 files, 24827 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
