{
  "name": "mm::dma::dma_coherent::DmaCoherent::alloc",
  "safe": true,
  "callees": {
    "mm::dma::dma_coherent::DmaCoherent::alloc_uninit": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Allocates a region of physical memory for coherent DMA access\n without initialization.\n\n This method is the same as [`DmaCoherent::alloc`]\n except that it skips zeroing the memory of newly-allocated DMA region.\n",
      "adt": {
        "core::result::Result": "Constructor"
      }
    },
    "core::result::Result::<T, E>::inspect": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Calls a function with a reference to the contained value if [`Ok`].\n\n Returns the original result.\n\n # Examples\n\n ```\n let x: u8 = \"4\"\n     .parse::<u8>()\n     .inspect(|x| println!(\"original: {x}\"))\n     .map(|x| x.pow(3))\n     .expect(\"failed to parse number\");\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::result::Result": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::mm::dma::dma_coherent::DmaCoherent::alloc"
  },
  "span": "ostd/src/mm/dma/dma_coherent.rs:45:5: 49:6",
  "src": "pub fn alloc(nframes: usize, is_cache_coherent: bool) -> Result<Self, Error> {\n        Self::alloc_uninit(nframes, is_cache_coherent).inspect(|dma| {\n            dma.writer().fill_zeros(dma.size());\n        })\n    }",
  "mir": "fn mm::dma::dma_coherent::DmaCoherent::alloc(_1: usize, _2: bool) -> core::result::Result<mm::dma::dma_coherent::DmaCoherent, error::Error> {\n    let mut _0: core::result::Result<mm::dma::dma_coherent::DmaCoherent, error::Error>;\n    let mut _3: core::result::Result<mm::dma::dma_coherent::DmaCoherent, error::Error>;\n    debug nframes => _1;\n    debug is_cache_coherent => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = mm::dma::dma_coherent::DmaCoherent::alloc_uninit(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core::result::Result::<mm::dma::dma_coherent::DmaCoherent, error::Error>::inspect::<{closure@ostd/src/mm/dma/dma_coherent.rs:46:64: 46:69}>(move _3, ZeroSized: {closure@ostd/src/mm/dma/dma_coherent.rs:46:64: 46:69}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Allocates a region of physical memory for coherent DMA access.\n\n The memory of the newly-allocated DMA buffer is initialized to zeros.\n\n The `is_cache_coherent` argument specifies whether the target device\n that the DMA mapping is prepared for can access the main memory in a\n CPU cache coherent way or not.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}