# Ripple Carry Adder Using Vivado IP Core on Spartanâ€‘7 FPGA (XC7S50)

This project implements a Ripple Carry Adder using the Vivado IP Integrator on a Spartanâ€‘7 XC7S50 FPGA. The design uses Xilinx-provided IP to build a multi-bit binary adder and connect it with physical I/O for demonstration.

---

## ğŸ“‚ Files Included

| File | Description |
|------|-------------|
| `ripple_carry_adder.xpr` | Vivado IP-based project setup |
| `ripple_carry_adder.xdc` | Xilinx Design Constraints for pin mapping |
| `ripple_adder.bit` | Bitstream file for FPGA programming |
| `RIPPLE CARRY ADDER.mp4` | Hardware demo video |

---

## ğŸ“¹ Demo Video

ğŸ“ [Watch on Google Drive](https://drive.google.com/file/d/19X-DJqGeujyQm1u6Wl2HURJlFWfNjnTl/view?usp=sharing)

---

## ğŸ›  Tools Used

- **Xilinx Vivado (IP Integrator)**
- **Spartanâ€‘7 XC7S50 FPGA Board (Boolean Board)**

---

## ğŸš€ How to Use

1. Open the project in Vivado with IP Integrator enabled
2. Review the IP block diagram and regenerate the output products
3. Synthesize, implement, and generate the `.bit` file
4. Use Hardware Manager to program the FPGA
5. Provide two binary numbers using switches; observe the output sum and carry using LEDs

---

## ğŸ‘¨â€ğŸ’» Author

Santhosh â€“ B.Tech ECE | Verilog & FPGA Developer
