

================================================================
== Vivado HLS Report for 'mandel_calc'
================================================================
* Date:           Tue Jun  4 11:20:05 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.427|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   13|  26026|   13|  26026|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_pretest_fu_185  |pretest  |   11|   11|   11|   11|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- mandel_calc_loop  |    0|  26012|        13|          -|          -| 0 ~ 2000 |    no    |
        +--------------------+-----+-------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    906|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|    1278|   1439|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    377|    -|
|Register         |        -|      -|     585|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    1863|   2722|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |calc_mul_36s_36s_bkb_U7  |calc_mul_36s_36s_bkb  |        0|      4|  224|    84|    0|
    |calc_mul_36s_37s_dEe_U8  |calc_mul_36s_37s_dEe  |        0|      4|  232|   120|    0|
    |grp_pretest_fu_185       |pretest               |        0|      8|  822|  1235|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|     16| 1278|  1439|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_736_p2                 |     +    |      0|  0|  44|          37|          37|
    |grp_fu_909_p2                 |     +    |      0|  0|  80|          73|          73|
    |iter_fu_387_p2                |     +    |      0|  0|  23|          16|           1|
    |ret_V_11_fu_747_p2            |     -    |      0|  0|  44|          37|          37|
    |and_ln38_fu_1165_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln412_2_fu_474_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln412_3_fu_999_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln412_fu_434_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_571_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_3_fu_1056_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_377_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_583_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_1068_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_456_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_10_fu_1073_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_593_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_446_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_4_fu_407_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_6_fu_544_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_8_fu_1029_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_3_fu_688_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_4_fu_832_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_5_fu_1100_p2         |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_632_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_611_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_5_fu_854_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_6_fu_1116_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_514_p2           |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_3_fu_332_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_4_fu_952_p2   |   icmp   |      0|  0|  11|           5|           2|
    |Range1_all_ones_fu_312_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_2_fu_337_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_3_fu_958_p2  |   icmp   |      0|  0|  11|           5|           1|
    |Range1_all_zeros_fu_317_p2    |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_2_fu_327_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range2_all_ones_3_fu_936_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range2_all_ones_fu_307_p2     |   icmp   |      0|  0|   9|           3|           2|
    |grp_fu_921_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln1497_fu_742_p2         |   icmp   |      0|  0|  21|          37|          35|
    |icmp_ln1498_1_fu_1159_p2      |   icmp   |      0|  0|  21|          36|          36|
    |icmp_ln1498_fu_899_p2         |   icmp   |      0|  0|  21|          36|          36|
    |icmp_ln29_fu_302_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln785_fu_817_p2          |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln786_fu_843_p2          |   icmp   |      0|  0|   8|           2|           2|
    |r_4_fu_207_p2                 |   icmp   |      0|  0|  18|          31|           1|
    |or_ln340_10_fu_646_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_693_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_698_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_702_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_14_fu_859_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_15_fu_871_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_1121_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_1127_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_18_fu_1132_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_642_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_637_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_987_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_365_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_683_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_822_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_1090_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_627_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_462_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_599_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_4_fu_1106_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_848_p2            |    or    |      0|  0|   2|           1|           1|
    |r_fu_502_p2                   |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_3_fu_439_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_4_fu_1061_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_576_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_672_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_3_fu_1079_p3    |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_616_p3       |  select  |      0|  0|   2|           1|           1|
    |grp_fu_1137_p3                |  select  |      0|  0|  36|           1|          35|
    |grp_fu_877_p3                 |  select  |      0|  0|  36|           1|          35|
    |p_Val2_20_fu_664_p3           |  select  |      0|  0|  36|           1|          36|
    |p_Val2_21_fu_720_p3           |  select  |      0|  0|  36|           1|          36|
    |select_ln388_4_fu_714_p3      |  select  |      0|  0|  37|           1|          37|
    |select_ln388_5_fu_884_p3      |  select  |      0|  0|  37|           1|          37|
    |select_ln388_6_fu_1144_p3     |  select  |      0|  0|  37|           1|          37|
    |select_ln388_fu_658_p3        |  select  |      0|  0|  37|           1|          37|
    |x_V_fu_891_p3                 |  select  |      0|  0|  36|           1|          36|
    |y_V_fu_1151_p3                |  select  |      0|  0|  36|           1|          36|
    |grp_fu_1023_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_865_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_428_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_565_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1050_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_401_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_10_fu_1095_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_468_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_677_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_588_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_827_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_1084_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_621_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_605_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_838_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1110_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_451_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 906|         469|         739|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  65|         16|    1|         16|
    |ap_phi_mux_iter_2_ph_phi_fu_165_p6  |   9|          2|   16|         32|
    |ap_phi_mux_iter_2_phi_fu_178_p4     |   9|          2|   16|         32|
    |ap_return                           |   9|          2|   16|         32|
    |grp_fu_1137_p0                      |  15|          3|    1|          3|
    |grp_fu_736_p0                       |  21|          4|   37|        148|
    |grp_fu_736_p1                       |  21|          4|   37|        148|
    |grp_fu_811_p0                       |  15|          3|   36|        108|
    |grp_fu_811_p1                       |  15|          3|   37|        111|
    |grp_fu_877_p0                       |  15|          3|    1|          3|
    |grp_fu_909_p0                       |  27|          5|   73|        365|
    |grp_fu_909_p1                       |  27|          5|   73|        365|
    |iter_0_reg_150                      |   9|          2|   16|         32|
    |iter_2_ph_reg_162                   |  15|          3|   16|         48|
    |iter_2_reg_175                      |   9|          2|   16|         32|
    |reg_1224                            |  27|          5|   73|        365|
    |reg_1416                            |  15|          3|   37|        111|
    |reg_1469                            |  21|          4|   73|        292|
    |reg_1475                            |  15|          3|   31|         93|
    |x_0_reg_138                         |   9|          2|   36|         72|
    |y_0_reg_126                         |   9|          2|   36|         72|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 377|         78|  678|       2480|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |Range1_all_ones_3_reg_1318       |   1|   0|    1|          0|
    |Range1_all_ones_4_reg_1504       |   1|   0|    1|          0|
    |Range1_all_ones_reg_1296         |   1|   0|    1|          0|
    |Range1_all_zeros_2_reg_1325      |   1|   0|    1|          0|
    |Range1_all_zeros_3_reg_1511      |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1303        |   1|   0|    1|          0|
    |Range2_all_ones_2_reg_1313       |   1|   0|    1|          0|
    |Range2_all_ones_3_reg_1499       |   1|   0|    1|          0|
    |Range2_all_ones_reg_1291         |   1|   0|    1|          0|
    |and_ln781_2_reg_1384             |   1|   0|    1|          0|
    |and_ln781_3_reg_1532             |   1|   0|    1|          0|
    |and_ln781_reg_1346               |   1|   0|    1|          0|
    |and_ln786_10_reg_1538            |   1|   0|    1|          0|
    |and_ln786_7_reg_1395             |   1|   0|    1|          0|
    |and_ln786_reg_1357               |   1|   0|    1|          0|
    |ap_CS_fsm                        |  15|   0|   15|          0|
    |ap_return_preg                   |  16|   0|   16|          0|
    |carry_4_reg_1336                 |   1|   0|    1|          0|
    |carry_6_reg_1374                 |   1|   0|    1|          0|
    |carry_8_reg_1522                 |   1|   0|    1|          0|
    |grp_pretest_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1497_reg_1421             |   1|   0|    1|          0|
    |icmp_ln1498_1_reg_1549           |   1|   0|    1|          0|
    |icmp_ln1498_reg_1464             |   1|   0|    1|          0|
    |icmp_ln29_reg_1203               |   1|   0|    1|          0|
    |iter_0_reg_150                   |  16|   0|   16|          0|
    |iter_2_ph_reg_162                |  16|   0|   16|          0|
    |iter_2_reg_175                   |  16|   0|   16|          0|
    |iter_reg_1207                    |  16|   0|   16|          0|
    |p_Result_12_reg_1341             |   1|   0|    1|          0|
    |p_Result_13_reg_1264             |   1|   0|    1|          0|
    |p_Result_15_reg_1379             |   1|   0|    1|          0|
    |p_Result_16_reg_1425             |   1|   0|    1|          0|
    |p_Result_17_reg_1437             |   1|   0|    1|          0|
    |p_Result_18_reg_1488             |   1|   0|    1|          0|
    |p_Result_20_reg_1527             |   1|   0|    1|          0|
    |p_Result_5_reg_1249              |   4|   0|    4|          0|
    |p_Result_7_reg_1275              |   3|   0|    3|          0|
    |p_Result_8_reg_1280              |   4|   0|    4|          0|
    |p_Result_s_16_reg_1244           |   3|   0|    3|          0|
    |p_Result_s_reg_1233              |   1|   0|    1|          0|
    |r_4_reg_1286                     |   1|   0|    1|          0|
    |r_5_reg_1308                     |   1|   0|    1|          0|
    |r_6_reg_1494                     |   1|   0|    1|          0|
    |reg_1224                         |  73|   0|   73|          0|
    |reg_1416                         |  37|   0|   37|          0|
    |reg_1469                         |  73|   0|   73|          0|
    |reg_1475                         |  31|   0|   31|          0|
    |rhs_V_2_reg_1198                 |  38|   0|   38|          0|
    |sext_ln728_reg_1193              |  41|   0|   73|         32|
    |tmp_reg_1189                     |   1|   0|    1|          0|
    |underflow_4_reg_1400             |   1|   0|    1|          0|
    |underflow_reg_1362               |   1|   0|    1|          0|
    |x_0_reg_138                      |  36|   0|   36|          0|
    |x_V_reg_1544                     |  36|   0|   36|          0|
    |xor_ln785_5_reg_1351             |   1|   0|    1|          0|
    |xor_ln785_7_reg_1389             |   1|   0|    1|          0|
    |y_0_reg_126                      |  36|   0|   36|          0|
    |y_V_reg_1431                     |  36|   0|   36|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 585|   0|  617|         32|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_done    | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  mandel_calc | return value |
|ap_return  | out |   16| ap_ctrl_hs |  mandel_calc | return value |
|x_in_V     |  in |   36|   ap_none  |    x_in_V    |    scalar    |
|y_in_V     |  in |   36|   ap_none  |    y_in_V    |    scalar    |
|maxIter    |  in |   16|   ap_none  |    maxIter   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 15 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 15 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y_in_V_read = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %y_in_V)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 16 'read' 'y_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_in_V_read = call i36 @_ssdm_op_Read.ap_auto.i36(i36 %x_in_V)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 17 'read' 'x_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (5.69ns)   --->   "%tmp = call fastcc i1 @pretest(i36 %x_in_V_read, i36 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 18 'call' 'tmp' <Predicate = true> <Delay = 5.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.56>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %maxIter)" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 19 'read' 'maxIter_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (3.89ns)   --->   "%tmp = call fastcc i1 @pretest(i36 %x_in_V_read, i36 %y_in_V_read)" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 20 'call' 'tmp' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (1.66ns)   --->   "br i1 %tmp, label %.loopexit, label %.preheader" [mandelbrotHLS/mandel.cpp:26]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i36 %x_in_V_read to i38" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 22 'sext' 'rhs_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i68 @_ssdm_op_BitConcatenate.i68.i36.i32(i36 %y_in_V_read, i32 0)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 23 'bitconcatenate' 'rhs_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i68 %rhs_V_3 to i73" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 24 'sext' 'sext_ln728' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.66ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 25 'br' <Predicate = (!tmp)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.69>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%y_0 = phi i36 [ 0, %.preheader ], [ %y_V, %mandel_calc_loop_end ]"   --->   Operation 26 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%x_0 = phi i36 [ 0, %.preheader ], [ %x_V, %mandel_calc_loop_end ]"   --->   Operation 27 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%iter_0 = phi i16 [ 0, %.preheader ], [ %iter, %mandel_calc_loop_end ]"   --->   Operation 28 'phi' 'iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.38ns)   --->   "%icmp_ln29 = icmp ult i16 %iter_0, %maxIter_read" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 29 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (2.14ns)   --->   "%iter = add i16 %iter_0, 1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 30 'add' 'iter' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.66ns)   --->   "br i1 %icmp_ln29, label %mandel_calc_loop_begin, label %.loopexit.loopexit" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%r_V = sext i36 %x_0 to i72" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 32 'sext' 'r_V' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (5.69ns)   --->   "%r_V_17 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 33 'mul' 'r_V_17' <Predicate = (icmp_ln29)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_13 = sext i36 %y_0 to i72" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 34 'sext' 'r_V_13' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 35 [3/3] (5.69ns)   --->   "%r_V_18 = mul nsw i72 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 35 'mul' 'r_V_18' <Predicate = (icmp_ln29)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.69>
ST_4 : Operation 36 [2/3] (5.69ns)   --->   "%r_V_17 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 36 'mul' 'r_V_17' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [2/3] (5.69ns)   --->   "%r_V_18 = mul nsw i72 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 37 'mul' 'r_V_18' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.69>
ST_5 : Operation 38 [1/3] (5.69ns)   --->   "%r_V_17 = mul nsw i72 %r_V, %r_V" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 38 'mul' 'r_V_17' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_17, i32 71)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 39 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i72 %r_V_17 to i31" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 40 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s_16 = call i3 @_ssdm_op_PartSelect.i3.i72.i32.i32(i72 %r_V_17, i32 69, i32 71)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 41 'partselect' 'p_Result_s_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i72.i32.i32(i72 %r_V_17, i32 68, i32 71)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 42 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/3] (5.69ns)   --->   "%r_V_18 = mul nsw i72 %r_V_13, %r_V_13" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 43 'mul' 'r_V_18' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_18, i32 71)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 44 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln718_2 = trunc i72 %r_V_18 to i31" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 45 'trunc' 'trunc_ln718_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i72.i32.i32(i72 %r_V_18, i32 69, i32 71)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 46 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i72.i32.i32(i72 %r_V_18, i32 68, i32 71)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 47 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 48 [1/1] (2.43ns)   --->   "%r_4 = icmp ne i31 %trunc_ln718, 0" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 48 'icmp' 'r_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.18ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_16, -1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 49 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_5, -1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 50 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_5, 0" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 51 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (2.43ns)   --->   "%r_5 = icmp ne i31 %trunc_ln718_2, 0" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 52 'icmp' 'r_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.18ns)   --->   "%Range2_all_ones_2 = icmp eq i3 %p_Result_7, -1" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 53 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.44ns)   --->   "%Range1_all_ones_3 = icmp eq i4 %p_Result_8, -1" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 54 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (1.44ns)   --->   "%Range1_all_zeros_2 = icmp eq i4 %p_Result_8, 0" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 55 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%x2_V = call i36 @_ssdm_op_PartSelect.i36.i72.i32.i32(i72 %r_V_17, i32 32, i32 67)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 56 'partselect' 'x2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_17, i32 32)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 57 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_17, i32 67)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 58 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%r = or i1 %r_4, %tmp_22" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 59 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_17, i32 31)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 60 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%and_ln412 = and i1 %tmp_24, %r" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 61 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node x2_V_1)   --->   "%zext_ln415 = zext i1 %and_ln412 to i36" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 62 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.79ns) (out node of the LUT)   --->   "%x2_V_1 = add nsw i36 %x2_V, %zext_ln415" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 63 'add' 'x2_V_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %x2_V_1, i32 35)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 64 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node carry_4)   --->   "%xor_ln416 = xor i1 %tmp_25, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 65 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_4 = and i1 %p_Result_11, %xor_ln416" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 66 'and' 'carry_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %x2_V_1, i32 35)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 67 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_17, i32 68)" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 68 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_27, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 69 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 70 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_4, i1 %and_ln779, i1 %Range1_all_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 71 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_4, %Range1_all_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 72 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln785_5 = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 73 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_12, %deleted_ones" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 74 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 75 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786_2, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 76 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 77 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%y2_V = call i36 @_ssdm_op_PartSelect.i36.i72.i32.i32(i72 %r_V_18, i32 32, i32 67)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 78 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_18, i32 32)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 79 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_18, i32 67)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 80 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%or_ln412 = or i1 %r_5, %tmp_29" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 81 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_18, i32 31)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 82 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%and_ln412_2 = and i1 %tmp_31, %or_ln412" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 83 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node y2_V_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2 to i36" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 84 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.79ns) (out node of the LUT)   --->   "%y2_V_2 = add nsw i36 %y2_V, %zext_ln415_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 85 'add' 'y2_V_2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %y2_V_2, i32 35)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 86 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node carry_6)   --->   "%xor_ln416_2 = xor i1 %tmp_32, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 87 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_6 = and i1 %p_Result_14, %xor_ln416_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 88 'and' 'carry_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %y2_V_2, i32 35)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 89 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i72.i32(i72 %r_V_18, i32 68)" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 90 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_2 = xor i1 %tmp_34, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 91 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %Range2_all_ones_2, %xor_ln779_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 92 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%deleted_ones_3 = select i1 %carry_6, i1 %and_ln779_2, i1 %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 93 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_6, %Range1_all_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 94 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.97ns)   --->   "%xor_ln785_7 = xor i1 %p_Result_13, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 95 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %p_Result_15, %deleted_ones_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 96 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%or_ln786_3 = or i1 %and_ln781_2, %and_ln786_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 97 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node underflow_4)   --->   "%xor_ln786_4 = xor i1 %or_ln786_3, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 98 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_4 = and i1 %p_Result_13, %xor_ln786_4" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 99 'and' 'underflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.69>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_4, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 100 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 101 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_12, %xor_ln785" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 102 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 103 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 104 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_5" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 105 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 106 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i36 34359738367, i36 %x2_V_1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 107 'select' 'select_ln340' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln388 = select i1 %underflow, i36 -34359738368, i36 %x2_V_1" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 108 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln340_10, i36 %select_ln340, i36 %select_ln388" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 109 'select' 'p_Val2_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%deleted_zeros_2 = select i1 %carry_6, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 110 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_6 = xor i1 %deleted_zeros_2, true" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 111 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_3 = or i1 %p_Result_15, %xor_ln785_6" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 112 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%overflow_3 = and i1 %or_ln785_3, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 113 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %underflow_4, %overflow_3" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 114 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_12 = or i1 %and_ln786_7, %xor_ln785_7" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 115 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 116 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_11, i36 34359738367, i36 %y2_V_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 117 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%select_ln388_4 = select i1 %underflow_4, i36 -34359738368, i36 %y2_V_2" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 118 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_21 = select i1 %or_ln340_13, i36 %select_ln340_4, i36 %select_ln388_4" [mandelbrotHLS/mandel.cpp:31]   --->   Operation 119 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V = sext i36 %p_Val2_20 to i37" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 120 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V = sext i36 %p_Val2_21 to i37" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 121 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (2.79ns)   --->   "%ret_V = add nsw i37 %rhs_V, %lhs_V" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 122 'add' 'ret_V' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.69>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 124 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 50, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:30]   --->   Operation 125 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (2.56ns)   --->   "%icmp_ln1497 = icmp sgt i37 %ret_V, 17179869184" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 126 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (1.66ns)   --->   "br i1 %icmp_ln1497, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [mandelbrotHLS/mandel.cpp:34]   --->   Operation 127 'br' <Predicate = true> <Delay = 1.66>
ST_9 : Operation 128 [1/1] (2.79ns)   --->   "%ret_V_11 = sub nsw i37 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 128 'sub' 'ret_V_11' <Predicate = (!icmp_ln1497)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i37 %ret_V_11 to i38" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 129 'sext' 'lhs_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i37 %ret_V_11 to i36" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 130 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (2.81ns)   --->   "%ret_V_12 = add nsw i38 %rhs_V_2, %lhs_V_2" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 131 'add' 'ret_V_12' <Predicate = (!icmp_ln1497)> <Delay = 2.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %ret_V_12, i32 37)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 132 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.79ns)   --->   "%xtemp_V = add i36 %x_in_V_read, %trunc_ln1192" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 133 'add' 'xtemp_V' <Predicate = (!icmp_ln1497)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %xtemp_V, i32 35)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 134 'bitselect' 'p_Result_17' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i38.i32.i32(i38 %ret_V_12, i32 36, i32 37)" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 135 'partselect' 'p_Result_9' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_15 = call i37 @_ssdm_op_BitConcatenate.i37.i36.i1(i36 %x_0, i1 false)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 136 'bitconcatenate' 'r_V_15' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i37 %r_V_15 to i73" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 137 'sext' 'sext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i36 %y_0 to i73" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 138 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 139 [3/3] (5.69ns)   --->   "%r_V_19 = mul i73 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 139 'mul' 'r_V_19' <Predicate = (!icmp_ln1497)> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 140 [1/1] (0.93ns)   --->   "%icmp_ln785 = icmp ne i2 %p_Result_9, 0" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 140 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln785_4 = or i1 %p_Result_17, %icmp_ln785" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 141 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln785_8 = xor i1 %p_Result_16, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 142 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln785_4, %xor_ln785_8" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 143 'and' 'overflow_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_17, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 144 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.93ns)   --->   "%icmp_ln786 = icmp ne i2 %p_Result_9, -1" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 145 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node underflow_5)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_5" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 146 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_5 = and i1 %or_ln786, %p_Result_16" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 147 'and' 'underflow_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_14 = or i1 %underflow_5, %overflow_4" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 148 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%xor_ln340 = xor i1 %underflow_5, true" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 149 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%or_ln340_15 = or i1 %overflow_4, %xor_ln340" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 150 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_14, i36 34359738367, i36 %xtemp_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 151 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node x_V)   --->   "%select_ln388_5 = select i1 %underflow_5, i36 -34359738368, i36 %xtemp_V" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 152 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_V = select i1 %or_ln340_15, i36 %select_ln340_5, i36 %select_ln388_5" [mandelbrotHLS/mandel.cpp:36]   --->   Operation 153 'select' 'x_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 154 [2/3] (5.69ns)   --->   "%r_V_19 = mul i73 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 154 'mul' 'r_V_19' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (2.54ns)   --->   "%icmp_ln1498 = icmp eq i36 %x_0, %x_V" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 155 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.69>
ST_11 : Operation 156 [1/3] (5.69ns)   --->   "%r_V_19 = mul i73 %sext_ln1118, %sext_ln1116" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 156 'mul' 'r_V_19' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln718_3 = trunc i73 %r_V_19 to i31" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 157 'trunc' 'trunc_ln718_3' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.26>
ST_12 : Operation 158 [1/1] (3.81ns)   --->   "%ret_V_13 = add i73 %r_V_19, %sext_ln728" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 158 'add' 'ret_V_13' <Predicate = true> <Delay = 3.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %ret_V_13, i32 72)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 159 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.43ns)   --->   "%r_6 = icmp ne i31 %trunc_ln718_3, 0" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 160 'icmp' 'r_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i73.i32.i32(i73 %ret_V_13, i32 69, i32 72)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 161 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.44ns)   --->   "%Range2_all_ones_3 = icmp eq i4 %tmp_3, -1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 162 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i73.i32.i32(i73 %ret_V_13, i32 68, i32 72)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 163 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.44ns)   --->   "%Range1_all_ones_4 = icmp eq i5 %tmp_4, -1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 164 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.44ns)   --->   "%Range1_all_zeros_3 = icmp eq i5 %tmp_4, 0" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 165 'icmp' 'Range1_all_zeros_3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.76>
ST_13 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%ytemp_V = call i36 @_ssdm_op_PartSelect.i36.i73.i32.i32(i73 %ret_V_13, i32 32, i32 67)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 166 'partselect' 'ytemp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %ret_V_13, i32 32)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 167 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %ret_V_13, i32 67)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 168 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%or_ln412_1 = or i1 %r_6, %tmp_38" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 169 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %r_V_19, i32 31)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 170 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%and_ln412_3 = and i1 %tmp_40, %or_ln412_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 171 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node ytemp_V_1)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3 to i36" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 172 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (2.79ns) (out node of the LUT)   --->   "%ytemp_V_1 = add nsw i36 %zext_ln415_3, %ytemp_V" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 173 'add' 'ytemp_V_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ytemp_V_1, i32 35)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 174 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node carry_8)   --->   "%xor_ln416_3 = xor i1 %tmp_41, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 175 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_8 = and i1 %p_Result_19, %xor_ln416_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 176 'and' 'carry_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %ytemp_V_1, i32 35)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 177 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %ret_V_13, i32 68)" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 178 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_3 = xor i1 %tmp_43, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 179 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_3 = and i1 %Range2_all_ones_3, %xor_ln779_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 180 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%deleted_ones_4 = select i1 %carry_8, i1 %and_ln779_3, i1 %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 181 'select' 'deleted_ones_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.97ns)   --->   "%and_ln781_3 = and i1 %carry_8, %Range1_all_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 182 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %p_Result_20, %deleted_ones_4" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 183 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.42>
ST_14 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%deleted_zeros_3 = select i1 %carry_8, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 184 'select' 'deleted_zeros_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_9 = xor i1 %deleted_zeros_3, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 185 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_5 = or i1 %p_Result_20, %xor_ln785_9" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 186 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.97ns)   --->   "%xor_ln785_10 = xor i1 %p_Result_18, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 187 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%overflow_5 = and i1 %or_ln785_5, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 188 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%or_ln786_4 = or i1 %and_ln781_3, %and_ln786_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 189 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node underflow_6)   --->   "%xor_ln786_6 = xor i1 %or_ln786_4, true" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 190 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_6 = and i1 %p_Result_18, %xor_ln786_6" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 191 'and' 'underflow_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %underflow_6, %overflow_5" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 192 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_17 = or i1 %and_ln786_10, %xor_ln785_10" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 193 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 194 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.93ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_16, i36 34359738367, i36 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 195 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln388_6 = select i1 %underflow_6, i36 -34359738368, i36 %ytemp_V_1" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 196 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340_18, i36 %select_ln340_6, i36 %select_ln388_6" [mandelbrotHLS/mandel.cpp:37]   --->   Operation 197 'select' 'y_V' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (2.54ns)   --->   "%icmp_ln1498_1 = icmp eq i36 %y_0, %y_V" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 198 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 2.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.30>
ST_15 : Operation 199 [1/1] (0.97ns)   --->   "%and_ln38 = and i1 %icmp_ln1498, %icmp_ln1498_1" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 199 'and' 'and_ln38' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (1.66ns)   --->   "br i1 %and_ln38, label %.loopexit.loopexit, label %mandel_calc_loop_end" [mandelbrotHLS/mandel.cpp:38]   --->   Operation 200 'br' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497)> <Delay = 1.66>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_1)" [mandelbrotHLS/mandel.cpp:51]   --->   Operation 201 'specregionend' 'empty' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497 & !and_ln38)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "br label %1" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 202 'br' <Predicate = (!tmp & icmp_ln29 & !icmp_ln1497 & !and_ln38)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%iter_2_ph = phi i16 [ %iter_0, %1 ], [ %iter_0, %mandel_calc_loop_begin ], [ %maxIter_read, %_ZN13ap_fixed_baseILi37ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi4ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [mandelbrotHLS/mandel.cpp:29]   --->   Operation 203 'phi' 'iter_2_ph' <Predicate = (!tmp & and_ln38) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln29)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.66ns)   --->   "br label %.loopexit"   --->   Operation 204 'br' <Predicate = (!tmp & and_ln38) | (!tmp & icmp_ln1497) | (!tmp & !icmp_ln29)> <Delay = 1.66>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%iter_2 = phi i16 [ %maxIter_read, %0 ], [ %iter_2_ph, %.loopexit.loopexit ]" [mandelbrotHLS/mandel.cpp:19]   --->   Operation 205 'phi' 'iter_2' <Predicate = (and_ln38) | (icmp_ln1497) | (!icmp_ln29) | (tmp)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "ret i16 %iter_2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 206 'ret' <Predicate = (and_ln38) | (icmp_ln1497) | (!icmp_ln29) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maxIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_in_V_read            (read             ) [ 0010000000000000]
x_in_V_read            (read             ) [ 0011111111111111]
maxIter_read           (read             ) [ 0011111111111111]
tmp                    (call             ) [ 0011111111111111]
br_ln26                (br               ) [ 0011111111111111]
rhs_V_2                (sext             ) [ 0001111111111111]
rhs_V_3                (bitconcatenate   ) [ 0000000000000000]
sext_ln728             (sext             ) [ 0001111111111111]
br_ln29                (br               ) [ 0011111111111111]
y_0                    (phi              ) [ 0001111111111110]
x_0                    (phi              ) [ 0001111111100000]
iter_0                 (phi              ) [ 0001111111111111]
icmp_ln29              (icmp             ) [ 0001111111111111]
iter                   (add              ) [ 0011111111111111]
br_ln29                (br               ) [ 0001111111111111]
r_V                    (sext             ) [ 0000110000000000]
r_V_13                 (sext             ) [ 0000110000000000]
r_V_17                 (mul              ) [ 0000001100000000]
p_Result_s             (bitselect        ) [ 0000001100000000]
trunc_ln718            (trunc            ) [ 0000001000000000]
p_Result_s_16          (partselect       ) [ 0000001000000000]
p_Result_5             (partselect       ) [ 0000001000000000]
r_V_18                 (mul              ) [ 0000001100000000]
p_Result_13            (bitselect        ) [ 0000001100000000]
trunc_ln718_2          (trunc            ) [ 0000001000000000]
p_Result_7             (partselect       ) [ 0000001000000000]
p_Result_8             (partselect       ) [ 0000001000000000]
r_4                    (icmp             ) [ 0000000100000000]
Range2_all_ones        (icmp             ) [ 0000000100000000]
Range1_all_ones        (icmp             ) [ 0000000110000000]
Range1_all_zeros       (icmp             ) [ 0000000110000000]
r_5                    (icmp             ) [ 0000000100000000]
Range2_all_ones_2      (icmp             ) [ 0000000100000000]
Range1_all_ones_3      (icmp             ) [ 0000000110000000]
Range1_all_zeros_2     (icmp             ) [ 0000000110000000]
x2_V                   (partselect       ) [ 0000000000000000]
tmp_22                 (bitselect        ) [ 0000000000000000]
p_Result_11            (bitselect        ) [ 0000000000000000]
r                      (or               ) [ 0000000000000000]
tmp_24                 (bitselect        ) [ 0000000000000000]
and_ln412              (and              ) [ 0000000000000000]
zext_ln415             (zext             ) [ 0000000000000000]
x2_V_1                 (add              ) [ 0000000010000000]
tmp_25                 (bitselect        ) [ 0000000000000000]
xor_ln416              (xor              ) [ 0000000000000000]
carry_4                (and              ) [ 0000000010000000]
p_Result_12            (bitselect        ) [ 0000000010000000]
tmp_27                 (bitselect        ) [ 0000000000000000]
xor_ln779              (xor              ) [ 0000000000000000]
and_ln779              (and              ) [ 0000000000000000]
deleted_ones           (select           ) [ 0000000000000000]
and_ln781              (and              ) [ 0000000010000000]
xor_ln785_5            (xor              ) [ 0000000010000000]
and_ln786              (and              ) [ 0000000010000000]
or_ln786_2             (or               ) [ 0000000000000000]
xor_ln786              (xor              ) [ 0000000000000000]
underflow              (and              ) [ 0000000010000000]
y2_V                   (partselect       ) [ 0000000000000000]
tmp_29                 (bitselect        ) [ 0000000000000000]
p_Result_14            (bitselect        ) [ 0000000000000000]
or_ln412               (or               ) [ 0000000000000000]
tmp_31                 (bitselect        ) [ 0000000000000000]
and_ln412_2            (and              ) [ 0000000000000000]
zext_ln415_2           (zext             ) [ 0000000000000000]
y2_V_2                 (add              ) [ 0000000010000000]
tmp_32                 (bitselect        ) [ 0000000000000000]
xor_ln416_2            (xor              ) [ 0000000000000000]
carry_6                (and              ) [ 0000000010000000]
p_Result_15            (bitselect        ) [ 0000000010000000]
tmp_34                 (bitselect        ) [ 0000000000000000]
xor_ln779_2            (xor              ) [ 0000000000000000]
and_ln779_2            (and              ) [ 0000000000000000]
deleted_ones_3         (select           ) [ 0000000000000000]
and_ln781_2            (and              ) [ 0000000010000000]
xor_ln785_7            (xor              ) [ 0000000010000000]
and_ln786_7            (and              ) [ 0000000010000000]
or_ln786_3             (or               ) [ 0000000000000000]
xor_ln786_4            (xor              ) [ 0000000000000000]
underflow_4            (and              ) [ 0000000010000000]
deleted_zeros          (select           ) [ 0000000000000000]
xor_ln785              (xor              ) [ 0000000000000000]
or_ln785               (or               ) [ 0000000000000000]
overflow               (and              ) [ 0000000000000000]
or_ln340               (or               ) [ 0000000000000000]
or_ln340_9             (or               ) [ 0000000000000000]
or_ln340_10            (or               ) [ 0000000000000000]
select_ln340           (select           ) [ 0000000000000000]
select_ln388           (select           ) [ 0000000000000000]
p_Val2_20              (select           ) [ 0000000000000000]
deleted_zeros_2        (select           ) [ 0000000000000000]
xor_ln785_6            (xor              ) [ 0000000000000000]
or_ln785_3             (or               ) [ 0000000000000000]
overflow_3             (and              ) [ 0000000000000000]
or_ln340_11            (or               ) [ 0000000000000000]
or_ln340_12            (or               ) [ 0000000000000000]
or_ln340_13            (or               ) [ 0000000000000000]
select_ln340_4         (select           ) [ 0000000000000000]
select_ln388_4         (select           ) [ 0000000000000000]
p_Val2_21              (select           ) [ 0000000000000000]
lhs_V                  (sext             ) [ 0000000001000000]
rhs_V                  (sext             ) [ 0000000001000000]
ret_V                  (add              ) [ 0000000001000000]
specloopname_ln29      (specloopname     ) [ 0000000000000000]
tmp_1                  (specregionbegin  ) [ 0001000000111111]
speclooptripcount_ln30 (speclooptripcount) [ 0000000000000000]
icmp_ln1497            (icmp             ) [ 0001111111111111]
br_ln34                (br               ) [ 0001111111111111]
ret_V_11               (sub              ) [ 0000000000000000]
lhs_V_2                (sext             ) [ 0000000000000000]
trunc_ln1192           (trunc            ) [ 0000000000000000]
ret_V_12               (add              ) [ 0000000000000000]
p_Result_16            (bitselect        ) [ 0000000000100000]
xtemp_V                (add              ) [ 0000000000100000]
p_Result_17            (bitselect        ) [ 0000000000100000]
p_Result_9             (partselect       ) [ 0000000000100000]
r_V_15                 (bitconcatenate   ) [ 0000000000000000]
sext_ln1116            (sext             ) [ 0000000000110000]
sext_ln1118            (sext             ) [ 0000000000110000]
icmp_ln785             (icmp             ) [ 0000000000000000]
or_ln785_4             (or               ) [ 0000000000000000]
xor_ln785_8            (xor              ) [ 0000000000000000]
overflow_4             (and              ) [ 0000000000000000]
xor_ln786_5            (xor              ) [ 0000000000000000]
icmp_ln786             (icmp             ) [ 0000000000000000]
or_ln786               (or               ) [ 0000000000000000]
underflow_5            (and              ) [ 0000000000000000]
or_ln340_14            (or               ) [ 0000000000000000]
xor_ln340              (xor              ) [ 0000000000000000]
or_ln340_15            (or               ) [ 0000000000000000]
select_ln340_5         (select           ) [ 0000000000000000]
select_ln388_5         (select           ) [ 0000000000000000]
x_V                    (select           ) [ 0011111111011111]
icmp_ln1498            (icmp             ) [ 0001111111011111]
r_V_19                 (mul              ) [ 0000000000001100]
trunc_ln718_3          (trunc            ) [ 0000000000001000]
ret_V_13               (add              ) [ 0000000000000100]
p_Result_18            (bitselect        ) [ 0000000000000110]
r_6                    (icmp             ) [ 0000000000000100]
tmp_3                  (partselect       ) [ 0000000000000000]
Range2_all_ones_3      (icmp             ) [ 0000000000000100]
tmp_4                  (partselect       ) [ 0000000000000000]
Range1_all_ones_4      (icmp             ) [ 0000000000000110]
Range1_all_zeros_3     (icmp             ) [ 0000000000000110]
ytemp_V                (partselect       ) [ 0000000000000000]
tmp_38                 (bitselect        ) [ 0000000000000000]
p_Result_19            (bitselect        ) [ 0000000000000000]
or_ln412_1             (or               ) [ 0000000000000000]
tmp_40                 (bitselect        ) [ 0000000000000000]
and_ln412_3            (and              ) [ 0000000000000000]
zext_ln415_3           (zext             ) [ 0000000000000000]
ytemp_V_1              (add              ) [ 0000000000000010]
tmp_41                 (bitselect        ) [ 0000000000000000]
xor_ln416_3            (xor              ) [ 0000000000000000]
carry_8                (and              ) [ 0000000000000010]
p_Result_20            (bitselect        ) [ 0000000000000010]
tmp_43                 (bitselect        ) [ 0000000000000000]
xor_ln779_3            (xor              ) [ 0000000000000000]
and_ln779_3            (and              ) [ 0000000000000000]
deleted_ones_4         (select           ) [ 0000000000000000]
and_ln781_3            (and              ) [ 0000000000000010]
and_ln786_10           (and              ) [ 0000000000000010]
deleted_zeros_3        (select           ) [ 0000000000000000]
xor_ln785_9            (xor              ) [ 0000000000000000]
or_ln785_5             (or               ) [ 0000000000000000]
xor_ln785_10           (xor              ) [ 0000000000000000]
overflow_5             (and              ) [ 0000000000000000]
or_ln786_4             (or               ) [ 0000000000000000]
xor_ln786_6            (xor              ) [ 0000000000000000]
underflow_6            (and              ) [ 0000000000000000]
or_ln340_16            (or               ) [ 0000000000000000]
or_ln340_17            (or               ) [ 0000000000000000]
or_ln340_18            (or               ) [ 0000000000000000]
select_ln340_6         (select           ) [ 0000000000000000]
select_ln388_6         (select           ) [ 0000000000000000]
y_V                    (select           ) [ 0011111111000001]
icmp_ln1498_1          (icmp             ) [ 0001111111000001]
and_ln38               (and              ) [ 0001111111111111]
br_ln38                (br               ) [ 0000000000000000]
empty                  (specregionend    ) [ 0000000000000000]
br_ln29                (br               ) [ 0011111111111111]
iter_2_ph              (phi              ) [ 0000000000000001]
br_ln0                 (br               ) [ 0000000000000000]
iter_2                 (phi              ) [ 0000000000000001]
ret_ln53               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxIter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxIter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pretest"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i68.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i72.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i36.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i73.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="y_in_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="36" slack="0"/>
<pin id="110" dir="0" index="1" bw="36" slack="0"/>
<pin id="111" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_in_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_in_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="36" slack="0"/>
<pin id="116" dir="0" index="1" bw="36" slack="0"/>
<pin id="117" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_in_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="maxIter_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="maxIter_read/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="y_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="36" slack="1"/>
<pin id="128" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="y_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="36" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="x_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="36" slack="1"/>
<pin id="140" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="36" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="iter_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="iter_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="iter_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_0/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="iter_2_ph_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2_ph (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="iter_2_ph_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="12"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="16" slack="12"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="16" slack="13"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2_ph/15 "/>
</bind>
</comp>

<comp id="175" class="1005" name="iter_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="iter_2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="13"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_2/15 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_pretest_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="36" slack="0"/>
<pin id="188" dir="0" index="2" bw="36" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln728_fu_193">
<pin_list>
<pin id="993244" dir="0" index="0" bw="68" slack="0"/>
<pin id="993245" dir="1" index="1" bw="73" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_V_15_fu_196">
<pin_list>
<pin id="993400" dir="0" index="0" bw="37" slack="0"/>
<pin id="993401" dir="0" index="1" bw="36" slack="6"/>
<pin id="993402" dir="0" index="2" bw="1" slack="0"/>
<pin id="993403" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_15/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="rhs_V_2_fu_203">
<pin_list>
<pin id="993240" dir="0" index="0" bw="36" slack="1"/>
<pin id="993241" dir="1" index="1" bw="38" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_4_fu_207">
<pin_list>
<pin id="993492" dir="0" index="0" bw="31" slack="1"/>
<pin id="993493" dir="0" index="1" bw="31" slack="0"/>
<pin id="993494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_4/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_fu_218">
<pin_list>
<pin id="991934" dir="0" index="0" bw="36" slack="0"/>
<pin id="991935" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="929629" dir="0" index="0" bw="36" slack="0"/>
<pin id="929630" dir="0" index="1" bw="36" slack="0"/>
<pin id="929631" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="r_V_13_fu_228">
<pin_list>
<pin id="991974" dir="0" index="0" bw="36" slack="0"/>
<pin id="991975" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Result_13_fu_238">
<pin_list>
<pin id="993584" dir="0" index="0" bw="1" slack="0"/>
<pin id="993585" dir="0" index="1" bw="72" slack="0"/>
<pin id="993586" dir="0" index="2" bw="8" slack="0"/>
<pin id="993587" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln718_2_fu_246">
<pin_list>
<pin id="993842" dir="0" index="0" bw="72" slack="0"/>
<pin id="993843" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_2/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_5_fu_250">
<pin_list>
<pin id="993929" dir="0" index="0" bw="4" slack="0"/>
<pin id="993930" dir="0" index="1" bw="72" slack="0"/>
<pin id="993931" dir="0" index="2" bw="8" slack="0"/>
<pin id="993932" dir="0" index="3" bw="8" slack="0"/>
<pin id="993933" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_s_16_fu_260">
<pin_list>
<pin id="993919" dir="0" index="0" bw="3" slack="0"/>
<pin id="993920" dir="0" index="1" bw="72" slack="0"/>
<pin id="993921" dir="0" index="2" bw="8" slack="0"/>
<pin id="993922" dir="0" index="3" bw="8" slack="0"/>
<pin id="993923" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_16/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_s_fu_270">
<pin_list>
<pin id="993576" dir="0" index="0" bw="1" slack="0"/>
<pin id="993577" dir="0" index="1" bw="72" slack="0"/>
<pin id="993578" dir="0" index="2" bw="8" slack="0"/>
<pin id="993579" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln718_fu_278">
<pin_list>
<pin id="993838" dir="0" index="0" bw="72" slack="0"/>
<pin id="993839" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Result_7_fu_282">
<pin_list>
<pin id="992396" dir="0" index="0" bw="3" slack="0"/>
<pin id="992397" dir="0" index="1" bw="72" slack="0"/>
<pin id="992398" dir="0" index="2" bw="8" slack="0"/>
<pin id="992399" dir="0" index="3" bw="8" slack="0"/>
<pin id="992400" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_8_fu_292">
<pin_list>
<pin id="992476" dir="0" index="0" bw="4" slack="0"/>
<pin id="992477" dir="0" index="1" bw="72" slack="0"/>
<pin id="992478" dir="0" index="2" bw="8" slack="0"/>
<pin id="992479" dir="0" index="3" bw="8" slack="0"/>
<pin id="992480" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln29_fu_302">
<pin_list>
<pin id="993486" dir="0" index="0" bw="16" slack="0"/>
<pin id="993487" dir="0" index="1" bw="16" slack="1"/>
<pin id="993488" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="Range2_all_ones_fu_307">
<pin_list>
<pin id="966977" dir="0" index="0" bw="3" slack="1"/>
<pin id="966978" dir="0" index="1" bw="3" slack="0"/>
<pin id="966979" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Range1_all_ones_fu_312">
<pin_list>
<pin id="967001" dir="0" index="0" bw="4" slack="1"/>
<pin id="967002" dir="0" index="1" bw="4" slack="0"/>
<pin id="967003" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Range1_all_zeros_fu_317">
<pin_list>
<pin id="967025" dir="0" index="0" bw="4" slack="1"/>
<pin id="967026" dir="0" index="1" bw="4" slack="0"/>
<pin id="967027" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="Range2_all_ones_2_fu_327">
<pin_list>
<pin id="967049" dir="0" index="0" bw="3" slack="1"/>
<pin id="967050" dir="0" index="1" bw="3" slack="0"/>
<pin id="967051" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_2/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Range1_all_ones_3_fu_332">
<pin_list>
<pin id="967073" dir="0" index="0" bw="4" slack="1"/>
<pin id="967074" dir="0" index="1" bw="4" slack="0"/>
<pin id="967075" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="Range1_all_zeros_2_fu_337">
<pin_list>
<pin id="967097" dir="0" index="0" bw="4" slack="1"/>
<pin id="967098" dir="0" index="1" bw="4" slack="0"/>
<pin id="967099" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="x2_V_fu_342">
<pin_list>
<pin id="992556" dir="0" index="0" bw="36" slack="0"/>
<pin id="992557" dir="0" index="1" bw="72" slack="2"/>
<pin id="992558" dir="0" index="2" bw="7" slack="0"/>
<pin id="992559" dir="0" index="3" bw="8" slack="0"/>
<pin id="992560" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x2_V/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_11_fu_351">
<pin_list>
<pin id="993957" dir="0" index="0" bw="1" slack="0"/>
<pin id="993958" dir="0" index="1" bw="72" slack="2"/>
<pin id="993959" dir="0" index="2" bw="8" slack="0"/>
<pin id="993960" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_22_fu_358">
<pin_list>
<pin id="993949" dir="0" index="0" bw="1" slack="0"/>
<pin id="993950" dir="0" index="1" bw="72" slack="2"/>
<pin id="993951" dir="0" index="2" bw="7" slack="0"/>
<pin id="993952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln412_fu_365">
<pin_list>
<pin id="994671" dir="0" index="0" bw="1" slack="1"/>
<pin id="994672" dir="0" index="1" bw="1" slack="0"/>
<pin id="994673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_24_fu_370">
<pin_list>
<pin id="999079" dir="0" index="0" bw="1" slack="0"/>
<pin id="999080" dir="0" index="1" bw="72" slack="2"/>
<pin id="999081" dir="0" index="2" bw="6" slack="0"/>
<pin id="999082" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln779_fu_377">
<pin_list>
<pin id="995763" dir="0" index="0" bw="1" slack="1"/>
<pin id="995764" dir="0" index="1" bw="1" slack="0"/>
<pin id="995765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln415_2_fu_383">
<pin_list>
<pin id="996353" dir="0" index="0" bw="1" slack="0"/>
<pin id="996354" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="iter_fu_387">
<pin_list>
<pin id="1003741" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003742" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003743" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_25_fu_393">
<pin_list>
<pin id="993981" dir="0" index="0" bw="1" slack="0"/>
<pin id="993982" dir="0" index="1" bw="36" slack="0"/>
<pin id="993983" dir="0" index="2" bw="7" slack="0"/>
<pin id="993984" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln779_fu_401">
<pin_list>
<pin id="997150" dir="0" index="0" bw="1" slack="0"/>
<pin id="997151" dir="0" index="1" bw="1" slack="0"/>
<pin id="997152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="carry_4_fu_407">
<pin_list>
<pin id="999880" dir="0" index="0" bw="1" slack="0"/>
<pin id="999881" dir="0" index="1" bw="1" slack="0"/>
<pin id="999882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_4/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_Result_12_fu_413">
<pin_list>
<pin id="999092" dir="0" index="0" bw="1" slack="0"/>
<pin id="999093" dir="0" index="1" bw="36" slack="0"/>
<pin id="999094" dir="0" index="2" bw="7" slack="0"/>
<pin id="999095" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_27_fu_421">
<pin_list>
<pin id="999104" dir="0" index="0" bw="1" slack="0"/>
<pin id="999105" dir="0" index="1" bw="72" slack="2"/>
<pin id="999106" dir="0" index="2" bw="8" slack="0"/>
<pin id="999107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln416_fu_428">
<pin_list>
<pin id="997144" dir="0" index="0" bw="1" slack="0"/>
<pin id="997145" dir="0" index="1" bw="1" slack="0"/>
<pin id="997146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln412_fu_434">
<pin_list>
<pin id="995757" dir="0" index="0" bw="1" slack="0"/>
<pin id="995758" dir="0" index="1" bw="1" slack="0"/>
<pin id="995759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="deleted_ones_3_fu_439">
<pin_list>
<pin id="997461" dir="0" index="0" bw="1" slack="0"/>
<pin id="997462" dir="0" index="1" bw="1" slack="0"/>
<pin id="997463" dir="0" index="2" bw="1" slack="1"/>
<pin id="997464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln786_fu_446">
<pin_list>
<pin id="997851" dir="0" index="0" bw="1" slack="0"/>
<pin id="997852" dir="0" index="1" bw="1" slack="0"/>
<pin id="997853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln786_fu_451">
<pin_list>
<pin id="997937" dir="0" index="0" bw="1" slack="0"/>
<pin id="997938" dir="0" index="1" bw="1" slack="0"/>
<pin id="997939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln781_fu_456">
<pin_list>
<pin id="997858" dir="0" index="0" bw="1" slack="0"/>
<pin id="997859" dir="0" index="1" bw="1" slack="1"/>
<pin id="997860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln786_2_fu_462">
<pin_list>
<pin id="964865" dir="0" index="0" bw="1" slack="0"/>
<pin id="964866" dir="0" index="1" bw="1" slack="0"/>
<pin id="964867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln785_5_fu_468">
<pin_list>
<pin id="997943" dir="0" index="0" bw="1" slack="2"/>
<pin id="997944" dir="0" index="1" bw="1" slack="0"/>
<pin id="997945" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="and_ln412_2_fu_474">
<pin_list>
<pin id="998092" dir="0" index="0" bw="1" slack="0"/>
<pin id="998093" dir="0" index="1" bw="1" slack="0"/>
<pin id="998094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_2/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="y2_V_fu_479">
<pin_list>
<pin id="992636" dir="0" index="0" bw="36" slack="0"/>
<pin id="992637" dir="0" index="1" bw="72" slack="2"/>
<pin id="992638" dir="0" index="2" bw="7" slack="0"/>
<pin id="992639" dir="0" index="3" bw="8" slack="0"/>
<pin id="992640" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_29_fu_488">
<pin_list>
<pin id="999116" dir="0" index="0" bw="1" slack="0"/>
<pin id="999117" dir="0" index="1" bw="72" slack="2"/>
<pin id="999118" dir="0" index="2" bw="7" slack="0"/>
<pin id="999119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Result_14_fu_495">
<pin_list>
<pin id="999127" dir="0" index="0" bw="1" slack="0"/>
<pin id="999128" dir="0" index="1" bw="72" slack="2"/>
<pin id="999129" dir="0" index="2" bw="8" slack="0"/>
<pin id="999130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_fu_502">
<pin_list>
<pin id="994665" dir="0" index="0" bw="1" slack="1"/>
<pin id="994666" dir="0" index="1" bw="1" slack="0"/>
<pin id="994667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_31_fu_507">
<pin_list>
<pin id="999139" dir="0" index="0" bw="1" slack="0"/>
<pin id="999140" dir="0" index="1" bw="72" slack="2"/>
<pin id="999141" dir="0" index="2" bw="6" slack="0"/>
<pin id="999142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="underflow_fu_514">
<pin_list>
<pin id="998086" dir="0" index="0" bw="1" slack="2"/>
<pin id="998087" dir="0" index="1" bw="1" slack="0"/>
<pin id="998088" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln415_fu_520">
<pin_list>
<pin id="996349" dir="0" index="0" bw="1" slack="0"/>
<pin id="996350" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_Result_18_fu_530">
<pin_list>
<pin id="1003425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003426" dir="0" index="1" bw="73" slack="0"/>
<pin id="1003427" dir="0" index="2" bw="8" slack="0"/>
<pin id="1003428" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="carry_6_fu_544">
<pin_list>
<pin id="999893" dir="0" index="0" bw="1" slack="0"/>
<pin id="999894" dir="0" index="1" bw="1" slack="0"/>
<pin id="999895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_6/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_20_fu_550">
<pin_list>
<pin id="999547" dir="0" index="0" bw="1" slack="0"/>
<pin id="999548" dir="0" index="1" bw="36" slack="0"/>
<pin id="999549" dir="0" index="2" bw="7" slack="0"/>
<pin id="999550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/13 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_34_fu_558">
<pin_list>
<pin id="999155" dir="0" index="0" bw="1" slack="0"/>
<pin id="999156" dir="0" index="1" bw="72" slack="2"/>
<pin id="999157" dir="0" index="2" bw="8" slack="0"/>
<pin id="999158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln779_2_fu_565">
<pin_list>
<pin id="1003279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003280" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln779_2_fu_571">
<pin_list>
<pin id="999904" dir="0" index="0" bw="1" slack="1"/>
<pin id="999905" dir="0" index="1" bw="1" slack="0"/>
<pin id="999906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="deleted_ones_fu_576">
<pin_list>
<pin id="997453" dir="0" index="0" bw="1" slack="0"/>
<pin id="997454" dir="0" index="1" bw="1" slack="0"/>
<pin id="997455" dir="0" index="2" bw="1" slack="1"/>
<pin id="997456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln781_2_fu_583">
<pin_list>
<pin id="999914" dir="0" index="0" bw="1" slack="0"/>
<pin id="999915" dir="0" index="1" bw="1" slack="1"/>
<pin id="999916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln785_7_fu_588">
<pin_list>
<pin id="1003287" dir="0" index="0" bw="1" slack="2"/>
<pin id="1003288" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln786_7_fu_593">
<pin_list>
<pin id="999925" dir="0" index="0" bw="1" slack="0"/>
<pin id="999926" dir="0" index="1" bw="1" slack="0"/>
<pin id="999927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln786_3_fu_599">
<pin_list>
<pin id="994251" dir="0" index="0" bw="1" slack="0"/>
<pin id="994252" dir="0" index="1" bw="1" slack="0"/>
<pin id="994253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln786_4_fu_605">
<pin_list>
<pin id="1003295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="underflow_4_fu_611">
<pin_list>
<pin id="999935" dir="0" index="0" bw="1" slack="2"/>
<pin id="999936" dir="0" index="1" bw="1" slack="0"/>
<pin id="999937" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="deleted_zeros_fu_616">
<pin_list>
<pin id="997473" dir="0" index="0" bw="1" slack="1"/>
<pin id="997474" dir="0" index="1" bw="1" slack="2"/>
<pin id="997475" dir="0" index="2" bw="1" slack="2"/>
<pin id="997476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="xor_ln785_fu_621">
<pin_list>
<pin id="1003690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003691" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln785_fu_627">
<pin_list>
<pin id="1003672" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003673" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="overflow_fu_632">
<pin_list>
<pin id="1003339" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003340" dir="0" index="1" bw="1" slack="1"/>
<pin id="1003341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln340_fu_637">
<pin_list>
<pin id="998215" dir="0" index="0" bw="1" slack="1"/>
<pin id="998216" dir="0" index="1" bw="1" slack="0"/>
<pin id="998217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln340_9_fu_642">
<pin_list>
<pin id="998233" dir="0" index="0" bw="1" slack="1"/>
<pin id="998234" dir="0" index="1" bw="1" slack="1"/>
<pin id="998235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln340_10_fu_646">
<pin_list>
<pin id="998251" dir="0" index="0" bw="1" slack="0"/>
<pin id="998252" dir="0" index="1" bw="1" slack="1"/>
<pin id="998253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln388_fu_658">
<pin_list>
<pin id="997491" dir="0" index="0" bw="1" slack="1"/>
<pin id="997492" dir="0" index="1" bw="36" slack="0"/>
<pin id="997493" dir="0" index="2" bw="36" slack="1"/>
<pin id="997494" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_20_fu_664">
<pin_list>
<pin id="997503" dir="0" index="0" bw="1" slack="0"/>
<pin id="997504" dir="0" index="1" bw="36" slack="0"/>
<pin id="997505" dir="0" index="2" bw="36" slack="0"/>
<pin id="997506" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_20/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="deleted_zeros_2_fu_672">
<pin_list>
<pin id="997515" dir="0" index="0" bw="1" slack="1"/>
<pin id="997516" dir="0" index="1" bw="1" slack="2"/>
<pin id="997517" dir="0" index="2" bw="1" slack="2"/>
<pin id="997518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="xor_ln785_6_fu_677">
<pin_list>
<pin id="997959" dir="0" index="0" bw="1" slack="0"/>
<pin id="997960" dir="0" index="1" bw="1" slack="0"/>
<pin id="997961" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln785_3_fu_683">
<pin_list>
<pin id="998269" dir="0" index="0" bw="1" slack="1"/>
<pin id="998270" dir="0" index="1" bw="1" slack="0"/>
<pin id="998271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="overflow_3_fu_688">
<pin_list>
<pin id="1003660" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003661" dir="0" index="1" bw="1" slack="1"/>
<pin id="1003662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln340_11_fu_693">
<pin_list>
<pin id="998287" dir="0" index="0" bw="1" slack="1"/>
<pin id="998288" dir="0" index="1" bw="1" slack="0"/>
<pin id="998289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln340_12_fu_698">
<pin_list>
<pin id="998305" dir="0" index="0" bw="1" slack="1"/>
<pin id="998306" dir="0" index="1" bw="1" slack="1"/>
<pin id="998307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln340_13_fu_702">
<pin_list>
<pin id="998323" dir="0" index="0" bw="1" slack="0"/>
<pin id="998324" dir="0" index="1" bw="1" slack="1"/>
<pin id="998325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln388_4_fu_714">
<pin_list>
<pin id="997533" dir="0" index="0" bw="1" slack="1"/>
<pin id="997534" dir="0" index="1" bw="36" slack="0"/>
<pin id="997535" dir="0" index="2" bw="36" slack="1"/>
<pin id="997536" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Val2_21_fu_720">
<pin_list>
<pin id="997545" dir="0" index="0" bw="1" slack="0"/>
<pin id="997546" dir="0" index="1" bw="36" slack="0"/>
<pin id="997547" dir="0" index="2" bw="36" slack="0"/>
<pin id="997548" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_21/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="lhs_V_fu_728">
<pin_list>
<pin id="966560" dir="0" index="0" bw="36" slack="0"/>
<pin id="966561" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="rhs_V_fu_732">
<pin_list>
<pin id="966580" dir="0" index="0" bw="36" slack="0"/>
<pin id="966581" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="10027" dir="0" index="0" bw="36" slack="0"/>
<pin id="10028" dir="0" index="1" bw="36" slack="0"/>
<pin id="10029" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x2_V_1/7 xtemp_V/9 ret_V/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln1497_fu_742">
<pin_list>
<pin id="969517" dir="0" index="0" bw="37" slack="1"/>
<pin id="969518" dir="0" index="1" bw="37" slack="0"/>
<pin id="969519" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/9 "/>
</bind>
</comp>

<comp id="747" class="1004" name="ret_V_11_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="36" slack="1"/>
<pin id="749" dir="0" index="1" bw="36" slack="1"/>
<pin id="750" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="lhs_V_2_fu_751">
<pin_list>
<pin id="966599" dir="0" index="0" bw="37" slack="0"/>
<pin id="966600" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln1192_fu_755">
<pin_list>
<pin id="992680" dir="0" index="0" bw="37" slack="0"/>
<pin id="992681" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_Result_16_fu_764">
<pin_list>
<pin id="1002991" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002992" dir="0" index="1" bw="38" slack="0"/>
<pin id="1002993" dir="0" index="2" bw="7" slack="0"/>
<pin id="1002994" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_Result_17_fu_777">
<pin_list>
<pin id="998797" dir="0" index="0" bw="1" slack="0"/>
<pin id="998798" dir="0" index="1" bw="36" slack="0"/>
<pin id="998799" dir="0" index="2" bw="7" slack="0"/>
<pin id="998800" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Result_9_fu_785">
<pin_list>
<pin id="992748" dir="0" index="0" bw="2" slack="0"/>
<pin id="992749" dir="0" index="1" bw="38" slack="0"/>
<pin id="992750" dir="0" index="2" bw="7" slack="0"/>
<pin id="992751" dir="0" index="3" bw="7" slack="0"/>
<pin id="992752" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="rhs_V_3_fu_795">
<pin_list>
<pin id="993392" dir="0" index="0" bw="68" slack="0"/>
<pin id="993393" dir="0" index="1" bw="36" slack="1"/>
<pin id="993394" dir="0" index="2" bw="1" slack="0"/>
<pin id="993395" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln1116_fu_803">
<pin_list>
<pin id="992795" dir="0" index="0" bw="37" slack="0"/>
<pin id="992796" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln1118_fu_807">
<pin_list>
<pin id="992831" dir="0" index="0" bw="36" slack="6"/>
<pin id="992832" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="grp_fu_811">
<pin_list>
<pin id="990533" dir="0" index="0" bw="36" slack="0"/>
<pin id="990534" dir="0" index="1" bw="37" slack="0"/>
<pin id="990535" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/3 r_V_19/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln785_fu_817">
<pin_list>
<pin id="993501" dir="0" index="0" bw="2" slack="1"/>
<pin id="993502" dir="0" index="1" bw="2" slack="0"/>
<pin id="993503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="or_ln785_4_fu_822">
<pin_list>
<pin id="998341" dir="0" index="0" bw="1" slack="1"/>
<pin id="998342" dir="0" index="1" bw="1" slack="0"/>
<pin id="998343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="xor_ln785_8_fu_827">
<pin_list>
<pin id="997967" dir="0" index="0" bw="1" slack="1"/>
<pin id="997968" dir="0" index="1" bw="1" slack="0"/>
<pin id="997969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="overflow_4_fu_832">
<pin_list>
<pin id="1003378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003379" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln786_5_fu_838">
<pin_list>
<pin id="997975" dir="0" index="0" bw="1" slack="1"/>
<pin id="997976" dir="0" index="1" bw="1" slack="0"/>
<pin id="997977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/10 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln786_fu_843">
<pin_list>
<pin id="993510" dir="0" index="0" bw="2" slack="1"/>
<pin id="993511" dir="0" index="1" bw="2" slack="0"/>
<pin id="993512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="or_ln786_fu_848">
<pin_list>
<pin id="998359" dir="0" index="0" bw="1" slack="0"/>
<pin id="998360" dir="0" index="1" bw="1" slack="0"/>
<pin id="998361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="underflow_5_fu_854">
<pin_list>
<pin id="1003403" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003404" dir="0" index="1" bw="1" slack="1"/>
<pin id="1003405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_5/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln340_14_fu_859">
<pin_list>
<pin id="998377" dir="0" index="0" bw="1" slack="0"/>
<pin id="998378" dir="0" index="1" bw="1" slack="0"/>
<pin id="998379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="xor_ln340_fu_865">
<pin_list>
<pin id="997983" dir="0" index="0" bw="1" slack="0"/>
<pin id="997984" dir="0" index="1" bw="1" slack="0"/>
<pin id="997985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_ln340_15_fu_871">
<pin_list>
<pin id="998395" dir="0" index="0" bw="1" slack="0"/>
<pin id="998396" dir="0" index="1" bw="1" slack="0"/>
<pin id="998397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="grp_fu_877">
<pin_list>
<pin id="73018" dir="0" index="0" bw="1" slack="0"/>
<pin id="73019" dir="0" index="1" bw="36" slack="0"/>
<pin id="73020" dir="0" index="2" bw="36" slack="1"/>
<pin id="73021" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/8 select_ln340_5/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="select_ln388_5_fu_884">
<pin_list>
<pin id="997563" dir="0" index="0" bw="1" slack="0"/>
<pin id="997564" dir="0" index="1" bw="36" slack="0"/>
<pin id="997565" dir="0" index="2" bw="36" slack="1"/>
<pin id="997566" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="x_V_fu_891">
<pin_list>
<pin id="997576" dir="0" index="0" bw="1" slack="0"/>
<pin id="997577" dir="0" index="1" bw="36" slack="0"/>
<pin id="997578" dir="0" index="2" bw="36" slack="0"/>
<pin id="997579" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_V/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln1498_fu_899">
<pin_list>
<pin id="967307" dir="0" index="0" bw="36" slack="7"/>
<pin id="967308" dir="0" index="1" bw="36" slack="0"/>
<pin id="967309" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln718_3_fu_905">
<pin_list>
<pin id="992864" dir="0" index="0" bw="73" slack="0"/>
<pin id="992865" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_3/11 "/>
</bind>
</comp>

<comp id="909" class="1004" name="grp_fu_909">
<pin_list>
<pin id="67761" dir="0" index="0" bw="73" slack="0"/>
<pin id="67762" dir="0" index="1" bw="68" slack="0"/>
<pin id="67763" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ytemp_V_1/13 y2_V_2/7 ret_V_13/12 ret_V_12/9 "/>
</bind>
</comp>

<comp id="921" class="1004" name="grp_fu_921">
<pin_list>
<pin id="69593" dir="0" index="0" bw="31" slack="1"/>
<pin id="69594" dir="0" index="1" bw="31" slack="0"/>
<pin id="69595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_5/6 r_6/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_3_fu_926">
<pin_list>
<pin id="992932" dir="0" index="0" bw="4" slack="0"/>
<pin id="992933" dir="0" index="1" bw="73" slack="0"/>
<pin id="992934" dir="0" index="2" bw="8" slack="0"/>
<pin id="992935" dir="0" index="3" bw="8" slack="0"/>
<pin id="992936" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="936" class="1004" name="Range2_all_ones_3_fu_936">
<pin_list>
<pin id="968345" dir="0" index="0" bw="4" slack="0"/>
<pin id="968346" dir="0" index="1" bw="4" slack="0"/>
<pin id="968347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_3/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_4_fu_942">
<pin_list>
<pin id="993015" dir="0" index="0" bw="5" slack="0"/>
<pin id="993016" dir="0" index="1" bw="73" slack="0"/>
<pin id="993017" dir="0" index="2" bw="8" slack="0"/>
<pin id="993018" dir="0" index="3" bw="8" slack="0"/>
<pin id="993019" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="952" class="1004" name="Range1_all_ones_4_fu_952">
<pin_list>
<pin id="968369" dir="0" index="0" bw="5" slack="0"/>
<pin id="968370" dir="0" index="1" bw="5" slack="0"/>
<pin id="968371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_4/12 "/>
</bind>
</comp>

<comp id="958" class="1004" name="Range1_all_zeros_3_fu_958">
<pin_list>
<pin id="968363" dir="0" index="0" bw="5" slack="0"/>
<pin id="968364" dir="0" index="1" bw="5" slack="0"/>
<pin id="968365" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_3/12 "/>
</bind>
</comp>

<comp id="964" class="1004" name="ytemp_V_fu_964">
<pin_list>
<pin id="993096" dir="0" index="0" bw="36" slack="0"/>
<pin id="993097" dir="0" index="1" bw="73" slack="1"/>
<pin id="993098" dir="0" index="2" bw="7" slack="0"/>
<pin id="993099" dir="0" index="3" bw="8" slack="0"/>
<pin id="993100" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ytemp_V/13 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_38_fu_973">
<pin_list>
<pin id="999060" dir="0" index="0" bw="1" slack="0"/>
<pin id="999061" dir="0" index="1" bw="73" slack="1"/>
<pin id="999062" dir="0" index="2" bw="7" slack="0"/>
<pin id="999063" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="980" class="1004" name="p_Result_19_fu_980">
<pin_list>
<pin id="999068" dir="0" index="0" bw="1" slack="0"/>
<pin id="999069" dir="0" index="1" bw="73" slack="1"/>
<pin id="999070" dir="0" index="2" bw="8" slack="0"/>
<pin id="999071" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/13 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_ln412_1_fu_987">
<pin_list>
<pin id="1003666" dir="0" index="0" bw="1" slack="1"/>
<pin id="1003667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/13 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_40_fu_992">
<pin_list>
<pin id="998857" dir="0" index="0" bw="1" slack="0"/>
<pin id="998858" dir="0" index="1" bw="73" slack="2"/>
<pin id="998859" dir="0" index="2" bw="6" slack="0"/>
<pin id="998860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/13 "/>
</bind>
</comp>

<comp id="999" class="1004" name="and_ln412_3_fu_999">
<pin_list>
<pin id="999338" dir="0" index="0" bw="1" slack="0"/>
<pin id="999339" dir="0" index="1" bw="1" slack="0"/>
<pin id="999340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_3/13 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln415_3_fu_1005">
<pin_list>
<pin id="996283" dir="0" index="0" bw="1" slack="0"/>
<pin id="996284" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/13 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="grp_fu_1015">
<pin_list>
<pin id="261132" dir="0" index="0" bw="1" slack="0"/>
<pin id="261133" dir="0" index="1" bw="36" slack="0"/>
<pin id="261134" dir="0" index="2" bw="7" slack="0"/>
<pin id="261135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/7 tmp_41/13 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="grp_fu_1023">
<pin_list>
<pin id="299037" dir="0" index="0" bw="1" slack="0"/>
<pin id="299038" dir="0" index="1" bw="1" slack="0"/>
<pin id="299039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/13 xor_ln416_2/7 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="carry_8_fu_1029">
<pin_list>
<pin id="999246" dir="0" index="0" bw="1" slack="0"/>
<pin id="999247" dir="0" index="1" bw="1" slack="0"/>
<pin id="999248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_8/13 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Result_15_fu_1035">
<pin_list>
<pin id="994043" dir="0" index="0" bw="1" slack="0"/>
<pin id="994044" dir="0" index="1" bw="36" slack="0"/>
<pin id="994045" dir="0" index="2" bw="7" slack="0"/>
<pin id="994046" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_43_fu_1043">
<pin_list>
<pin id="999583" dir="0" index="0" bw="1" slack="0"/>
<pin id="999584" dir="0" index="1" bw="73" slack="1"/>
<pin id="999585" dir="0" index="2" bw="8" slack="0"/>
<pin id="999586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="xor_ln779_3_fu_1050">
<pin_list>
<pin id="1003303" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/13 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="and_ln779_3_fu_1056">
<pin_list>
<pin id="999344" dir="0" index="0" bw="1" slack="1"/>
<pin id="999345" dir="0" index="1" bw="1" slack="0"/>
<pin id="999346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_3/13 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="deleted_ones_4_fu_1061">
<pin_list>
<pin id="1003624" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003625" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003626" dir="0" index="2" bw="1" slack="1"/>
<pin id="1003627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_4/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="and_ln781_3_fu_1068">
<pin_list>
<pin id="999869" dir="0" index="0" bw="1" slack="0"/>
<pin id="999870" dir="0" index="1" bw="1" slack="1"/>
<pin id="999871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/13 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="and_ln786_10_fu_1073">
<pin_list>
<pin id="999863" dir="0" index="0" bw="1" slack="0"/>
<pin id="999864" dir="0" index="1" bw="1" slack="0"/>
<pin id="999865" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_10/13 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="deleted_zeros_3_fu_1079">
<pin_list>
<pin id="997601" dir="0" index="0" bw="1" slack="1"/>
<pin id="997602" dir="0" index="1" bw="1" slack="2"/>
<pin id="997603" dir="0" index="2" bw="1" slack="2"/>
<pin id="997604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_3/14 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln785_9_fu_1084">
<pin_list>
<pin id="998002" dir="0" index="0" bw="1" slack="0"/>
<pin id="998003" dir="0" index="1" bw="1" slack="0"/>
<pin id="998004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/14 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln785_5_fu_1090">
<pin_list>
<pin id="998431" dir="0" index="0" bw="1" slack="1"/>
<pin id="998432" dir="0" index="1" bw="1" slack="0"/>
<pin id="998433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_5/14 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="xor_ln785_10_fu_1095">
<pin_list>
<pin id="998011" dir="0" index="0" bw="1" slack="2"/>
<pin id="998012" dir="0" index="1" bw="1" slack="0"/>
<pin id="998013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_10/14 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="overflow_5_fu_1100">
<pin_list>
<pin id="1003445" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003446" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/14 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="or_ln786_4_fu_1106">
<pin_list>
<pin id="998449" dir="0" index="0" bw="1" slack="1"/>
<pin id="998450" dir="0" index="1" bw="1" slack="1"/>
<pin id="998451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_4/14 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="xor_ln786_6_fu_1110">
<pin_list>
<pin id="998020" dir="0" index="0" bw="1" slack="0"/>
<pin id="998021" dir="0" index="1" bw="1" slack="0"/>
<pin id="998022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/14 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="underflow_6_fu_1116">
<pin_list>
<pin id="1003466" dir="0" index="0" bw="1" slack="2"/>
<pin id="1003467" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="or_ln340_16_fu_1121">
<pin_list>
<pin id="998467" dir="0" index="0" bw="1" slack="0"/>
<pin id="998468" dir="0" index="1" bw="1" slack="0"/>
<pin id="998469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_16/14 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="or_ln340_17_fu_1127">
<pin_list>
<pin id="998485" dir="0" index="0" bw="1" slack="1"/>
<pin id="998486" dir="0" index="1" bw="1" slack="0"/>
<pin id="998487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_17/14 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="or_ln340_18_fu_1132">
<pin_list>
<pin id="998503" dir="0" index="0" bw="1" slack="0"/>
<pin id="998504" dir="0" index="1" bw="1" slack="1"/>
<pin id="998505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_18/14 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="grp_fu_1137">
<pin_list>
<pin id="140845" dir="0" index="0" bw="1" slack="0"/>
<pin id="140846" dir="0" index="1" bw="36" slack="0"/>
<pin id="140847" dir="0" index="2" bw="36" slack="1"/>
<pin id="140848" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/8 select_ln340_6/14 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="select_ln388_6_fu_1144">
<pin_list>
<pin id="997619" dir="0" index="0" bw="1" slack="0"/>
<pin id="997620" dir="0" index="1" bw="36" slack="0"/>
<pin id="997621" dir="0" index="2" bw="36" slack="1"/>
<pin id="997622" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/14 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="y_V_fu_1151">
<pin_list>
<pin id="997632" dir="0" index="0" bw="1" slack="0"/>
<pin id="997633" dir="0" index="1" bw="36" slack="0"/>
<pin id="997634" dir="0" index="2" bw="36" slack="0"/>
<pin id="997635" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/14 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="icmp_ln1498_1_fu_1159">
<pin_list>
<pin id="969559" dir="0" index="0" bw="36" slack="11"/>
<pin id="969560" dir="0" index="1" bw="36" slack="0"/>
<pin id="969561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498_1/14 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="and_ln38_fu_1165">
<pin_list>
<pin id="1003482" dir="0" index="0" bw="1" slack="5"/>
<pin id="1003483" dir="0" index="1" bw="1" slack="1"/>
<pin id="1003484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/15 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="x_in_V_read_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="36" slack="1"/>
<pin id="1177" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V_read "/>
</bind>
</comp>

<comp id="1182" class="1005" name="maxIter_read_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="maxIter_read "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="13"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sext_ln728_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="73" slack="10"/>
<pin id="1195" dir="1" index="1" bw="73" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="rhs_V_2_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="38" slack="7"/>
<pin id="1200" dir="1" index="1" bw="38" slack="7"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="icmp_ln29_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="12"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="iter_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="16" slack="0"/>
<pin id="1209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="1224" class="1005" name="reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="73" slack="1"/>
<pin id="1226" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V rhs_V sext_ln1118 ytemp_V_1 y2_V_2 ret_V_13 r_V_17 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="p_Result_s_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="2"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1244" class="1005" name="p_Result_s_16_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="3" slack="1"/>
<pin id="1246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_16 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="p_Result_5_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="4" slack="1"/>
<pin id="1251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="p_Result_13_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="2"/>
<pin id="1266" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="p_Result_7_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="3" slack="1"/>
<pin id="1277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="p_Result_8_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="4" slack="1"/>
<pin id="1282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="r_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="Range2_all_ones_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="1296" class="1005" name="Range1_all_ones_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1303" class="1005" name="Range1_all_zeros_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="2"/>
<pin id="1305" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1308" class="1005" name="r_5_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="Range2_all_ones_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="Range1_all_ones_3_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="Range1_all_zeros_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="2"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_2 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="carry_4_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="1"/>
<pin id="1338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_4 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="p_Result_12_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="and_ln781_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="1"/>
<pin id="1348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="xor_ln785_5_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="and_ln786_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="underflow_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1374" class="1005" name="carry_6_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="1" slack="1"/>
<pin id="1376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_6 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="p_Result_15_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="and_ln781_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_2 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="xor_ln785_7_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln785_7 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="and_ln786_7_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="underflow_4_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow_4 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="37" slack="1"/>
<pin id="1418" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="y_in_V_read ret_V x2_V_1 xtemp_V trunc_ln718 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="icmp_ln1497_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="6"/>
<pin id="1423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="p_Result_16_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="y_V_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="36" slack="1"/>
<pin id="1433" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1437" class="1005" name="p_Result_17_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="icmp_ln1498_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="1" slack="5"/>
<pin id="1466" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="73" slack="1"/>
<pin id="1471" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 lhs_V sext_ln1116 r_V_19 r_V_18 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="31" slack="1"/>
<pin id="1477" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 trunc_ln718_3 trunc_ln718_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="p_Result_18_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="2"/>
<pin id="1490" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="r_6_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="1"/>
<pin id="1496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="Range2_all_ones_3_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="1"/>
<pin id="1501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_3 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="Range1_all_ones_4_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="1"/>
<pin id="1506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_4 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="Range1_all_zeros_3_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="2"/>
<pin id="1513" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_3 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="carry_8_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_8 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="p_Result_20_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="1"/>
<pin id="1529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="and_ln781_3_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_3 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="and_ln786_10_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="1"/>
<pin id="1540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_10 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="x_V_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="36" slack="1"/>
<pin id="1546" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="1549" class="1005" name="icmp_ln1498_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="1"/>
<pin id="1551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1498_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="173"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="150" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="184"><net_src comp="165" pin="6"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="114" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="108" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="69597"><net_src comp="34" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="73023"><net_src comp="56" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="140850"><net_src comp="56" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="261136"><net_src comp="50" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="261138"><net_src comp="52" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="299041"><net_src comp="54" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="966601"><net_src comp="747" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="966981"><net_src comp="36" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="967005"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="967029"><net_src comp="40" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="967053"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="967077"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="967101"><net_src comp="40" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="967310"><net_src comp="138" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="968349"><net_src comp="38" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="968367"><net_src comp="102" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968373"><net_src comp="100" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="969521"><net_src comp="74" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="969562"><net_src comp="126" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="972196"><net_src comp="1416" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="991936"><net_src comp="142" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="991937"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="991938"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="991976"><net_src comp="130" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="991977"><net_src comp="228" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="991978"><net_src comp="228" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="992401"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="992402"><net_src comp="811" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="992403"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="992404"><net_src comp="24" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="992481"><net_src comp="30" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="992482"><net_src comp="811" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="992483"><net_src comp="32" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="992484"><net_src comp="24" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="992561"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="992563"><net_src comp="44" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="992564"><net_src comp="46" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="992641"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="992643"><net_src comp="44" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="992644"><net_src comp="46" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="992682"><net_src comp="747" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="992753"><net_src comp="80" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="992755"><net_src comp="82" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="992756"><net_src comp="78" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="992798"><net_src comp="803" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="992833"><net_src comp="126" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="992834"><net_src comp="807" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="992866"><net_src comp="811" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="992937"><net_src comp="96" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="992939"><net_src comp="28" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="992940"><net_src comp="94" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="992941"><net_src comp="926" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="993020"><net_src comp="98" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="993022"><net_src comp="32" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="993023"><net_src comp="94" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="993024"><net_src comp="942" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="993025"><net_src comp="942" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="993101"><net_src comp="104" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="993103"><net_src comp="44" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="993104"><net_src comp="46" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="993396"><net_src comp="12" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="993398"><net_src comp="14" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="993399"><net_src comp="795" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="993404"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="993405"><net_src comp="138" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="993406"><net_src comp="86" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="993407"><net_src comp="196" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="993489"><net_src comp="154" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="993496"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="993505"><net_src comp="88" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="993514"><net_src comp="90" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="993580"><net_src comp="22" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="993581"><net_src comp="222" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="993582"><net_src comp="24" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="993588"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="993589"><net_src comp="811" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="993590"><net_src comp="24" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="993840"><net_src comp="222" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="993844"><net_src comp="811" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="993924"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="993925"><net_src comp="222" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="993926"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="993927"><net_src comp="24" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="993934"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="993935"><net_src comp="222" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="993936"><net_src comp="32" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="993937"><net_src comp="24" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="993953"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="993955"><net_src comp="44" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="993961"><net_src comp="22" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="993963"><net_src comp="46" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="993985"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="993987"><net_src comp="52" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="994047"><net_src comp="50" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="994049"><net_src comp="52" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="994669"><net_src comp="358" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="995761"><net_src comp="502" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="996351"><net_src comp="434" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="997147"><net_src comp="393" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="997148"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="997154"><net_src comp="54" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="997155"><net_src comp="401" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="997458"><net_src comp="377" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="997496"><net_src comp="58" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="997508"><net_src comp="877" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="997509"><net_src comp="658" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="997510"><net_src comp="664" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="997538"><net_src comp="58" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="997550"><net_src comp="1137" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="997551"><net_src comp="714" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="997552"><net_src comp="720" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="997568"><net_src comp="58" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="997581"><net_src comp="877" pin="3"/><net_sink comp="891" pin=1"/></net>

<net id="997582"><net_src comp="884" pin="3"/><net_sink comp="891" pin=2"/></net>

<net id="997584"><net_src comp="891" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="997624"><net_src comp="58" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="997637"><net_src comp="1137" pin="3"/><net_sink comp="1151" pin=1"/></net>

<net id="997638"><net_src comp="1144" pin="3"/><net_sink comp="1151" pin=2"/></net>

<net id="997640"><net_src comp="1151" pin="3"/><net_sink comp="1159" pin=1"/></net>

<net id="997855"><net_src comp="576" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="997856"><net_src comp="446" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="997863"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="997940"><net_src comp="462" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="997941"><net_src comp="54" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="997947"><net_src comp="54" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="997962"><net_src comp="672" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="997963"><net_src comp="54" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="997971"><net_src comp="54" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="997979"><net_src comp="54" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="997987"><net_src comp="54" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="998005"><net_src comp="1079" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="998006"><net_src comp="54" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="998015"><net_src comp="54" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="998024"><net_src comp="54" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="998090"><net_src comp="451" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="998096"><net_src comp="365" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="998097"><net_src comp="474" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="998220"><net_src comp="637" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="998254"><net_src comp="642" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="998256"><net_src comp="646" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="998273"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="998292"><net_src comp="693" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="998326"><net_src comp="698" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="998328"><net_src comp="702" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="998345"><net_src comp="817" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="998362"><net_src comp="843" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="998363"><net_src comp="838" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="998382"><net_src comp="859" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="998399"><net_src comp="865" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="998400"><net_src comp="871" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="998435"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="998454"><net_src comp="1106" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="998472"><net_src comp="1121" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="998489"><net_src comp="1095" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="998506"><net_src comp="1127" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="998508"><net_src comp="1132" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="998801"><net_src comp="50" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="998803"><net_src comp="52" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="998861"><net_src comp="92" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998863"><net_src comp="48" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="999064"><net_src comp="92" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="999066"><net_src comp="44" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="999072"><net_src comp="92" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="999074"><net_src comp="46" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="999083"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="999085"><net_src comp="48" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="999086"><net_src comp="370" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="999096"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="999098"><net_src comp="52" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="999099"><net_src comp="413" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="999108"><net_src comp="22" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="999110"><net_src comp="32" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="999111"><net_src comp="421" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="999120"><net_src comp="22" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="999122"><net_src comp="44" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="999123"><net_src comp="488" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="999131"><net_src comp="22" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="999133"><net_src comp="46" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="999143"><net_src comp="22" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="999145"><net_src comp="48" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="999146"><net_src comp="507" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="999159"><net_src comp="22" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="999161"><net_src comp="32" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="999249"><net_src comp="980" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="999341"><net_src comp="992" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="999343"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="999551"><net_src comp="50" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="999553"><net_src comp="52" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="999587"><net_src comp="92" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="999589"><net_src comp="32" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="999866"><net_src comp="550" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="999872"><net_src comp="1029" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="999883"><net_src comp="351" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="999884"><net_src comp="428" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="999885"><net_src comp="407" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="999886"><net_src comp="407" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="999896"><net_src comp="495" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="999898"><net_src comp="544" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="999909"><net_src comp="571" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="999917"><net_src comp="544" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="999919"><net_src comp="583" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="999928"><net_src comp="1035" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="999929"><net_src comp="439" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="999930"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="1000054"><net_src comp="108" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1000055"><net_src comp="1416" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1000056"><net_src comp="1416" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1000383"><net_src comp="114" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1000384"><net_src comp="1175" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="1000385"><net_src comp="1175" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1000391"><net_src comp="120" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1000392"><net_src comp="1182" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1000393"><net_src comp="1182" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="1000394"><net_src comp="1182" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1000396"><net_src comp="185" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1000399"><net_src comp="193" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1000403"><net_src comp="203" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1000406"><net_src comp="302" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1000410"><net_src comp="1207" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1000455"><net_src comp="270" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1000456"><net_src comp="1233" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1000457"><net_src comp="1233" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1000460"><net_src comp="260" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1000461"><net_src comp="1244" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1000465"><net_src comp="250" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1000466"><net_src comp="1249" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1000467"><net_src comp="1249" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1000471"><net_src comp="238" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1000473"><net_src comp="1264" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1000476"><net_src comp="282" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1000477"><net_src comp="1275" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1000481"><net_src comp="292" pin="4"/><net_sink comp="1280" pin=0"/></net>

<net id="1000482"><net_src comp="1280" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1000483"><net_src comp="1280" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1000486"><net_src comp="207" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1000487"><net_src comp="1286" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1000490"><net_src comp="307" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1000491"><net_src comp="1291" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1000496"><net_src comp="312" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1000497"><net_src comp="1296" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1000498"><net_src comp="1296" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1000499"><net_src comp="1296" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1000502"><net_src comp="317" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1000503"><net_src comp="1303" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="1000506"><net_src comp="921" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1000507"><net_src comp="1308" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1000510"><net_src comp="327" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1000511"><net_src comp="1313" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1000516"><net_src comp="332" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1000517"><net_src comp="1318" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1000518"><net_src comp="1318" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1000519"><net_src comp="1318" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1000522"><net_src comp="337" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1000523"><net_src comp="1325" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="1000526"><net_src comp="407" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1000527"><net_src comp="1336" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1000530"><net_src comp="413" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1000534"><net_src comp="456" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1000535"><net_src comp="1346" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1000539"><net_src comp="468" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1000541"><net_src comp="1351" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1000544"><net_src comp="446" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1000545"><net_src comp="1357" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1000549"><net_src comp="514" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1000550"><net_src comp="1362" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1000551"><net_src comp="1362" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1000554"><net_src comp="544" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1000555"><net_src comp="1374" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1000558"><net_src comp="1035" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1000559"><net_src comp="1379" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1000562"><net_src comp="583" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1000563"><net_src comp="1384" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1000569"><net_src comp="1389" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1000572"><net_src comp="593" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1000573"><net_src comp="1395" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1000577"><net_src comp="611" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1000578"><net_src comp="1400" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1000579"><net_src comp="1400" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1000596"><net_src comp="742" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1000601"><net_src comp="1425" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1000605"><net_src comp="1151" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1000606"><net_src comp="1431" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="1000610"><net_src comp="777" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1000611"><net_src comp="1437" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1000612"><net_src comp="1437" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1000615"><net_src comp="899" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1000641"><net_src comp="1469" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1000650"><net_src comp="785" pin="4"/><net_sink comp="1475" pin=0"/></net>

<net id="1000651"><net_src comp="1475" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1000652"><net_src comp="1475" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1000663"><net_src comp="1488" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1000667"><net_src comp="921" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1000671"><net_src comp="936" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1000672"><net_src comp="1499" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1000677"><net_src comp="952" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1000679"><net_src comp="1504" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1000680"><net_src comp="1504" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1000683"><net_src comp="958" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1000684"><net_src comp="1511" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1000687"><net_src comp="1029" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1000688"><net_src comp="1522" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1000691"><net_src comp="550" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1000692"><net_src comp="1527" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1000696"><net_src comp="1068" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1000697"><net_src comp="1532" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1000698"><net_src comp="1532" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1000702"><net_src comp="1073" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1000703"><net_src comp="1538" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1000704"><net_src comp="1538" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1000707"><net_src comp="891" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1000708"><net_src comp="1544" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1000711"><net_src comp="1159" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1000889"><net_src comp="228" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1000890"><net_src comp="1469" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1000891"><net_src comp="218" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1000892"><net_src comp="1224" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1000893"><net_src comp="1224" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1001190"><net_src comp="728" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1001191"><net_src comp="1469" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1001192"><net_src comp="732" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1001193"><net_src comp="1224" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1001471"><net_src comp="803" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1001472"><net_src comp="807" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1001473"><net_src comp="1224" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1002995"><net_src comp="76" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="1002997"><net_src comp="78" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="1002998"><net_src comp="764" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1003282"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="1003283"><net_src comp="54" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="1003284"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="1003290"><net_src comp="1264" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1003291"><net_src comp="54" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="1003292"><net_src comp="588" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1003298"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="1003299"><net_src comp="54" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="1003300"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="1003306"><net_src comp="1043" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1003307"><net_src comp="54" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1003308"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1003343"><net_src comp="1351" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1003344"><net_src comp="632" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="1003381"><net_src comp="822" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="1003382"><net_src comp="827" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="1003383"><net_src comp="832" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="1003384"><net_src comp="832" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="1003406"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="1003407"><net_src comp="1425" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1003408"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="1003409"><net_src comp="854" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="1003410"><net_src comp="854" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="1003429"><net_src comp="92" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="1003431"><net_src comp="94" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="1003432"><net_src comp="530" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1003448"><net_src comp="1090" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1003449"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1003450"><net_src comp="1100" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1003469"><net_src comp="1488" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1003470"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1003471"><net_src comp="1116" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1003472"><net_src comp="1116" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1003485"><net_src comp="1464" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1003486"><net_src comp="1549" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1003548"><net_src comp="1416" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1003607"><net_src comp="1416" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1003628"><net_src comp="1029" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1003629"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1003630"><net_src comp="1504" pin="1"/><net_sink comp="1061" pin=2"/></net>

<net id="1003631"><net_src comp="1061" pin="3"/><net_sink comp="1073" pin=1"/></net>

<net id="1003635"><net_src comp="1416" pin="1"/><net_sink comp="884" pin=2"/></net>

<net id="1003663"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="1003664"><net_src comp="1389" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1003665"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="1003669"><net_src comp="1494" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1003670"><net_src comp="973" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="1003671"><net_src comp="987" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1003675"><net_src comp="1341" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1003677"><net_src comp="627" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="1003679"><net_src comp="1224" pin="1"/><net_sink comp="1137" pin=2"/></net>

<net id="1003680"><net_src comp="1224" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1003681"><net_src comp="1224" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1003682"><net_src comp="905" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1003683"><net_src comp="1475" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1003684"><net_src comp="278" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1003685"><net_src comp="1416" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1003686"><net_src comp="246" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1003687"><net_src comp="1015" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1003688"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1003689"><net_src comp="1023" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="1003693"><net_src comp="616" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="1003694"><net_src comp="54" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="1003695"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="1003696"><net_src comp="1224" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1003697"><net_src comp="1224" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1003698"><net_src comp="1224" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1003699"><net_src comp="1224" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1003700"><net_src comp="811" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1003702"><net_src comp="1469" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1003703"><net_src comp="222" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1003704"><net_src comp="1224" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1003705"><net_src comp="1224" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1003706"><net_src comp="1224" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1003707"><net_src comp="1224" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1003708"><net_src comp="1224" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1003709"><net_src comp="1469" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1003710"><net_src comp="1469" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1003711"><net_src comp="1469" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1003712"><net_src comp="1469" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1003713"><net_src comp="1469" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1003714"><net_src comp="1005" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1003715"><net_src comp="964" pin="4"/><net_sink comp="909" pin=1"/></net>

<net id="1003716"><net_src comp="909" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1003717"><net_src comp="909" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="1003718"><net_src comp="909" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1003719"><net_src comp="342" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="1003720"><net_src comp="520" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1003721"><net_src comp="736" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="1003722"><net_src comp="736" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="1003723"><net_src comp="736" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1003724"><net_src comp="479" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="1003725"><net_src comp="383" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1003726"><net_src comp="909" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1003727"><net_src comp="1469" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1003728"><net_src comp="1193" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1003729"><net_src comp="909" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="1003730"><net_src comp="909" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="1003731"><net_src comp="909" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="1003732"><net_src comp="1175" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1003733"><net_src comp="755" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1003734"><net_src comp="736" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="1003735"><net_src comp="1198" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1003736"><net_src comp="751" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1003737"><net_src comp="909" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="1003738"><net_src comp="909" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="1003739"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1003740"><net_src comp="728" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1003744"><net_src comp="154" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="1003745"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="1003746"><net_src comp="387" pin="2"/><net_sink comp="1207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandel_calc : x_in_V | {1 }
	Port: mandel_calc : y_in_V | {1 }
	Port: mandel_calc : maxIter | {2 }
  - Chain level:
	State 1
	State 2
		br_ln26 : 1
		sext_ln728 : 1
	State 3
		icmp_ln29 : 1
		iter : 1
		br_ln29 : 2
		r_V : 1
		r_V_17 : 2
		r_V_13 : 1
		r_V_18 : 2
	State 4
	State 5
		p_Result_s : 1
		trunc_ln718 : 1
		p_Result_s_16 : 1
		p_Result_5 : 1
		p_Result_13 : 1
		trunc_ln718_2 : 1
		p_Result_7 : 1
		p_Result_8 : 1
	State 6
	State 7
		r : 1
		and_ln412 : 1
		zext_ln415 : 1
		x2_V_1 : 2
		tmp_25 : 3
		xor_ln416 : 4
		carry_4 : 4
		p_Result_12 : 3
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 4
		and_ln781 : 4
		and_ln786 : 5
		or_ln786_2 : 5
		xor_ln786 : 5
		underflow : 5
		or_ln412 : 1
		and_ln412_2 : 1
		zext_ln415_2 : 1
		y2_V_2 : 2
		tmp_32 : 3
		xor_ln416_2 : 4
		carry_6 : 4
		p_Result_15 : 3
		xor_ln779_2 : 1
		and_ln779_2 : 1
		deleted_ones_3 : 4
		and_ln781_2 : 4
		and_ln786_7 : 5
		or_ln786_3 : 5
		xor_ln786_4 : 5
		underflow_4 : 5
	State 8
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		or_ln340 : 1
		select_ln340 : 1
		p_Val2_20 : 2
		xor_ln785_6 : 1
		or_ln785_3 : 1
		overflow_3 : 1
		or_ln340_11 : 1
		select_ln340_4 : 1
		p_Val2_21 : 2
		lhs_V : 3
		rhs_V : 3
		ret_V : 4
	State 9
		br_ln34 : 1
		lhs_V_2 : 1
		trunc_ln1192 : 1
		ret_V_12 : 2
		p_Result_16 : 3
		xtemp_V : 2
		p_Result_17 : 3
		p_Result_9 : 3
		sext_ln1116 : 1
		r_V_19 : 2
	State 10
		or_ln785_4 : 1
		overflow_4 : 1
		or_ln786 : 1
		underflow_5 : 1
		or_ln340_14 : 1
		xor_ln340 : 1
		or_ln340_15 : 1
		select_ln340_5 : 1
		select_ln388_5 : 1
		x_V : 1
		icmp_ln1498 : 2
	State 11
		trunc_ln718_3 : 1
	State 12
		p_Result_18 : 1
		tmp_3 : 1
		Range2_all_ones_3 : 2
		tmp_4 : 1
		Range1_all_ones_4 : 2
		Range1_all_zeros_3 : 2
	State 13
		or_ln412_1 : 1
		and_ln412_3 : 1
		zext_ln415_3 : 1
		ytemp_V_1 : 2
		tmp_41 : 3
		xor_ln416_3 : 4
		carry_8 : 4
		p_Result_20 : 3
		xor_ln779_3 : 1
		and_ln779_3 : 1
		deleted_ones_4 : 4
		and_ln781_3 : 4
		and_ln786_10 : 5
	State 14
		xor_ln785_9 : 1
		or_ln785_5 : 1
		overflow_5 : 1
		or_ln340_16 : 1
		select_ln340_6 : 1
		y_V : 2
		icmp_ln1498_1 : 3
	State 15
		iter_2_ph : 1
		iter_2 : 2
		ret_ln53 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|   call   |     grp_pretest_fu_185    |    8    | 30.9812 |   810   |   1122  |
|----------|---------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_222        |    4    |    0    |   224   |    84   |
|          |         grp_fu_811        |    4    |    0    |   232   |   120   |
|----------|---------------------------|---------|---------|---------|---------|
|          |   deleted_ones_3_fu_439   |    0    |    0    |    0    |    2    |
|          |    deleted_ones_fu_576    |    0    |    0    |    0    |    2    |
|          |    deleted_zeros_fu_616   |    0    |    0    |    0    |    2    |
|          |    select_ln388_fu_658    |    0    |    0    |    0    |    36   |
|          |      p_Val2_20_fu_664     |    0    |    0    |    0    |    36   |
|          |   deleted_zeros_2_fu_672  |    0    |    0    |    0    |    2    |
|          |   select_ln388_4_fu_714   |    0    |    0    |    0    |    36   |
|  select  |      p_Val2_21_fu_720     |    0    |    0    |    0    |    36   |
|          |         grp_fu_877        |    0    |    0    |    0    |    36   |
|          |   select_ln388_5_fu_884   |    0    |    0    |    0    |    36   |
|          |         x_V_fu_891        |    0    |    0    |    0    |    36   |
|          |   deleted_ones_4_fu_1061  |    0    |    0    |    0    |    2    |
|          |  deleted_zeros_3_fu_1079  |    0    |    0    |    0    |    2    |
|          |        grp_fu_1137        |    0    |    0    |    0    |    36   |
|          |   select_ln388_6_fu_1144  |    0    |    0    |    0    |    36   |
|          |        y_V_fu_1151        |    0    |    0    |    0    |    36   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         r_4_fu_207        |    0    |    0    |    0    |    18   |
|          |      icmp_ln29_fu_302     |    0    |    0    |    0    |    13   |
|          |   Range2_all_ones_fu_307  |    0    |    0    |    0    |    9    |
|          |   Range1_all_ones_fu_312  |    0    |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_317  |    0    |    0    |    0    |    9    |
|          |  Range2_all_ones_2_fu_327 |    0    |    0    |    0    |    9    |
|          |  Range1_all_ones_3_fu_332 |    0    |    0    |    0    |    9    |
|          | Range1_all_zeros_2_fu_337 |    0    |    0    |    0    |    9    |
|   icmp   |     icmp_ln1497_fu_742    |    0    |    0    |    0    |    21   |
|          |     icmp_ln785_fu_817     |    0    |    0    |    0    |    8    |
|          |     icmp_ln786_fu_843     |    0    |    0    |    0    |    8    |
|          |     icmp_ln1498_fu_899    |    0    |    0    |    0    |    21   |
|          |         grp_fu_921        |    0    |    0    |    0    |    18   |
|          |  Range2_all_ones_3_fu_936 |    0    |    0    |    0    |    9    |
|          |  Range1_all_ones_4_fu_952 |    0    |    0    |    0    |    11   |
|          | Range1_all_zeros_3_fu_958 |    0    |    0    |    0    |    11   |
|          |   icmp_ln1498_1_fu_1159   |    0    |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|---------|
|          |        iter_fu_387        |    0    |    0    |    0    |    23   |
|    add   |         grp_fu_736        |    0    |    0    |    0    |    43   |
|          |         grp_fu_909        |    0    |    0    |    0    |    80   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      and_ln779_fu_377     |    0    |    0    |    0    |    2    |
|          |       carry_4_fu_407      |    0    |    0    |    0    |    2    |
|          |      and_ln412_fu_434     |    0    |    0    |    0    |    2    |
|          |      and_ln786_fu_446     |    0    |    0    |    0    |    2    |
|          |      and_ln781_fu_456     |    0    |    0    |    0    |    2    |
|          |     and_ln412_2_fu_474    |    0    |    0    |    0    |    2    |
|          |      underflow_fu_514     |    0    |    0    |    0    |    2    |
|          |       carry_6_fu_544      |    0    |    0    |    0    |    2    |
|          |     and_ln779_2_fu_571    |    0    |    0    |    0    |    2    |
|          |     and_ln781_2_fu_583    |    0    |    0    |    0    |    2    |
|          |     and_ln786_7_fu_593    |    0    |    0    |    0    |    2    |
|    and   |     underflow_4_fu_611    |    0    |    0    |    0    |    2    |
|          |      overflow_fu_632      |    0    |    0    |    0    |    2    |
|          |     overflow_3_fu_688     |    0    |    0    |    0    |    2    |
|          |     overflow_4_fu_832     |    0    |    0    |    0    |    2    |
|          |     underflow_5_fu_854    |    0    |    0    |    0    |    2    |
|          |     and_ln412_3_fu_999    |    0    |    0    |    0    |    2    |
|          |      carry_8_fu_1029      |    0    |    0    |    0    |    2    |
|          |    and_ln779_3_fu_1056    |    0    |    0    |    0    |    2    |
|          |    and_ln781_3_fu_1068    |    0    |    0    |    0    |    2    |
|          |    and_ln786_10_fu_1073   |    0    |    0    |    0    |    2    |
|          |     overflow_5_fu_1100    |    0    |    0    |    0    |    2    |
|          |    underflow_6_fu_1116    |    0    |    0    |    0    |    2    |
|          |      and_ln38_fu_1165     |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      or_ln412_fu_365      |    0    |    0    |    0    |    2    |
|          |     or_ln786_2_fu_462     |    0    |    0    |    0    |    2    |
|          |          r_fu_502         |    0    |    0    |    0    |    2    |
|          |     or_ln786_3_fu_599     |    0    |    0    |    0    |    2    |
|          |      or_ln785_fu_627      |    0    |    0    |    0    |    2    |
|          |      or_ln340_fu_637      |    0    |    0    |    0    |    2    |
|          |     or_ln340_9_fu_642     |    0    |    0    |    0    |    2    |
|          |     or_ln340_10_fu_646    |    0    |    0    |    0    |    2    |
|          |     or_ln785_3_fu_683     |    0    |    0    |    0    |    2    |
|          |     or_ln340_11_fu_693    |    0    |    0    |    0    |    2    |
|    or    |     or_ln340_12_fu_698    |    0    |    0    |    0    |    2    |
|          |     or_ln340_13_fu_702    |    0    |    0    |    0    |    2    |
|          |     or_ln785_4_fu_822     |    0    |    0    |    0    |    2    |
|          |      or_ln786_fu_848      |    0    |    0    |    0    |    2    |
|          |     or_ln340_14_fu_859    |    0    |    0    |    0    |    2    |
|          |     or_ln340_15_fu_871    |    0    |    0    |    0    |    2    |
|          |     or_ln412_1_fu_987     |    0    |    0    |    0    |    2    |
|          |     or_ln785_5_fu_1090    |    0    |    0    |    0    |    2    |
|          |     or_ln786_4_fu_1106    |    0    |    0    |    0    |    2    |
|          |    or_ln340_16_fu_1121    |    0    |    0    |    0    |    2    |
|          |    or_ln340_17_fu_1127    |    0    |    0    |    0    |    2    |
|          |    or_ln340_18_fu_1132    |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|    sub   |      ret_V_11_fu_747      |    0    |    0    |    0    |    43   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      xor_ln779_fu_401     |    0    |    0    |    0    |    2    |
|          |      xor_ln416_fu_428     |    0    |    0    |    0    |    2    |
|          |      xor_ln786_fu_451     |    0    |    0    |    0    |    2    |
|          |     xor_ln785_5_fu_468    |    0    |    0    |    0    |    2    |
|          |     xor_ln779_2_fu_565    |    0    |    0    |    0    |    2    |
|          |     xor_ln785_7_fu_588    |    0    |    0    |    0    |    2    |
|          |     xor_ln786_4_fu_605    |    0    |    0    |    0    |    2    |
|          |      xor_ln785_fu_621     |    0    |    0    |    0    |    2    |
|    xor   |     xor_ln785_6_fu_677    |    0    |    0    |    0    |    2    |
|          |     xor_ln785_8_fu_827    |    0    |    0    |    0    |    2    |
|          |     xor_ln786_5_fu_838    |    0    |    0    |    0    |    2    |
|          |      xor_ln340_fu_865     |    0    |    0    |    0    |    2    |
|          |        grp_fu_1023        |    0    |    0    |    0    |    2    |
|          |    xor_ln779_3_fu_1050    |    0    |    0    |    0    |    2    |
|          |    xor_ln785_9_fu_1084    |    0    |    0    |    0    |    2    |
|          |    xor_ln785_10_fu_1095   |    0    |    0    |    0    |    2    |
|          |    xor_ln786_6_fu_1110    |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|          |  y_in_V_read_read_fu_108  |    0    |    0    |    0    |    0    |
|   read   |  x_in_V_read_read_fu_114  |    0    |    0    |    0    |    0    |
|          |  maxIter_read_read_fu_120 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     sext_ln728_fu_193     |    0    |    0    |    0    |    0    |
|          |       rhs_V_2_fu_203      |    0    |    0    |    0    |    0    |
|          |         r_V_fu_218        |    0    |    0    |    0    |    0    |
|          |       r_V_13_fu_228       |    0    |    0    |    0    |    0    |
|   sext   |        lhs_V_fu_728       |    0    |    0    |    0    |    0    |
|          |        rhs_V_fu_732       |    0    |    0    |    0    |    0    |
|          |       lhs_V_2_fu_751      |    0    |    0    |    0    |    0    |
|          |     sext_ln1116_fu_803    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_fu_807    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|bitconcatenate|       r_V_15_fu_196       |    0    |    0    |    0    |    0    |
|          |       rhs_V_3_fu_795      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_Result_13_fu_238    |    0    |    0    |    0    |    0    |
|          |     p_Result_s_fu_270     |    0    |    0    |    0    |    0    |
|          |     p_Result_11_fu_351    |    0    |    0    |    0    |    0    |
|          |       tmp_22_fu_358       |    0    |    0    |    0    |    0    |
|          |       tmp_24_fu_370       |    0    |    0    |    0    |    0    |
|          |       tmp_25_fu_393       |    0    |    0    |    0    |    0    |
|          |     p_Result_12_fu_413    |    0    |    0    |    0    |    0    |
|          |       tmp_27_fu_421       |    0    |    0    |    0    |    0    |
|          |       tmp_29_fu_488       |    0    |    0    |    0    |    0    |
|          |     p_Result_14_fu_495    |    0    |    0    |    0    |    0    |
| bitselect|       tmp_31_fu_507       |    0    |    0    |    0    |    0    |
|          |     p_Result_18_fu_530    |    0    |    0    |    0    |    0    |
|          |     p_Result_20_fu_550    |    0    |    0    |    0    |    0    |
|          |       tmp_34_fu_558       |    0    |    0    |    0    |    0    |
|          |     p_Result_16_fu_764    |    0    |    0    |    0    |    0    |
|          |     p_Result_17_fu_777    |    0    |    0    |    0    |    0    |
|          |       tmp_38_fu_973       |    0    |    0    |    0    |    0    |
|          |     p_Result_19_fu_980    |    0    |    0    |    0    |    0    |
|          |       tmp_40_fu_992       |    0    |    0    |    0    |    0    |
|          |        grp_fu_1015        |    0    |    0    |    0    |    0    |
|          |    p_Result_15_fu_1035    |    0    |    0    |    0    |    0    |
|          |       tmp_43_fu_1043      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |    trunc_ln718_2_fu_246   |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln718_fu_278    |    0    |    0    |    0    |    0    |
|          |    trunc_ln1192_fu_755    |    0    |    0    |    0    |    0    |
|          |    trunc_ln718_3_fu_905   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_Result_5_fu_250     |    0    |    0    |    0    |    0    |
|          |    p_Result_s_16_fu_260   |    0    |    0    |    0    |    0    |
|          |     p_Result_7_fu_282     |    0    |    0    |    0    |    0    |
|          |     p_Result_8_fu_292     |    0    |    0    |    0    |    0    |
|partselect|        x2_V_fu_342        |    0    |    0    |    0    |    0    |
|          |        y2_V_fu_479        |    0    |    0    |    0    |    0    |
|          |     p_Result_9_fu_785     |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_926       |    0    |    0    |    0    |    0    |
|          |        tmp_4_fu_942       |    0    |    0    |    0    |    0    |
|          |       ytemp_V_fu_964      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |    zext_ln415_2_fu_383    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln415_fu_520     |    0    |    0    |    0    |    0    |
|          |    zext_ln415_3_fu_1005   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    16   | 30.9812 |   1266  |   2226  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_3_reg_1318|    1   |
| Range1_all_ones_4_reg_1504|    1   |
|  Range1_all_ones_reg_1296 |    1   |
|Range1_all_zeros_2_reg_1325|    1   |
|Range1_all_zeros_3_reg_1511|    1   |
| Range1_all_zeros_reg_1303 |    1   |
| Range2_all_ones_2_reg_1313|    1   |
| Range2_all_ones_3_reg_1499|    1   |
|  Range2_all_ones_reg_1291 |    1   |
|    and_ln781_2_reg_1384   |    1   |
|    and_ln781_3_reg_1532   |    1   |
|     and_ln781_reg_1346    |    1   |
|   and_ln786_10_reg_1538   |    1   |
|    and_ln786_7_reg_1395   |    1   |
|     and_ln786_reg_1357    |    1   |
|      carry_4_reg_1336     |    1   |
|      carry_6_reg_1374     |    1   |
|      carry_8_reg_1522     |    1   |
|    icmp_ln1497_reg_1421   |    1   |
|   icmp_ln1498_1_reg_1549  |    1   |
|    icmp_ln1498_reg_1464   |    1   |
|     icmp_ln29_reg_1203    |    1   |
|       iter_0_reg_150      |   16   |
|     iter_2_ph_reg_162     |   16   |
|       iter_2_reg_175      |   16   |
|       iter_reg_1207       |   16   |
|   maxIter_read_reg_1182   |   16   |
|    p_Result_12_reg_1341   |    1   |
|    p_Result_13_reg_1264   |    1   |
|    p_Result_15_reg_1379   |    1   |
|    p_Result_16_reg_1425   |    1   |
|    p_Result_17_reg_1437   |    1   |
|    p_Result_18_reg_1488   |    1   |
|    p_Result_20_reg_1527   |    1   |
|    p_Result_5_reg_1249    |    4   |
|    p_Result_7_reg_1275    |    3   |
|    p_Result_8_reg_1280    |    4   |
|   p_Result_s_16_reg_1244  |    3   |
|    p_Result_s_reg_1233    |    1   |
|        r_4_reg_1286       |    1   |
|        r_5_reg_1308       |    1   |
|        r_6_reg_1494       |    1   |
|          reg_1224         |   73   |
|          reg_1416         |   37   |
|          reg_1469         |   73   |
|          reg_1475         |   31   |
|      rhs_V_2_reg_1198     |   38   |
|    sext_ln728_reg_1193    |   73   |
|        tmp_reg_1189       |    1   |
|    underflow_4_reg_1400   |    1   |
|     underflow_reg_1362    |    1   |
|        x_0_reg_138        |   36   |
|        x_V_reg_1544       |   36   |
|    x_in_V_read_reg_1175   |   36   |
|    xor_ln785_5_reg_1351   |    1   |
|    xor_ln785_7_reg_1389   |    1   |
|        y_0_reg_126        |   36   |
|        y_V_reg_1431       |   36   |
+---------------------------+--------+
|           Total           |   637  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|     y_0_reg_126    |  p0  |   2  |  36  |   72   ||    9    |
|     x_0_reg_138    |  p0  |   2  |  36  |   72   ||    9    |
|   iter_0_reg_150   |  p0  |   2  |  16  |   32   ||    9    |
| grp_pretest_fu_185 |  p1  |   2  |  36  |   72   ||    9    |
| grp_pretest_fu_185 |  p2  |   2  |  36  |   72   ||    9    |
|     grp_fu_222     |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_222     |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_736     |  p0  |   3  |  36  |   108  ||    15   |
|     grp_fu_736     |  p1  |   3  |  36  |   108  ||    15   |
|     grp_fu_811     |  p0  |   4  |  36  |   144  ||    21   |
|     grp_fu_811     |  p1  |   3  |  37  |   111  ||    15   |
|     grp_fu_877     |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_909     |  p0  |   4  |  73  |   292  ||    21   |
|     grp_fu_909     |  p1  |   4  |  68  |   272  ||    21   |
|     grp_fu_1137    |  p0  |   2  |   1  |    2   ||    9    |
|      reg_1224      |  p0  |   5  |  73  |   365  ||    27   |
|      reg_1416      |  p0  |   3  |  37  |   111  ||    15   |
|      reg_1469      |  p0  |   4  |  73  |   292  ||    21   |
|      reg_1475      |  p0  |   3  |  31  |   93   ||    15   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  2364  ||  32.332 ||   267   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   30   |  1266  |  2226  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   267  |
|  Register |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   63   |  1903  |  2493  |
+-----------+--------+--------+--------+--------+
