// Seed: 2508109665
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output wor void id_2,
    output supply1 id_3
    , id_7 = id_7,
    input tri id_4,
    output supply0 id_5
);
  uwire id_8, id_9, id_10 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    output wire id_17,
    input uwire id_18,
    input supply0 id_19,
    input uwire id_20
);
  assign id_7 = 1;
  module_0(
      id_7, id_13, id_7, id_13, id_3, id_17
  );
endmodule
