

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat May 10 04:28:26 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/01/2025 GMT
    14                           ; 
    15                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F62                     SPPDATA         equ	3938	;# 
    89   000F63                     SPPCFG          equ	3939	;# 
    90   000F64                     SPPEPS          equ	3940	;# 
    91   000F65                     SPPCON          equ	3941	;# 
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9B                     OSCTUNE         equ	3995	;# 
   140   000F9D                     PIE1            equ	3997	;# 
   141   000F9E                     PIR1            equ	3998	;# 
   142   000F9F                     IPR1            equ	3999	;# 
   143   000FA0                     PIE2            equ	4000	;# 
   144   000FA1                     PIR2            equ	4001	;# 
   145   000FA2                     IPR2            equ	4002	;# 
   146   000FA6                     EECON1          equ	4006	;# 
   147   000FA7                     EECON2          equ	4007	;# 
   148   000FA8                     EEDATA          equ	4008	;# 
   149   000FA9                     EEADR           equ	4009	;# 
   150   000FAB                     RCSTA           equ	4011	;# 
   151   000FAB                     RCSTA1          equ	4011	;# 
   152   000FAC                     TXSTA           equ	4012	;# 
   153   000FAC                     TXSTA1          equ	4012	;# 
   154   000FAD                     TXREG           equ	4013	;# 
   155   000FAD                     TXREG1          equ	4013	;# 
   156   000FAE                     RCREG           equ	4014	;# 
   157   000FAE                     RCREG1          equ	4014	;# 
   158   000FAF                     SPBRG           equ	4015	;# 
   159   000FAF                     SPBRG1          equ	4015	;# 
   160   000FB0                     SPBRGH          equ	4016	;# 
   161   000FB1                     T3CON           equ	4017	;# 
   162   000FB2                     TMR3            equ	4018	;# 
   163   000FB2                     TMR3L           equ	4018	;# 
   164   000FB3                     TMR3H           equ	4019	;# 
   165   000FB4                     CMCON           equ	4020	;# 
   166   000FB5                     CVRCON          equ	4021	;# 
   167   000FB6                     ECCP1AS         equ	4022	;# 
   168   000FB6                     CCP1AS          equ	4022	;# 
   169   000FB7                     ECCP1DEL        equ	4023	;# 
   170   000FB7                     CCP1DEL         equ	4023	;# 
   171   000FB8                     BAUDCON         equ	4024	;# 
   172   000FB8                     BAUDCTL         equ	4024	;# 
   173   000FBA                     CCP2CON         equ	4026	;# 
   174   000FBB                     CCPR2           equ	4027	;# 
   175   000FBB                     CCPR2L          equ	4027	;# 
   176   000FBC                     CCPR2H          equ	4028	;# 
   177   000FBD                     CCP1CON         equ	4029	;# 
   178   000FBD                     ECCP1CON        equ	4029	;# 
   179   000FBE                     CCPR1           equ	4030	;# 
   180   000FBE                     CCPR1L          equ	4030	;# 
   181   000FBF                     CCPR1H          equ	4031	;# 
   182   000FC0                     ADCON2          equ	4032	;# 
   183   000FC1                     ADCON1          equ	4033	;# 
   184   000FC2                     ADCON0          equ	4034	;# 
   185   000FC3                     ADRES           equ	4035	;# 
   186   000FC3                     ADRESL          equ	4035	;# 
   187   000FC4                     ADRESH          equ	4036	;# 
   188   000FC5                     SSPCON2         equ	4037	;# 
   189   000FC6                     SSPCON1         equ	4038	;# 
   190   000FC7                     SSPSTAT         equ	4039	;# 
   191   000FC8                     SSPADD          equ	4040	;# 
   192   000FC9                     SSPBUF          equ	4041	;# 
   193   000FCA                     T2CON           equ	4042	;# 
   194   000FCB                     PR2             equ	4043	;# 
   195   000FCB                     MEMCON          equ	4043	;# 
   196   000FCC                     TMR2            equ	4044	;# 
   197   000FCD                     T1CON           equ	4045	;# 
   198   000FCE                     TMR1            equ	4046	;# 
   199   000FCE                     TMR1L           equ	4046	;# 
   200   000FCF                     TMR1H           equ	4047	;# 
   201   000FD0                     RCON            equ	4048	;# 
   202   000FD1                     WDTCON          equ	4049	;# 
   203   000FD2                     HLVDCON         equ	4050	;# 
   204   000FD2                     LVDCON          equ	4050	;# 
   205   000FD3                     OSCCON          equ	4051	;# 
   206   000FD5                     T0CON           equ	4053	;# 
   207   000FD6                     TMR0            equ	4054	;# 
   208   000FD6                     TMR0L           equ	4054	;# 
   209   000FD7                     TMR0H           equ	4055	;# 
   210   000FD8                     STATUS          equ	4056	;# 
   211   000FD9                     FSR2            equ	4057	;# 
   212   000FD9                     FSR2L           equ	4057	;# 
   213   000FDA                     FSR2H           equ	4058	;# 
   214   000FDB                     PLUSW2          equ	4059	;# 
   215   000FDC                     PREINC2         equ	4060	;# 
   216   000FDD                     POSTDEC2        equ	4061	;# 
   217   000FDE                     POSTINC2        equ	4062	;# 
   218   000FDF                     INDF2           equ	4063	;# 
   219   000FE0                     BSR             equ	4064	;# 
   220   000FE1                     FSR1            equ	4065	;# 
   221   000FE1                     FSR1L           equ	4065	;# 
   222   000FE2                     FSR1H           equ	4066	;# 
   223   000FE3                     PLUSW1          equ	4067	;# 
   224   000FE4                     PREINC1         equ	4068	;# 
   225   000FE5                     POSTDEC1        equ	4069	;# 
   226   000FE6                     POSTINC1        equ	4070	;# 
   227   000FE7                     INDF1           equ	4071	;# 
   228   000FE8                     WREG            equ	4072	;# 
   229   000FE9                     FSR0            equ	4073	;# 
   230   000FE9                     FSR0L           equ	4073	;# 
   231   000FEA                     FSR0H           equ	4074	;# 
   232   000FEB                     PLUSW0          equ	4075	;# 
   233   000FEC                     PREINC0         equ	4076	;# 
   234   000FED                     POSTDEC0        equ	4077	;# 
   235   000FEE                     POSTINC0        equ	4078	;# 
   236   000FEF                     INDF0           equ	4079	;# 
   237   000FF0                     INTCON3         equ	4080	;# 
   238   000FF1                     INTCON2         equ	4081	;# 
   239   000FF2                     INTCON          equ	4082	;# 
   240   000FF3                     PROD            equ	4083	;# 
   241   000FF3                     PRODL           equ	4083	;# 
   242   000FF4                     PRODH           equ	4084	;# 
   243   000FF5                     TABLAT          equ	4085	;# 
   244   000FF6                     TBLPTR          equ	4086	;# 
   245   000FF6                     TBLPTRL         equ	4086	;# 
   246   000FF7                     TBLPTRH         equ	4087	;# 
   247   000FF8                     TBLPTRU         equ	4088	;# 
   248   000FF9                     PCLAT           equ	4089	;# 
   249   000FF9                     PC              equ	4089	;# 
   250   000FF9                     PCL             equ	4089	;# 
   251   000FFA                     PCLATH          equ	4090	;# 
   252   000FFB                     PCLATU          equ	4091	;# 
   253   000FFC                     STKPTR          equ	4092	;# 
   254   000FFD                     TOS             equ	4093	;# 
   255   000FFD                     TOSL            equ	4093	;# 
   256   000FFE                     TOSH            equ	4094	;# 
   257   000FFF                     TOSU            equ	4095	;# 
   258   007C54                     _LATB4          set	31828
   259   007C9C                     _TRISB4         set	31900
   260   000F8A                     _LATB           set	3978
   261   000F93                     _TRISB          set	3987
   262                           
   263                           ; #config settings
   264                           
   265                           	psect	cinit
   266   000900                     __pcinit:
   267                           	callstack 0
   268   000900                     start_initialization:
   269                           	callstack 0
   270   000900                     __initialization:
   271                           	callstack 0
   272   000900                     end_of_initialization:
   273                           	callstack 0
   274   000900                     __end_of__initialization:
   275                           	callstack 0
   276   000900  0100               	movlb	0
   277   000902  EF01  F004         	goto	_main	;jump to C main() function
   278                           
   279                           	psect	cstackCOMRAM
   280   000001                     __pcstackCOMRAM:
   281                           	callstack 0
   282   000001                     ??_main:
   283                           
   284                           ; 1 bytes @ 0x0
   285   000001                     	ds	2
   286                           
   287 ;;
   288 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   289 ;;
   290 ;; *************** function _main *****************
   291 ;; Defined at:
   292 ;;		line 12 in file "Projeto_I.c"
   293 ;; Parameters:    Size  Location     Type
   294 ;;		None
   295 ;; Auto vars:     Size  Location     Type
   296 ;;		None
   297 ;; Return value:  Size  Location     Type
   298 ;;                  1    wreg      void 
   299 ;; Registers used:
   300 ;;		wreg, status,2, status,0
   301 ;; Tracked objects:
   302 ;;		On entry : 0/0
   303 ;;		On exit  : 0/0
   304 ;;		Unchanged: 0/0
   305 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   306 ;;      Params:         0       0       0       0       0       0       0       0       0
   307 ;;      Locals:         0       0       0       0       0       0       0       0       0
   308 ;;      Temps:          2       0       0       0       0       0       0       0       0
   309 ;;      Totals:         2       0       0       0       0       0       0       0       0
   310 ;;Total ram usage:        2 bytes
   311 ;; This function calls:
   312 ;;		Nothing
   313 ;; This function is called by:
   314 ;;		Startup code after reset
   315 ;; This function uses a non-reentrant model
   316 ;;
   317                           
   318                           	psect	text0
   319   000802                     __ptext0:
   320                           	callstack 0
   321   000802                     _main:
   322                           	callstack 31
   323   000802                     
   324                           ;Projeto_I.c: 13:     ((TRISB) &= ~(1<<(TRISB4-1)));
   325   000802  B893               	btfsc	3987,4,c	;volatile
   326   000804  EF06  F004         	goto	u11
   327   000808  EF0A  F004         	goto	u10
   328   00080C                     u11:
   329   00080C  6A01               	clrf	??_main^0,c
   330   00080E  2A01               	incf	??_main^0,f,c
   331   000810  EF0B  F004         	goto	u28
   332   000814                     u10:
   333   000814  6A01               	clrf	??_main^0,c
   334   000816                     u28:
   335   000816  0EFF               	movlw	-1
   336   000818  2601               	addwf	??_main^0,f,c
   337   00081A  0E01               	movlw	1
   338   00081C  6E02               	movwf	(??_main+1)^0,c
   339   00081E  2A01               	incf	??_main^0,f,c
   340   000820  EF14  F004         	goto	u34
   341   000824                     u35:
   342   000824  90D8               	bcf	status,0,c
   343   000826  3602               	rlcf	(??_main+1)^0,f,c
   344   000828                     u34:
   345   000828  2E01               	decfsz	??_main^0,f,c
   346   00082A  EF12  F004         	goto	u35
   347   00082E  5002               	movf	(??_main+1)^0,w,c
   348   000830  0AFF               	xorlw	255
   349   000832  1693               	andwf	147,f,c	;volatile
   350                           
   351                           ;Projeto_I.c: 14:     ((LATB) &= ~(1<<(LATB4-1)));
   352   000834  B88A               	btfsc	3978,4,c	;volatile
   353   000836  EF1F  F004         	goto	u41
   354   00083A  EF23  F004         	goto	u40
   355   00083E                     u41:
   356   00083E  6A01               	clrf	??_main^0,c
   357   000840  2A01               	incf	??_main^0,f,c
   358   000842  EF24  F004         	goto	u58
   359   000846                     u40:
   360   000846  6A01               	clrf	??_main^0,c
   361   000848                     u58:
   362   000848  0EFF               	movlw	-1
   363   00084A  2601               	addwf	??_main^0,f,c
   364   00084C  0E01               	movlw	1
   365   00084E  6E02               	movwf	(??_main+1)^0,c
   366   000850  2A01               	incf	??_main^0,f,c
   367   000852  EF2D  F004         	goto	u64
   368   000856                     u65:
   369   000856  90D8               	bcf	status,0,c
   370   000858  3602               	rlcf	(??_main+1)^0,f,c
   371   00085A                     u64:
   372   00085A  2E01               	decfsz	??_main^0,f,c
   373   00085C  EF2B  F004         	goto	u65
   374   000860  5002               	movf	(??_main+1)^0,w,c
   375   000862  0AFF               	xorlw	255
   376   000864  168A               	andwf	138,f,c	;volatile
   377   000866                     l15:
   378                           
   379                           ;Projeto_I.c: 16:         ((LATB) |= (1<<(LATB4-1)));
   380   000866  B88A               	btfsc	3978,4,c	;volatile
   381   000868  EF38  F004         	goto	u71
   382   00086C  EF3C  F004         	goto	u70
   383   000870                     u71:
   384   000870  6A01               	clrf	??_main^0,c
   385   000872  2A01               	incf	??_main^0,f,c
   386   000874  EF3D  F004         	goto	u88
   387   000878                     u70:
   388   000878  6A01               	clrf	??_main^0,c
   389   00087A                     u88:
   390   00087A  0EFF               	movlw	-1
   391   00087C  2601               	addwf	??_main^0,f,c
   392   00087E  0E01               	movlw	1
   393   000880  6E02               	movwf	(??_main+1)^0,c
   394   000882  2A01               	incf	??_main^0,f,c
   395   000884  EF46  F004         	goto	u94
   396   000888                     u95:
   397   000888  90D8               	bcf	status,0,c
   398   00088A  3602               	rlcf	(??_main+1)^0,f,c
   399   00088C                     u94:
   400   00088C  2E01               	decfsz	??_main^0,f,c
   401   00088E  EF44  F004         	goto	u95
   402   000892  5002               	movf	(??_main+1)^0,w,c
   403   000894  128A               	iorwf	138,f,c	;volatile
   404   000896                     
   405                           ;Projeto_I.c: 17:         _delay((unsigned long)((500)*(20000000/4000.0)));
   406   000896  0E0D               	movlw	13
   407   000898  6E02               	movwf	(??_main+1)^0,c
   408   00089A  0EAF               	movlw	175
   409   00089C  6E01               	movwf	??_main^0,c
   410   00089E  0EB6               	movlw	182
   411   0008A0                     u137:
   412   0008A0  2EE8               	decfsz	wreg,f,c
   413   0008A2  D7FE               	bra	u137
   414   0008A4  2E01               	decfsz	??_main^0,f,c
   415   0008A6  D7FC               	bra	u137
   416   0008A8  2E02               	decfsz	(??_main+1)^0,f,c
   417   0008AA  D7FA               	bra	u137
   418   0008AC  D000               	nop2	
   419   0008AE                     
   420                           ;Projeto_I.c: 18:         ((LATB) &= ~(1<<(LATB4-1)));
   421   0008AE  B88A               	btfsc	3978,4,c	;volatile
   422   0008B0  EF5C  F004         	goto	u101
   423   0008B4  EF60  F004         	goto	u100
   424   0008B8                     u101:
   425   0008B8  6A01               	clrf	??_main^0,c
   426   0008BA  2A01               	incf	??_main^0,f,c
   427   0008BC  EF61  F004         	goto	u118
   428   0008C0                     u100:
   429   0008C0  6A01               	clrf	??_main^0,c
   430   0008C2                     u118:
   431   0008C2  0EFF               	movlw	-1
   432   0008C4  2601               	addwf	??_main^0,f,c
   433   0008C6  0E01               	movlw	1
   434   0008C8  6E02               	movwf	(??_main+1)^0,c
   435   0008CA  2A01               	incf	??_main^0,f,c
   436   0008CC  EF6A  F004         	goto	u124
   437   0008D0                     u125:
   438   0008D0  90D8               	bcf	status,0,c
   439   0008D2  3602               	rlcf	(??_main+1)^0,f,c
   440   0008D4                     u124:
   441   0008D4  2E01               	decfsz	??_main^0,f,c
   442   0008D6  EF68  F004         	goto	u125
   443   0008DA  5002               	movf	(??_main+1)^0,w,c
   444   0008DC  0AFF               	xorlw	255
   445   0008DE  168A               	andwf	138,f,c	;volatile
   446                           
   447                           ;Projeto_I.c: 19:         _delay((unsigned long)((500)*(20000000/4000.0)));
   448   0008E0  0E0D               	movlw	13
   449   0008E2  6E02               	movwf	(??_main+1)^0,c
   450   0008E4  0EAF               	movlw	175
   451   0008E6  6E01               	movwf	??_main^0,c
   452   0008E8  0EB6               	movlw	182
   453   0008EA                     u147:
   454   0008EA  2EE8               	decfsz	wreg,f,c
   455   0008EC  D7FE               	bra	u147
   456   0008EE  2E01               	decfsz	??_main^0,f,c
   457   0008F0  D7FC               	bra	u147
   458   0008F2  2E02               	decfsz	(??_main+1)^0,f,c
   459   0008F4  D7FA               	bra	u147
   460   0008F6  D000               	nop2	
   461   0008F8  EF33  F004         	goto	l15
   462   0008FC  EFFE  F03F         	goto	start
   463   000900                     __end_of_main:
   464                           	callstack 0
   465                           
   466                           	psect	smallconst
   467   000800                     __psmallconst:
   468                           	callstack 0
   469   000800  00                 	db	0
   470   000801  00                 	db	0	; dummy byte at the end
   471   000800                     __smallconst    set	__psmallconst
   472   000800                     __mediumconst   set	__psmallconst
   473   000000                     __activetblptr  equ	0
   474                           
   475                           	psect	rparam
   476   000001                     ___rparam_used  equ	1
   477   000000                     ___param_bank   equ	0
   478   000000                     __Lparam        equ	__Lrparam
   479   000000                     __Hparam        equ	__Hrparam
   480                           
   481                           	psect	config
   482                           
   483                           ;Config register CONFIG1L @ 0x300000
   484                           ;	PLL Prescaler Selection bits
   485                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   486                           ;	System Clock Postscaler Selection bits
   487                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   488                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   489                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   490   300000                     	org	3145728
   491   300000  00                 	db	0
   492                           
   493                           ;Config register CONFIG1H @ 0x300001
   494                           ;	Oscillator Selection bits
   495                           ;	FOSC = HS, HS oscillator (HS)
   496                           ;	Fail-Safe Clock Monitor Enable bit
   497                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   498                           ;	Internal/External Oscillator Switchover bit
   499                           ;	IESO = OFF, Oscillator Switchover mode disabled
   500   300001                     	org	3145729
   501   300001  0C                 	db	12
   502                           
   503                           ;Config register CONFIG2L @ 0x300002
   504                           ;	Power-up Timer Enable bit
   505                           ;	PWRT = ON, PWRT enabled
   506                           ;	Brown-out Reset Enable bits
   507                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   508                           ;	Brown-out Reset Voltage bits
   509                           ;	BORV = 3, Minimum setting 2.05V
   510                           ;	USB Voltage Regulator Enable bit
   511                           ;	VREGEN = OFF, USB voltage regulator disabled
   512   300002                     	org	3145730
   513   300002  18                 	db	24
   514                           
   515                           ;Config register CONFIG2H @ 0x300003
   516                           ;	Watchdog Timer Enable bit
   517                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   518                           ;	Watchdog Timer Postscale Select bits
   519                           ;	WDTPS = 32768, 1:32768
   520   300003                     	org	3145731
   521   300003  1E                 	db	30
   522                           
   523                           ; Padding undefined space
   524   300004                     	org	3145732
   525   300004  FF                 	db	255
   526                           
   527                           ;Config register CONFIG3H @ 0x300005
   528                           ;	CCP2 MUX bit
   529                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   530                           ;	PORTB A/D Enable bit
   531                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   532                           ;	Low-Power Timer 1 Oscillator Enable bit
   533                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   534                           ;	MCLR Pin Enable bit
   535                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   536   300005                     	org	3145733
   537   300005  81                 	db	129
   538                           
   539                           ;Config register CONFIG4L @ 0x300006
   540                           ;	Stack Full/Underflow Reset Enable bit
   541                           ;	STVREN = ON, Stack full/underflow will cause Reset
   542                           ;	Single-Supply ICSP Enable bit
   543                           ;	LVP = OFF, Single-Supply ICSP disabled
   544                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   545                           ;	ICPRT = OFF, ICPORT disabled
   546                           ;	Extended Instruction Set Enable bit
   547                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   548                           ;	Background Debugger Enable bit
   549                           ;	DEBUG = 0x1, unprogrammed default
   550   300006                     	org	3145734
   551   300006  81                 	db	129
   552                           
   553                           ; Padding undefined space
   554   300007                     	org	3145735
   555   300007  FF                 	db	255
   556                           
   557                           ;Config register CONFIG5L @ 0x300008
   558                           ;	Code Protection bit
   559                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   560                           ;	Code Protection bit
   561                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   562                           ;	Code Protection bit
   563                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   564                           ;	Code Protection bit
   565                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   566   300008                     	org	3145736
   567   300008  0F                 	db	15
   568                           
   569                           ;Config register CONFIG5H @ 0x300009
   570                           ;	Boot Block Code Protection bit
   571                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   572                           ;	Data EEPROM Code Protection bit
   573                           ;	CPD = OFF, Data EEPROM is not code-protected
   574   300009                     	org	3145737
   575   300009  C0                 	db	192
   576                           
   577                           ;Config register CONFIG6L @ 0x30000A
   578                           ;	Write Protection bit
   579                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   580                           ;	Write Protection bit
   581                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   582                           ;	Write Protection bit
   583                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   584                           ;	Write Protection bit
   585                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   586   30000A                     	org	3145738
   587   30000A  0F                 	db	15
   588                           
   589                           ;Config register CONFIG6H @ 0x30000B
   590                           ;	Configuration Register Write Protection bit
   591                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   592                           ;	Boot Block Write Protection bit
   593                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   594                           ;	Data EEPROM Write Protection bit
   595                           ;	WRTD = OFF, Data EEPROM is not write-protected
   596   30000B                     	org	3145739
   597   30000B  E0                 	db	224
   598                           
   599                           ;Config register CONFIG7L @ 0x30000C
   600                           ;	Table Read Protection bit
   601                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   602                           ;	Table Read Protection bit
   603                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   604                           ;	Table Read Protection bit
   605                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   606                           ;	Table Read Protection bit
   607                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   608   30000C                     	org	3145740
   609   30000C  0F                 	db	15
   610                           
   611                           ;Config register CONFIG7H @ 0x30000D
   612                           ;	Boot Block Table Read Protection bit
   613                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   614   30000D                     	org	3145741
   615   30000D  40                 	db	64
   616                           tosu	equ	0xFFF
   617                           tosh	equ	0xFFE
   618                           tosl	equ	0xFFD
   619                           stkptr	equ	0xFFC
   620                           pclatu	equ	0xFFB
   621                           pclath	equ	0xFFA
   622                           pcl	equ	0xFF9
   623                           tblptru	equ	0xFF8
   624                           tblptrh	equ	0xFF7
   625                           tblptrl	equ	0xFF6
   626                           tablat	equ	0xFF5
   627                           prodh	equ	0xFF4
   628                           prodl	equ	0xFF3
   629                           indf0	equ	0xFEF
   630                           postinc0	equ	0xFEE
   631                           postdec0	equ	0xFED
   632                           preinc0	equ	0xFEC
   633                           plusw0	equ	0xFEB
   634                           fsr0h	equ	0xFEA
   635                           fsr0l	equ	0xFE9
   636                           wreg	equ	0xFE8
   637                           indf1	equ	0xFE7
   638                           postinc1	equ	0xFE6
   639                           postdec1	equ	0xFE5
   640                           preinc1	equ	0xFE4
   641                           plusw1	equ	0xFE3
   642                           fsr1h	equ	0xFE2
   643                           fsr1l	equ	0xFE1
   644                           bsr	equ	0xFE0
   645                           indf2	equ	0xFDF
   646                           postinc2	equ	0xFDE
   647                           postdec2	equ	0xFDD
   648                           preinc2	equ	0xFDC
   649                           plusw2	equ	0xFDB
   650                           fsr2h	equ	0xFDA
   651                           fsr2l	equ	0xFD9
   652                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         108      0       0      0.0%
BITBIGSFRll         42      0       0      0.0%
BITBIGSFRlh          8      0       0      0.0%
COMRAM              95      2       2      2.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat May 10 04:28:26 2025

                     l15 0866                       u10 0814                       u11 080C  
                     u40 0846                       u41 083E                       u34 0828  
                     u35 0824                       u28 0816                       u70 0878  
                     u71 0870                       u64 085A                       u65 0856  
                     u58 0848                       u94 088C                       u95 0888  
                     u88 087A                      l694 0802                      l696 0896  
                    l698 08AE                      u100 08C0                      u101 08B8  
                    u124 08D4                      u125 08D0                      u118 08C2  
                    u137 08A0                      u147 08EA                      wreg 0FE8  
                   _LATB 0F8A                     _main 0802                     start 7FFC  
           ___param_bank 0000                    ?_main 0001                    _LATB4 7C54  
                  _TRISB 0F93                    status 0FD8          __initialization 0900  
           __end_of_main 0900                   ??_main 0001            __activetblptr 0000  
                 _TRISB4 7C9C                   isa$std 0001             __mediumconst 0800  
             __accesstop 0060  __end_of__initialization 0900            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0900                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0900      start_initialization 0900  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
