{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717766347947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717766347948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  7 20:19:07 2024 " "Processing started: Fri Jun  7 20:19:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717766347948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766347948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycleProcessor -c RISCV_SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_SingleCycleProcessor -c RISCV_SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766347948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717766348230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717766348231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 alu.v(13) " "Verilog HDL Expression warning at alu.v(13): truncated literal to match 3 bits" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1717766356637 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 alu.v(14) " "Verilog HDL Expression warning at alu.v(14): truncated literal to match 3 bits" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1717766356638 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 alu.v(15) " "Verilog HDL Expression warning at alu.v(15): truncated literal to match 3 bits" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1717766356638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_instruction.v 2 2 " "Found 2 design units, including 2 entities, in source file memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356672 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory_instruction_tb " "Found entity 2: Memory_instruction_tb" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file add_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "Add_Fetch.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Add_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fetch " "Found entity 1: mux_fetch" {  } { { "mux_fetch.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/mux_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_if.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_IF " "Found entity 1: stage_IF" {  } { { "stage_IF.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_id.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_ID " "Found entity 1: stage_ID" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356765 ""} { "Info" "ISGN_ENTITY_NAME" "2 stage_ID_tb " "Found entity 2: stage_ID_tb" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(19) " "Verilog HDL information at DataMemory.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717766356779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_ex.v 2 2 " "Found 2 design units, including 2 entities, in source file stage_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_EX " "Found entity 1: stage_EX" {  } { { "stage_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356794 ""} { "Info" "ISGN_ENTITY_NAME" "2 stage_EX_tb " "Found entity 2: stage_EX_tb" {  } { { "stage_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_pc_imm " "Found entity 1: add_pc_imm" {  } { { "add_pc_imm.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/add_pc_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_singlecycleprocessor.v 2 2 " "Found 2 design units, including 2 entities, in source file riscv_singlecycleprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SingleCycleProcessor " "Found entity 1: RISCV_SingleCycleProcessor" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356803 ""} { "Info" "ISGN_ENTITY_NAME" "2 RISCV_SingleCycleProcessor_tb " "Found entity 2: RISCV_SingleCycleProcessor_tb" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_WB " "Found entity 1: stage_WB" {  } { { "stage_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717766356811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766356811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_SingleCycleProcessor " "Elaborating entity \"RISCV_SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717766356875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_IF stage_IF:IF " "Elaborating entity \"stage_IF\" for hierarchy \"stage_IF:IF\"" {  } { { "RISCV_SingleCycleProcessor.v" "IF" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766356897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Fetch stage_IF:IF\|Add_Fetch:add1 " "Elaborating entity \"Add_Fetch\" for hierarchy \"stage_IF:IF\|Add_Fetch:add1\"" {  } { { "stage_IF.v" "add1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766356915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fetch stage_IF:IF\|mux_fetch:mux_1 " "Elaborating entity \"mux_fetch\" for hierarchy \"stage_IF:IF\|mux_fetch:mux_1\"" {  } { { "stage_IF.v" "mux_1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766356933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC stage_IF:IF\|PC:pc_1 " "Elaborating entity \"PC\" for hierarchy \"stage_IF:IF\|PC:pc_1\"" {  } { { "stage_IF.v" "pc_1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766356953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_instruction stage_IF:IF\|Memory_instruction:mem_ins " "Elaborating entity \"Memory_instruction\" for hierarchy \"stage_IF:IF\|Memory_instruction:mem_ins\"" {  } { { "stage_IF.v" "mem_ins" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_IF.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766356984 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.data_a 0 Memory_instruction.v(9) " "Net \"memory_ins.data_a\" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717766357046 "|RISCV_SingleCycleProcessor|stage_IF:IF|Memory_instruction:mem_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.waddr_a 0 Memory_instruction.v(9) " "Net \"memory_ins.waddr_a\" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717766357046 "|RISCV_SingleCycleProcessor|stage_IF:IF|Memory_instruction:mem_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.we_a 0 Memory_instruction.v(9) " "Net \"memory_ins.we_a\" at Memory_instruction.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_instruction.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Memory_instruction.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717766357046 "|RISCV_SingleCycleProcessor|stage_IF:IF|Memory_instruction:mem_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ID stage_ID:ID " "Elaborating entity \"stage_ID\" for hierarchy \"stage_ID:ID\"" {  } { { "RISCV_SingleCycleProcessor.v" "ID" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357079 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct3 stage_ID.v(48) " "Verilog HDL Always Construct warning at stage_ID.v(48): inferring latch(es) for variable \"funct3\", which holds its previous value in one or more paths through the always construct" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 stage_ID.v(48) " "Verilog HDL Always Construct warning at stage_ID.v(48): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_rs1 stage_ID.v(48) " "Verilog HDL Always Construct warning at stage_ID.v(48): inferring latch(es) for variable \"addr_rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_rs2 stage_ID.v(48) " "Verilog HDL Always Construct warning at stage_ID.v(48): inferring latch(es) for variable \"addr_rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_rd stage_ID.v(48) " "Verilog HDL Always Construct warning at stage_ID.v(48): inferring latch(es) for variable \"addr_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[0\] stage_ID.v(48) " "Inferred latch for \"addr_rd\[0\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[1\] stage_ID.v(48) " "Inferred latch for \"addr_rd\[1\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[2\] stage_ID.v(48) " "Inferred latch for \"addr_rd\[2\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[3\] stage_ID.v(48) " "Inferred latch for \"addr_rd\[3\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357097 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rd\[4\] stage_ID.v(48) " "Inferred latch for \"addr_rd\[4\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs2\[0\] stage_ID.v(48) " "Inferred latch for \"addr_rs2\[0\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs2\[1\] stage_ID.v(48) " "Inferred latch for \"addr_rs2\[1\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs2\[2\] stage_ID.v(48) " "Inferred latch for \"addr_rs2\[2\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs2\[3\] stage_ID.v(48) " "Inferred latch for \"addr_rs2\[3\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs2\[4\] stage_ID.v(48) " "Inferred latch for \"addr_rs2\[4\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs1\[0\] stage_ID.v(48) " "Inferred latch for \"addr_rs1\[0\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs1\[1\] stage_ID.v(48) " "Inferred latch for \"addr_rs1\[1\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs1\[2\] stage_ID.v(48) " "Inferred latch for \"addr_rs1\[2\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs1\[3\] stage_ID.v(48) " "Inferred latch for \"addr_rs1\[3\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rs1\[4\] stage_ID.v(48) " "Inferred latch for \"addr_rs1\[4\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] stage_ID.v(48) " "Inferred latch for \"funct7\[0\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] stage_ID.v(48) " "Inferred latch for \"funct7\[1\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] stage_ID.v(48) " "Inferred latch for \"funct7\[2\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] stage_ID.v(48) " "Inferred latch for \"funct7\[3\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] stage_ID.v(48) " "Inferred latch for \"funct7\[4\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] stage_ID.v(48) " "Inferred latch for \"funct7\[5\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] stage_ID.v(48) " "Inferred latch for \"funct7\[6\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] stage_ID.v(48) " "Inferred latch for \"funct3\[0\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] stage_ID.v(48) " "Inferred latch for \"funct3\[1\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] stage_ID.v(48) " "Inferred latch for \"funct3\[2\]\" at stage_ID.v(48)" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357098 "|RISCV_SingleCycleProcessor|stage_ID:ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen stage_ID:ID\|ImmGen:imm_gen " "Elaborating entity \"ImmGen\" for hierarchy \"stage_ID:ID\|ImmGen:imm_gen\"" {  } { { "stage_ID.v" "imm_gen" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers stage_ID:ID\|Registers:regs " "Elaborating entity \"Registers\" for hierarchy \"stage_ID:ID\|Registers:regs\"" {  } { { "stage_ID.v" "regs" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357127 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Registers.v(17) " "Verilog HDL Always Construct warning at Registers.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Registers.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Registers.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357159 "|RISCV_SingleCycleProcessor|stage_ID:ID|Registers:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit stage_ID:ID\|control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"stage_ID:ID\|control_unit:control_unit\"" {  } { { "stage_ID.v" "control_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_ID.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_decoder stage_ID:ID\|control_unit:control_unit\|Main_decoder:main_decoder " "Elaborating entity \"Main_decoder\" for hierarchy \"stage_ID:ID\|control_unit:control_unit\|Main_decoder:main_decoder\"" {  } { { "control_unit.v" "main_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357185 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Main_decoder.v(18) " "Verilog HDL Case Statement warning at Main_decoder.v(18): incomplete case statement has no default case item" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717766357252 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357252 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357252 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump Main_decoder.v(18) " "Verilog HDL Always Construct warning at Main_decoder.v(18): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Main_decoder.v(18) " "Inferred latch for \"Jump\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] Main_decoder.v(18) " "Inferred latch for \"ResultSrc\[0\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] Main_decoder.v(18) " "Inferred latch for \"ResultSrc\[1\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Main_decoder.v(18) " "Inferred latch for \"ALUOp\[0\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Main_decoder.v(18) " "Inferred latch for \"ALUOp\[1\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Main_decoder.v(18) " "Inferred latch for \"Branch\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Main_decoder.v(18) " "Inferred latch for \"MemWrite\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Main_decoder.v(18) " "Inferred latch for \"ALUSrc\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Main_decoder.v(18) " "Inferred latch for \"ImmSrc\[0\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357253 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Main_decoder.v(18) " "Inferred latch for \"ImmSrc\[1\]\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357254 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Main_decoder.v(18) " "Inferred latch for \"RegWrite\" at Main_decoder.v(18)" {  } { { "Main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/Main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357254 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|Main_decoder:main_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder stage_ID:ID\|control_unit:control_unit\|ALU_decoder:decode_1 " "Elaborating entity \"ALU_decoder\" for hierarchy \"stage_ID:ID\|control_unit:control_unit\|ALU_decoder:decode_1\"" {  } { { "control_unit.v" "decode_1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/control_unit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357254 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(31) " "Verilog HDL Case Statement warning at ALU_decoder.v(31): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717766357255 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(69) " "Verilog HDL Case Statement warning at ALU_decoder.v(69): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717766357256 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(110) " "Verilog HDL Case Statement warning at ALU_decoder.v(110): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717766357256 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALU_decoder.v(30) " "Verilog HDL Always Construct warning at ALU_decoder.v(30): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357256 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[0\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357257 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[1\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357257 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[2\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357257 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[3\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766357257 "|RISCV_SingleCycleProcessor|stage_ID:ID|control_unit:control_unit|ALU_decoder:decode_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_EX stage_EX:EX " "Elaborating entity \"stage_EX\" for hierarchy \"stage_EX:EX\"" {  } { { "RISCV_SingleCycleProcessor.v" "EX" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu stage_EX:EX\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"stage_EX:EX\|alu:alu\"" {  } { { "stage_EX.v" "alu" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_pc_imm stage_EX:EX\|add_pc_imm:adder " "Elaborating entity \"add_pc_imm\" for hierarchy \"stage_EX:EX\|add_pc_imm:adder\"" {  } { { "stage_EX.v" "adder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/stage_EX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:MEM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:MEM\"" {  } { { "RISCV_SingleCycleProcessor.v" "MEM" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357303 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i DataMemory.v(19) " "Verilog HDL Always Construct warning at DataMemory.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/DataMemory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717766357538 "|RISCV_SingleCycleProcessor|DataMemory:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_WB stage_WB:WB " "Elaborating entity \"stage_WB\" for hierarchy \"stage_WB:WB\"" {  } { { "RISCV_SingleCycleProcessor.v" "WB" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766357554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/output_files/RISCV_SingleCycleProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766360435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717766360596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717766360596 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717766360683 "|RISCV_SingleCycleProcessor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "RISCV_SingleCycleProcessor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_SingleCycleProcessor/RISCV_SingleCycleProcessor.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717766360683 "|RISCV_SingleCycleProcessor|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717766360683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717766360683 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717766360683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717766360683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717766360701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  7 20:19:20 2024 " "Processing ended: Fri Jun  7 20:19:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717766360701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717766360701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717766360701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717766360701 ""}
