{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 12:39:45 2016 " "Info: Processing started: Wed Nov 30 12:39:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(21) " "Warning (10268): Verilog HDL information at ram.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/ram.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ram ram.v(9) " "Warning (10238): Verilog Module Declaration warning at ram.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ram\"" {  } { { "ram.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/ram.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/ram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Info: Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Info: Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Info: Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Info: Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Info: Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Info: Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Info: Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Info: Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_Audio_Example.v(140) " "Warning (10275): Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(140): ignored dangling comma in List of Port Connections" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_audio_example.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Info: Found entity 1: DE2_Audio_Example" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Audio_Example " "Info: Elaborating entity \"DE2_Audio_Example\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 DE2_Audio_Example.v(88) " "Warning (10230): Verilog HDL assignment warning at DE2_Audio_Example.v(88): truncated value with size 32 to match size of target (19)" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Info: Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "DE2_Audio_Example.v" "Audio_Controller" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Info: Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Info: Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Info: Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Info: Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Info: Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/scfifo_n441.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Info: Elaborating entity \"scfifo_n441\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/10.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Info: Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Info: Elaborating entity \"a_dpfifo_as31\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/scfifo_n441.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh81 " "Info: Found entity 1: altsyncram_dh81" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/altsyncram_dh81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh81 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_dh81:FIFOram " "Info: Elaborating entity \"altsyncram_dh81\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_dh81:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Info: Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Info: Elaborating entity \"cmpr_ks8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Info: Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/cntr_v9b.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Info: Elaborating entity \"cntr_v9b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Info: Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/cntr_ca7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Info: Elaborating entity \"cntr_ca7\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Info: Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/cntr_0ab.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Info: Elaborating entity \"cntr_0ab\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Info: Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Info: Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_500 Audio_Clock.v(48) " "Warning (10036): Verilog HDL or VHDL warning at Audio_Clock.v(48): object \"CLOCK_500\" assigned a value but never read" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Clock.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Audio_Clock.v(52) " "Warning (10230): Verilog HDL assignment warning at Audio_Clock.v(52): truncated value with size 32 to match size of target (11)" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Clock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "locked Audio_Clock.v(45) " "Warning (10034): Output port \"locked\" at Audio_Clock.v(45) has no driver" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/Audio_Controller/Audio_Clock.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:avc " "Info: Elaborating entity \"avconf\" for hierarchy \"avconf:avc\"" {  } { { "DE2_Audio_Example.v" "avc" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "volume avconf.v(32) " "Warning (10036): Verilog HDL or VHDL warning at avconf.v(32): object \"volume\" assigned a value but never read" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_selector avconf.v(39) " "Warning (10036): Verilog HDL or VHDL warning at avconf.v(39): object \"sound_selector\" assigned a value but never read" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avconf.v(35) " "Warning (10230): Verilog HDL assignment warning at avconf.v(35): truncated value with size 32 to match size of target (5)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avconf.v(37) " "Warning (10230): Verilog HDL assignment warning at avconf.v(37): truncated value with size 32 to match size of target (7)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(89) " "Warning (10230): Verilog HDL assignment warning at avconf.v(89): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(140) " "Warning (10230): Verilog HDL assignment warning at avconf.v(140): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(157) " "Warning (10230): Verilog HDL assignment warning at avconf.v(157): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(151) " "Warning (10270): Verilog HDL Case Statement warning at avconf.v(151): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(151) " "Warning (10240): Verilog HDL Always Construct warning at avconf.v(151): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(151) " "Info (10041): Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(151)" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:avc\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[2\] " "Warning: Latch avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[8\] " "Warning: Latch avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[9\] " "Warning: Latch avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[1\] " "Warning: Latch avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[0\] " "Warning: Latch avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[7\] " "Warning: Latch avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[10\] " "Warning: Latch avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[4\] " "Warning: Latch avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[11\] " "Warning: Latch avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[3\] " "Warning: Latch avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[6\] " "Warning: Latch avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[5\] " "Warning: Latch avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[15\] " "Warning: Latch avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[13\] " "Warning: Latch avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[14\] " "Warning: Latch avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "avconf:avc\|LUT_DATA\[12\] " "Warning: Latch avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "avconf/avconf.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/avconf.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 72 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 63 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/avconf/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 13 " "Info: 13 registers lost all their fanouts during netlist optimizations. The first 13 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "avconf:avc\|mI2C_DATA\[21\] " "Info: Register \"avconf:avc\|mI2C_DATA\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "avconf:avc\|mI2C_DATA\[20\] " "Info: Register \"avconf:avc\|mI2C_DATA\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "avconf:avc\|mSetup_ST~9 " "Info: Register \"avconf:avc\|mSetup_ST~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "avconf:avc\|mSetup_ST~10 " "Info: Register \"avconf:avc\|mSetup_ST~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[2\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[3\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[4\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[5\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[6\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[7\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[8\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[9\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[10\] " "Info: Register \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|COUNTER_500\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.map.smsg " "Info: Generated suppressed messages file C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Audio_Example.v" "" { Text "C:/FYP2/Practical/Projects/Audio_Demo_modified/DE2_Audio_Example.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "795 " "Info: Implemented 795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "649 " "Info: Implemented 649 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info: Implemented 128 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 12:39:51 2016 " "Info: Processing ended: Wed Nov 30 12:39:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
