
---------- Begin Simulation Statistics ----------
final_tick                               805416955451500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830816                       # Number of bytes of host memory used
host_op_rate                                   121340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   168.21                       # Real time elapsed on the host
host_tick_rate                               39753717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      20409937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006687                       # Number of seconds simulated
sim_ticks                                  6686781500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     72.22%     72.22% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.22% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        161477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1819353                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          212                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603654                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411040                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1819353                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1408313                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603832                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              86                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013721                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028177                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          234                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602501                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2360477                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         8096                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409919                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13368503                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.526717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.072031                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10454245     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       235265      1.76%     79.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        13903      0.10%     80.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       180102      1.35%     81.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        19171      0.14%     81.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        30207      0.23%     81.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        30924      0.23%     82.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        44209      0.33%     82.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2360477     17.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13368503                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            7                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520333                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752360     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520333     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137216      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409919                       # Class of committed instruction
system.switch_cpus.commit.refs                4657549                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.337354                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.337354                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9764035                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420927                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           651548                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2799334                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            267                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        154601                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521888                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1702                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137479                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603832                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822916                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12545282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            76                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10008541                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          299                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             534                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.194700                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       823934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411126                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.748384                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13369804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.527587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.999529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10184532     76.18%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           394780      2.95%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1179      0.01%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           135114      1.01%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           329745      2.47%     82.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            37851      0.28%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             4409      0.03%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           171178      1.28%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2111016     15.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13369804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          301                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602758                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.526536                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659427                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137479                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2092                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522390                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137747                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20418072                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521948                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          424                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415195                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        821042                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            267                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        821064                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          203                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2035                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          530                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24756340                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414566                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697891                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17277223                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.526489                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414739                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033899                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674403                       # number of integer regfile writes
system.switch_cpus.ipc                       0.747745                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.747745                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          147      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755887     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522068     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137521      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415623                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              414037                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020280                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          413984     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             21      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            32      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20829513                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54615122                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20426156                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20418072                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415623                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         8046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           39                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        12595                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13369804                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.526995                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.479645                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8791301     65.75%     65.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713726      5.34%     71.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       386683      2.89%     73.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       442726      3.31%     77.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       583525      4.36%     81.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       747793      5.59%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       810962      6.07%     93.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       483188      3.61%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       409900      3.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13369804                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.526568                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822961                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          138                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           29                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865381                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13373542                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          825624                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697321                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45195                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           749487                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8882024                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           523                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58928724                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419733                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23708180                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2855947                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            267                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8938460                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10706                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36043425                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1090830                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             31426041                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40837456                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        25397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          25397                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              84851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76584                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84851                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       246334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       246334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 246334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5433152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5433152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5433152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84857                       # Request fanout histogram
system.membus.reqLayer2.occupancy           183619500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          449499500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6686781500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           80                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          178418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6585472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6588288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76668                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           179567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141435                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154170     85.86%     85.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25397     14.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             179567                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102405500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154275000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             63000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        18041                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18041                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        18041                       # number of overall hits
system.l2.overall_hits::total                   18041                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        84810                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84858                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        84810                       # number of overall misses
system.l2.overall_misses::total                 84858                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6389708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6392923500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3215500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6389708000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6392923500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.824591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.824673                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.824591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.824673                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76559.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75341.445584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75336.721346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76559.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75341.445584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75336.721346                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  36                       # number of writebacks
system.l2.writebacks::total                        36                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        84810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84852                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        84810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84852                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5541618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5544413500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5541618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5544413500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.824591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824614                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.824591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.824614                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66559.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65341.563495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65342.166360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66559.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65341.563495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65342.166360                       # average overall mshr miss latency
system.l2.replacements                          76668                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               44                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        25349                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25349                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        51250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        41250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3215500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76559.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73079.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66559.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66559.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        84804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6389400500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6389400500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.824581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75343.150087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75339.596500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        84804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5541370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5541370500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.824581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65343.268006                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65343.268006                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7705.357441                       # Cycle average of tags in use
system.l2.tags.total_refs                      147052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.918036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              805410268670500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.152877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.062396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.654736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.982085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7703.505347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    494318                       # Number of tag accesses
system.l2.tags.data_accesses                   494318                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5427776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5430848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        84809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           36                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 36                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             38284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       401987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    811717266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812176680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       401987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           421129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         344560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               344560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         344560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            38284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       401987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    811717266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            812521241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     84778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000627000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         36                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       36                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    470453500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  424100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2060828500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5546.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24296.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   36                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    467.052342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.223450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.755483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2959     25.47%     25.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3070     26.43%     51.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          546      4.70%     56.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          283      2.44%     59.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          467      4.02%     63.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          158      1.36%     64.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          166      1.43%     65.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          262      2.26%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3705     31.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11616                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5428480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5430464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       811.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6686642500                       # Total gap between requests
system.mem_ctrls.avgGap                      78771.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5425792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 401987.114428667992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 811420561.596038460732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        84809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           36                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1070250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2059758250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25482.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24287.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             43589700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             23160885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333045300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     527361120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2700244470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        293688000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3921089475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.394138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    735588250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    223080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5728102750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             39377100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             20921835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           272569500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     527361120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2584679820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        391125120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3836034495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.674270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    971056750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    223080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5492634250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6686771000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822864                       # number of overall hits
system.cpu.icache.overall_hits::total          822874                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3909500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3909500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3909500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3909500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75182.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72398.148148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75182.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72398.148148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3278500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3278500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78059.523810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78059.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78059.523810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78059.523810                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822874                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3909500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3909500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75182.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72398.148148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3278500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78059.523810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78059.523810                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000260                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645900                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3910175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3910176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3910175                       # number of overall hits
system.cpu.dcache.overall_hits::total         3910176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       748712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         748716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       748712                       # number of overall misses
system.cpu.dcache.overall_misses::total        748716                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  42444486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42444486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  42444486000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42444486000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658887                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.160706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.160707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.160706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.160707                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56690.003633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56689.700768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56690.003633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56689.700768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       645861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       645861                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       645861                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       645861                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102851                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   6733422500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6733422500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   6733422500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6733422500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65467.739740                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65467.739740                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65467.739740                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65467.739740                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3772967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3772968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       748704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        748708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  42444094000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42444094000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.165581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56690.085802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56689.782933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       645859                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       645859                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6733106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6733106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65468.481696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65468.481696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137208                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        49000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        49000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       316500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        52750                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805416955451500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.008436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3704191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.376225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.008436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          836                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420638                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420638                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               805433404580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91215                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831304                       # Number of bytes of host memory used
host_op_rate                                   186167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   438.53                       # Real time elapsed on the host
host_tick_rate                               37510064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016449                       # Number of seconds simulated
sim_ticks                                 16449128500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       180255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        360515                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5720852                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          566                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7811018                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233226                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5720852                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4487626                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7811449                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             163                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          308                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39039954                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083578                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          566                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807342                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7010780                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        24259                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229116                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     32894384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.861385                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.290369                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24093696     73.25%     73.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       693582      2.11%     75.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50081      0.15%     75.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       606188      1.84%     77.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        66067      0.20%     77.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       125955      0.38%     77.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        99720      0.30%     78.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       148315      0.45%     78.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7010780     21.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     32894384                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560940                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47256406     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560940     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411726      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229116                       # Class of committed instruction
system.switch_cpus.commit.refs               13972666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.096609                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.096609                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      22173884                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61262050                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1954916                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8347422                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            645                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        421390                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13565263                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4809                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412422                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    11                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7811449                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2468685                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              30428467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30026291                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1290                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.237443                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2469128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233389                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.912702                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     32898257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.862446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.208366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         23317045     70.88%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1130068      3.44%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             3664      0.01%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           429864      1.31%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1103864      3.36%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           131505      0.40%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            15076      0.05%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           456555      1.39%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6310616     19.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     32898257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          706                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808044                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.861638                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13978052                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412422                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            7737                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13566963                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       413197                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61253302                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13565630                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1235                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61244646                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             96                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1153076                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            645                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1153191                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          554                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         6022                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1472                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           93                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74905870                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61242862                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.693294                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51931795                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.861584                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61243245                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108100835                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53022472                       # number of integer regfile writes
system.switch_cpus.ipc                       0.911902                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.911902                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          316      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47267026     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13566002     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412539      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61245883                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1230580                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020092                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1230386     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            117      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            77      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62476147                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    156620756                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61242862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61277592                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61253302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61245883                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        24199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          155                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        38312                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     32898257                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.861676                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.626242                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19302609     58.67%     58.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1941345      5.90%     64.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1219415      3.71%     68.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1278722      3.89%     72.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1848091      5.62%     77.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2140007      6.50%     84.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2440827      7.42%     91.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1525747      4.64%     96.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1201494      3.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     32898257                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.861676                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2468692                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          787                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          167                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13566963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       413197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29595580                       # number of misc regfile reads
system.switch_cpus.numCycles                 32898257                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1167745                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71090986                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141728                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2248788                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20827598                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           898                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176783799                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61258215                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71123335                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8469496                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            645                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21011583                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            32366                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            2                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108129631                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3497373                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             87136979                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122510642                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        48675                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          48675                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             180238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict           180123                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        180238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       540775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       540775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 540775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11545088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180260                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180260    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180260                       # Request fanout histogram
system.membus.reqLayer2.occupancy           406046000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          951636750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  16449128500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          332                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          487636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              25                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19704192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19704512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          180290                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           487973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299666                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 439298     90.03%     90.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48675      9.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             487973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307880500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461517000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       127423                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127423                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       127423                       # number of overall hits
system.l2.overall_hits::total                  127423                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       180255                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180260                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       180255                       # number of overall misses
system.l2.overall_misses::total                180260                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       468500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13414430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13414898500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       468500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13414430000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13414898500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.585856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.585863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.585856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.585863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        93700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74419.183934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74419.718740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        93700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74419.183934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74419.718740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 132                       # number of writebacks
system.l2.writebacks::total                       132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       180255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180260                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       180255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11611880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11612298500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11611880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11612298500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.585856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.585863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.585856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.585863                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        83700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64419.183934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64419.718740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        83700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64419.183934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64419.718740                       # average overall mshr miss latency
system.l2.replacements                         180290                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          200                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              200                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          200                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        48640                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         48640                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.880000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.880000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 40795.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40795.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       677500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       677500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 30795.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 30795.454545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        93700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        93700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       418500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       418500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        83700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        83700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       127420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            127420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       180233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          180233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13413532500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13413532500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.585832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.585832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74423.288188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74423.288188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       180233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       180233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11611202500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11611202500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.585832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.585832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64423.288188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64423.288188                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      599048                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    188482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.178277                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.463022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.085643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.451335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1380                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1411012                       # Number of tag accesses
system.l2.tags.data_accesses                  1411012                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16449128500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11536320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11536640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       180255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        19454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    701333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             701352658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        19454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         513583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               513583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         513583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        19454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    701333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701866242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    180098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000623000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              364558                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   126                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    840550250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4217481500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4667.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23417.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  155029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    606.207731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   401.431709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.846018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2879     15.14%     15.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3241     17.04%     32.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1287      6.77%     38.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          793      4.17%     43.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1132      5.95%     49.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          491      2.58%     51.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          533      2.80%     54.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          759      3.99%     58.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7900     41.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19015                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               11526592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11536640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       700.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    701.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16449125500                       # Total gap between requests
system.mem_ctrls.avgGap                      91185.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11526272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 19453.918181744400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 700722351.339160561562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       180255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       208750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4217272750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23396.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71078700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37779225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           646177140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1298734320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6164654310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1125177120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9343600815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.030143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2860446000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    549380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13039302500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             64688400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34382700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           639758280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1298734320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6365669940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        955900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9359134440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.974486                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2398512500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    549380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13501236000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 805410268670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    23135899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3291544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3291554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3291544                       # number of overall hits
system.cpu.icache.overall_hits::total         3291554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4391000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4391000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4391000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4391000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3291601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3291613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3291601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3291613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77035.087719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74423.728814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77035.087719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74423.728814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3755000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3755000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79893.617021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79893.617021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79893.617021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79893.617021                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3291544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3291554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3291601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3291613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77035.087719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74423.728814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79893.617021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79893.617021                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001226                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3291603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                49                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67175.571429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      805410268670500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6583275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6583275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15770207                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15770208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15770207                       # number of overall hits
system.cpu.dcache.overall_hits::total        15770208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2865040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2865044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2865040                       # number of overall misses
system.cpu.dcache.overall_misses::total       2865044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 138509880500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 138509880500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 138509880500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 138509880500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18635247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18635252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18635247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18635252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.153743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.153743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.153743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.153743                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48344.833056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48344.765560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48344.833056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48344.765560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2650                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                96                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.604167                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.dcache.writebacks::total               244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2454511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2454511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2454511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2454511                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21947352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21947352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21947352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21947352500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53461.150126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53461.150126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53461.150126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53461.150126                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15221304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15221305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2865001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2865005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 138508444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 138508444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18086305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18086310                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.158407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.158407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48344.989932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48344.922435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2454502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2454502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21946081500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21946081500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53461.960930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53461.960930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 36820.512821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36820.512821                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1271000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42366.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42366.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 805433404580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.029349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16180740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.414077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      805410268671000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.029349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37681036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37681036                       # Number of data accesses

---------- End Simulation Statistics   ----------
