ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM6_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM6_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM6_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM6 init function */
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM6_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 27 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  43:Core/Src/tim.c ****   htim6.Instance = TIM6;
  45              		.loc 1 43 3 is_stmt 1 view .LVU3
  46              		.loc 1 43 18 is_stmt 0 view .LVU4
  47 000a 0F48     		ldr	r0, .L7
  48 000c 0F4A     		ldr	r2, .L7+4
  49 000e 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim6.Init.Prescaler = 84-1;
  50              		.loc 1 44 3 is_stmt 1 view .LVU5
  51              		.loc 1 44 24 is_stmt 0 view .LVU6
  52 0010 5322     		movs	r2, #83
  53 0012 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 26 is_stmt 0 view .LVU8
  56 0014 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim6.Init.Period = 65535;
  57              		.loc 1 46 3 is_stmt 1 view .LVU9
  58              		.loc 1 46 21 is_stmt 0 view .LVU10
  59 0016 4FF6FF72 		movw	r2, #65535
  60 001a C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 32 is_stmt 0 view .LVU12
  63 001c 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  64              		.loc 1 48 3 is_stmt 1 view .LVU13
  65              		.loc 1 48 7 is_stmt 0 view .LVU14
  66 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
  67              	.LVL0:
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 3


  68              		.loc 1 48 6 view .LVU15
  69 0022 50B9     		cbnz	r0, .L5
  70              	.L2:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  71              		.loc 1 52 3 is_stmt 1 view .LVU16
  72              		.loc 1 52 37 is_stmt 0 view .LVU17
  73 0024 0023     		movs	r3, #0
  74 0026 0093     		str	r3, [sp]
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  75              		.loc 1 53 3 is_stmt 1 view .LVU18
  76              		.loc 1 53 33 is_stmt 0 view .LVU19
  77 0028 0193     		str	r3, [sp, #4]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  78              		.loc 1 54 3 is_stmt 1 view .LVU20
  79              		.loc 1 54 7 is_stmt 0 view .LVU21
  80 002a 6946     		mov	r1, sp
  81 002c 0648     		ldr	r0, .L7
  82 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  83              	.LVL1:
  84              		.loc 1 54 6 view .LVU22
  85 0032 28B9     		cbnz	r0, .L6
  86              	.L1:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  59:Core/Src/tim.c **** 
  60:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
  61:Core/Src/tim.c **** 
  62:Core/Src/tim.c **** }
  87              		.loc 1 62 1 view .LVU23
  88 0034 03B0     		add	sp, sp, #12
  89              	.LCFI2:
  90              		.cfi_remember_state
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0036 5DF804FB 		ldr	pc, [sp], #4
  94              	.L5:
  95              	.LCFI3:
  96              		.cfi_restore_state
  50:Core/Src/tim.c ****   }
  97              		.loc 1 50 5 is_stmt 1 view .LVU24
  98 003a FFF7FEFF 		bl	Error_Handler
  99              	.LVL2:
 100 003e F1E7     		b	.L2
 101              	.L6:
  56:Core/Src/tim.c ****   }
 102              		.loc 1 56 5 view .LVU25
 103 0040 FFF7FEFF 		bl	Error_Handler
 104              	.LVL3:
 105              		.loc 1 62 1 is_stmt 0 view .LVU26
 106 0044 F6E7     		b	.L1
 107              	.L8:
 108 0046 00BF     		.align	2
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 4


 109              	.L7:
 110 0048 00000000 		.word	.LANCHOR0
 111 004c 00100040 		.word	1073745920
 112              		.cfi_endproc
 113              	.LFE235:
 115              		.section	.text.MX_TIM7_Init,"ax",%progbits
 116              		.align	1
 117              		.global	MX_TIM7_Init
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	MX_TIM7_Init:
 123              	.LFB236:
  63:Core/Src/tim.c **** /* TIM7 init function */
  64:Core/Src/tim.c **** void MX_TIM7_Init(void)
  65:Core/Src/tim.c **** {
 124              		.loc 1 65 1 is_stmt 1 view -0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128 0000 00B5     		push	{lr}
 129              	.LCFI4:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 14, -4
 132 0002 83B0     		sub	sp, sp, #12
 133              	.LCFI5:
 134              		.cfi_def_cfa_offset 16
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 135              		.loc 1 71 3 view .LVU28
 136              		.loc 1 71 27 is_stmt 0 view .LVU29
 137 0004 0023     		movs	r3, #0
 138 0006 0093     		str	r3, [sp]
 139 0008 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
  74:Core/Src/tim.c **** 
  75:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
  76:Core/Src/tim.c ****   htim7.Instance = TIM7;
 140              		.loc 1 76 3 is_stmt 1 view .LVU30
 141              		.loc 1 76 18 is_stmt 0 view .LVU31
 142 000a 0F48     		ldr	r0, .L15
 143 000c 0F4A     		ldr	r2, .L15+4
 144 000e 0260     		str	r2, [r0]
  77:Core/Src/tim.c ****   htim7.Init.Prescaler = 8400-1;
 145              		.loc 1 77 3 is_stmt 1 view .LVU32
 146              		.loc 1 77 24 is_stmt 0 view .LVU33
 147 0010 42F2CF02 		movw	r2, #8399
 148 0014 4260     		str	r2, [r0, #4]
  78:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 149              		.loc 1 78 3 is_stmt 1 view .LVU34
 150              		.loc 1 78 26 is_stmt 0 view .LVU35
 151 0016 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 5


  79:Core/Src/tim.c ****   htim7.Init.Period = 65535;
 152              		.loc 1 79 3 is_stmt 1 view .LVU36
 153              		.loc 1 79 21 is_stmt 0 view .LVU37
 154 0018 4FF6FF72 		movw	r2, #65535
 155 001c C260     		str	r2, [r0, #12]
  80:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 156              		.loc 1 80 3 is_stmt 1 view .LVU38
 157              		.loc 1 80 32 is_stmt 0 view .LVU39
 158 001e 8361     		str	r3, [r0, #24]
  81:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 159              		.loc 1 81 3 is_stmt 1 view .LVU40
 160              		.loc 1 81 7 is_stmt 0 view .LVU41
 161 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 162              	.LVL4:
 163              		.loc 1 81 6 view .LVU42
 164 0024 50B9     		cbnz	r0, .L13
 165              	.L10:
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 166              		.loc 1 85 3 is_stmt 1 view .LVU43
 167              		.loc 1 85 37 is_stmt 0 view .LVU44
 168 0026 0023     		movs	r3, #0
 169 0028 0093     		str	r3, [sp]
  86:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 170              		.loc 1 86 3 is_stmt 1 view .LVU45
 171              		.loc 1 86 33 is_stmt 0 view .LVU46
 172 002a 0193     		str	r3, [sp, #4]
  87:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 173              		.loc 1 87 3 is_stmt 1 view .LVU47
 174              		.loc 1 87 7 is_stmt 0 view .LVU48
 175 002c 6946     		mov	r1, sp
 176 002e 0648     		ldr	r0, .L15
 177 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 178              	.LVL5:
 179              		.loc 1 87 6 view .LVU49
 180 0034 28B9     		cbnz	r0, .L14
 181              	.L9:
  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c **** }
 182              		.loc 1 95 1 view .LVU50
 183 0036 03B0     		add	sp, sp, #12
 184              	.LCFI6:
 185              		.cfi_remember_state
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 0038 5DF804FB 		ldr	pc, [sp], #4
 189              	.L13:
 190              	.LCFI7:
 191              		.cfi_restore_state
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 6


  83:Core/Src/tim.c ****   }
 192              		.loc 1 83 5 is_stmt 1 view .LVU51
 193 003c FFF7FEFF 		bl	Error_Handler
 194              	.LVL6:
 195 0040 F1E7     		b	.L10
 196              	.L14:
  89:Core/Src/tim.c ****   }
 197              		.loc 1 89 5 view .LVU52
 198 0042 FFF7FEFF 		bl	Error_Handler
 199              	.LVL7:
 200              		.loc 1 95 1 is_stmt 0 view .LVU53
 201 0046 F6E7     		b	.L9
 202              	.L16:
 203              		.align	2
 204              	.L15:
 205 0048 00000000 		.word	.LANCHOR1
 206 004c 00140040 		.word	1073746944
 207              		.cfi_endproc
 208              	.LFE236:
 210              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_TIM_Base_MspInit
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	HAL_TIM_Base_MspInit:
 218              	.LVL8:
 219              	.LFB237:
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  98:Core/Src/tim.c **** {
 220              		.loc 1 98 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 8
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 225              		.loc 1 98 1 is_stmt 0 view .LVU55
 226 0000 82B0     		sub	sp, sp, #8
 227              	.LCFI8:
 228              		.cfi_def_cfa_offset 8
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 229              		.loc 1 100 3 is_stmt 1 view .LVU56
 230              		.loc 1 100 20 is_stmt 0 view .LVU57
 231 0002 0368     		ldr	r3, [r0]
 232              		.loc 1 100 5 view .LVU58
 233 0004 104A     		ldr	r2, .L23
 234 0006 9342     		cmp	r3, r2
 235 0008 04D0     		beq	.L21
 101:Core/Src/tim.c ****   {
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 105:Core/Src/tim.c ****     /* TIM6 clock enable */
 106:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 108:Core/Src/tim.c **** 
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 7


 109:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 110:Core/Src/tim.c ****   }
 111:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 236              		.loc 1 111 8 is_stmt 1 view .LVU59
 237              		.loc 1 111 10 is_stmt 0 view .LVU60
 238 000a 104A     		ldr	r2, .L23+4
 239 000c 9342     		cmp	r3, r2
 240 000e 0ED0     		beq	.L22
 241              	.L17:
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 116:Core/Src/tim.c ****     /* TIM7 clock enable */
 117:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 121:Core/Src/tim.c ****   }
 122:Core/Src/tim.c **** }
 242              		.loc 1 122 1 view .LVU61
 243 0010 02B0     		add	sp, sp, #8
 244              	.LCFI9:
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 0
 247              		@ sp needed
 248 0012 7047     		bx	lr
 249              	.L21:
 250              	.LCFI10:
 251              		.cfi_restore_state
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 252              		.loc 1 106 5 is_stmt 1 view .LVU62
 253              	.LBB2:
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 254              		.loc 1 106 5 view .LVU63
 255 0014 0023     		movs	r3, #0
 256 0016 0093     		str	r3, [sp]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 257              		.loc 1 106 5 view .LVU64
 258 0018 0D4B     		ldr	r3, .L23+8
 259 001a 1A6C     		ldr	r2, [r3, #64]
 260 001c 42F01002 		orr	r2, r2, #16
 261 0020 1A64     		str	r2, [r3, #64]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 262              		.loc 1 106 5 view .LVU65
 263 0022 1B6C     		ldr	r3, [r3, #64]
 264 0024 03F01003 		and	r3, r3, #16
 265 0028 0093     		str	r3, [sp]
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 266              		.loc 1 106 5 view .LVU66
 267 002a 009B     		ldr	r3, [sp]
 268              	.LBE2:
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 269              		.loc 1 106 5 view .LVU67
 270 002c F0E7     		b	.L17
 271              	.L22:
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 8


 272              		.loc 1 117 5 view .LVU68
 273              	.LBB3:
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 274              		.loc 1 117 5 view .LVU69
 275 002e 0023     		movs	r3, #0
 276 0030 0193     		str	r3, [sp, #4]
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 277              		.loc 1 117 5 view .LVU70
 278 0032 074B     		ldr	r3, .L23+8
 279 0034 1A6C     		ldr	r2, [r3, #64]
 280 0036 42F02002 		orr	r2, r2, #32
 281 003a 1A64     		str	r2, [r3, #64]
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 282              		.loc 1 117 5 view .LVU71
 283 003c 1B6C     		ldr	r3, [r3, #64]
 284 003e 03F02003 		and	r3, r3, #32
 285 0042 0193     		str	r3, [sp, #4]
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 286              		.loc 1 117 5 view .LVU72
 287 0044 019B     		ldr	r3, [sp, #4]
 288              	.LBE3:
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 289              		.loc 1 117 5 view .LVU73
 290              		.loc 1 122 1 is_stmt 0 view .LVU74
 291 0046 E3E7     		b	.L17
 292              	.L24:
 293              		.align	2
 294              	.L23:
 295 0048 00100040 		.word	1073745920
 296 004c 00140040 		.word	1073746944
 297 0050 00380240 		.word	1073887232
 298              		.cfi_endproc
 299              	.LFE237:
 301              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 302              		.align	1
 303              		.global	HAL_TIM_Base_MspDeInit
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 308              	HAL_TIM_Base_MspDeInit:
 309              	.LVL9:
 310              	.LFB238:
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 125:Core/Src/tim.c **** {
 311              		.loc 1 125 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 316              		.loc 1 127 3 view .LVU76
 317              		.loc 1 127 20 is_stmt 0 view .LVU77
 318 0000 0368     		ldr	r3, [r0]
 319              		.loc 1 127 5 view .LVU78
 320 0002 0A4A     		ldr	r2, .L30
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 9


 321 0004 9342     		cmp	r3, r2
 322 0006 03D0     		beq	.L28
 128:Core/Src/tim.c ****   {
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 132:Core/Src/tim.c ****     /* Peripheral clock disable */
 133:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 137:Core/Src/tim.c ****   }
 138:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 323              		.loc 1 138 8 is_stmt 1 view .LVU79
 324              		.loc 1 138 10 is_stmt 0 view .LVU80
 325 0008 094A     		ldr	r2, .L30+4
 326 000a 9342     		cmp	r3, r2
 327 000c 07D0     		beq	.L29
 328              	.L25:
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 143:Core/Src/tim.c ****     /* Peripheral clock disable */
 144:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 148:Core/Src/tim.c ****   }
 149:Core/Src/tim.c **** }
 329              		.loc 1 149 1 view .LVU81
 330 000e 7047     		bx	lr
 331              	.L28:
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 332              		.loc 1 133 5 is_stmt 1 view .LVU82
 333 0010 02F50A32 		add	r2, r2, #141312
 334 0014 136C     		ldr	r3, [r2, #64]
 335 0016 23F01003 		bic	r3, r3, #16
 336 001a 1364     		str	r3, [r2, #64]
 337 001c 7047     		bx	lr
 338              	.L29:
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 339              		.loc 1 144 5 view .LVU83
 340 001e 02F50932 		add	r2, r2, #140288
 341 0022 136C     		ldr	r3, [r2, #64]
 342 0024 23F02003 		bic	r3, r3, #32
 343 0028 1364     		str	r3, [r2, #64]
 344              		.loc 1 149 1 is_stmt 0 view .LVU84
 345 002a F0E7     		b	.L25
 346              	.L31:
 347              		.align	2
 348              	.L30:
 349 002c 00100040 		.word	1073745920
 350 0030 00140040 		.word	1073746944
 351              		.cfi_endproc
 352              	.LFE238:
 354              		.global	htim7
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 10


 355              		.global	htim6
 356              		.section	.bss.htim6,"aw",%nobits
 357              		.align	2
 358              		.set	.LANCHOR0,. + 0
 361              	htim6:
 362 0000 00000000 		.space	72
 362      00000000 
 362      00000000 
 362      00000000 
 362      00000000 
 363              		.section	.bss.htim7,"aw",%nobits
 364              		.align	2
 365              		.set	.LANCHOR1,. + 0
 368              	htim7:
 369 0000 00000000 		.space	72
 369      00000000 
 369      00000000 
 369      00000000 
 369      00000000 
 370              		.text
 371              	.Letext0:
 372              		.file 2 "d:\\program files\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machin
 373              		.file 3 "d:\\program files\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_
 374              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 375              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 376              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 377              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 378              		.file 8 "Core/Inc/tim.h"
 379              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 380              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:20     .text.MX_TIM6_Init:00000000 $t
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:26     .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:110    .text.MX_TIM6_Init:00000048 $d
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:116    .text.MX_TIM7_Init:00000000 $t
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:122    .text.MX_TIM7_Init:00000000 MX_TIM7_Init
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:205    .text.MX_TIM7_Init:00000048 $d
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:211    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:217    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:295    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:302    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:308    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:349    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:368    .bss.htim7:00000000 htim7
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:361    .bss.htim6:00000000 htim6
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:357    .bss.htim6:00000000 $d
C:\Users\YKESH~1\AppData\Local\Temp\ccdr3Keh.s:364    .bss.htim7:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
