//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_7
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<24>;
	.reg .b32 	%r<35>;
	.reg .f32 	%f<86>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_0];
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:21:33
	shl.b32 	%r22, %r1, 6;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_2];
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_3];
	.loc	1 22 36                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:22:36
	mov.u32 	%r23, %tid.x;
	shl.b32 	%r24, %r23, 1;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_4];
	and.b32  	%r25, %r24, 62;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_5];
	.loc	1 22 23                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:22:23
	or.b32  	%r26, %r22, %r25;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_celu_2_param_6];
	.loc	1 23 21                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:23:21
	setp.lt.s32 	%p1, %r26, 64;
	.loc	1 25 21                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:25:21
	bfe.s32 	%r27, %r1, 25, 1;
	shr.u32 	%r28, %r27, 30;
	add.s32 	%r29, %r26, %r28;
	shr.s32 	%r30, %r29, 2;
	.loc	1 25 26                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:25:26
	shr.u32 	%r31, %r30, 30;
	add.s32 	%r32, %r30, %r31;
	and.b32  	%r33, %r32, -4;
	sub.s32 	%r34, %r30, %r33;
	.loc	1 26 30                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:26:30
	mul.wide.s32 	%rd19, %r26, 4;
	add.s64 	%rd1, %rd13, %rd19;
	.loc	1 26 35                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 27 30                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:27:30
	mul.wide.s32 	%rd20, %r34, 4;
	add.s64 	%rd2, %rd14, %rd20;
	.loc	1 27 35                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 28 30                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:28:30
	add.s64 	%rd4, %rd15, %rd20;
	.loc	1 28 35                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r7;
	.loc	1 29 31                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:29:31
	add.s64 	%rd6, %rd16, %rd20;
	.loc	1 29 36                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:29:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r9;
	.loc	1 30 31                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:30:31
	add.s64 	%rd8, %rd17, %rd20;
	.loc	1 30 36                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r11;
	.loc	1 31 31                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:31:31
	add.s64 	%rd10, %rd18, %rd19;
	.loc	1 31 36                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 32 18                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:32:18
	sub.f32 	%f11, %f1, %f3;
	sub.f32 	%f12, %f2, %f4;
	.loc	1 34 18                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:34:18
	add.f32 	%f13, %f5, 0f3727C5AC;
	add.f32 	%f14, %f6, 0f3727C5AC;
	.loc	1 35 26                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:35:26
	sqrt.approx.ftz.f32 	%f15, %f13;
	sqrt.approx.ftz.f32 	%f16, %f14;
	.loc	1 37 18                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:37:18
	mov.b32 	%r16, %f15;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f17, %r14;
	mov.b32 	%r19, %f16;
	// begin inline asm
	div.full.f32 %r17, %r15, %r19;
	// end inline asm
	mov.b32 	%f18, %r17;
	.loc	1 40 19                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:40:19
	mul.f32 	%f19, %f11, %f17;
	mul.f32 	%f20, %f12, %f18;
	.loc	1 42 20                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:42:20
	fma.rn.f32 	%f21, %f19, %f7, %f9;
	fma.rn.f32 	%f22, %f20, %f8, %f10;
	.loc	1 46 20                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:46:20
	mul.f32 	%f23, %f21, 0f41555555;
	mul.f32 	%f24, %f22, 0f41555555;
	.loc	1 47 28                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:47:28
	mul.f32 	%f25, %f23, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f26, %f25;
	abs.ftz.f32 	%f27, %f23;
	setp.lt.f32 	%p12, %f27, 0f3ED1EB85;
	selp.f32 	%f28, 0f00000000, %f26, %p12;
	setp.eq.f32 	%p13, %f28, 0f43000000;
	selp.f32 	%f29, 0f42FE0000, %f28, %p13;
	ex2.approx.ftz.f32 	%f30, %f29;
	mul.f32 	%f31, %f24, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f32, %f31;
	abs.ftz.f32 	%f33, %f24;
	setp.lt.f32 	%p14, %f33, 0f3ED1EB85;
	selp.f32 	%f34, 0f00000000, %f32, %p14;
	setp.eq.f32 	%p15, %f34, 0f43000000;
	selp.f32 	%f35, 0f42FE0000, %f34, %p15;
	ex2.approx.ftz.f32 	%f36, %f35;
	setp.eq.f32 	%p16, %f23, 0f00000000;
	add.f32 	%f37, %f23, %f23;
	setp.lt.f32 	%p17, %f29, 0fC1C80000;
	setp.gt.f32 	%p18, %f29, 0f43000000;
	neg.f32 	%f38, %f28;
	mov.f32 	%f39, 0f3F317200;
	fma.rn.ftz.f32 	%f40, %f38, %f39, %f23;
	mov.f32 	%f41, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f42, %f38, %f41, %f40;
	mov.f32 	%f43, 0f3C095663;
	mov.f32 	%f44, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f45, %f44, %f42, %f43;
	mov.f32 	%f46, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f47, %f45, %f42, %f46;
	mov.f32 	%f48, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f49, %f47, %f42, %f48;
	mov.f32 	%f50, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f51, %f49, %f42, %f50;
	mul.f32 	%f52, %f42, %f51;
	fma.rn.ftz.f32 	%f53, %f52, %f42, %f42;
	add.f32 	%f54, %f30, 0fBF800000;
	fma.rn.ftz.f32 	%f55, %f53, %f30, %f54;
	add.f32 	%f56, %f55, %f55;
	selp.f32 	%f57, %f56, %f55, %p13;
	selp.f32 	%f58, 0f7F800000, %f57, %p18;
	selp.f32 	%f59, 0fBF800000, %f58, %p17;
	selp.f32 	%f60, %f37, %f59, %p16;
	.loc	1 44 20                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:44:20
	setp.gt.f32 	%p19, %f22, 0f00000000;
	setp.gt.f32 	%p20, %f21, 0f00000000;
	.loc	1 31 36                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:31:36
	mov.b32 	%f61, %r13;
	mov.b32 	%f62, %r12;
	.loc	1 47 28                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:47:28
	neg.f32 	%f63, %f34;
	fma.rn.ftz.f32 	%f64, %f63, %f39, %f24;
	fma.rn.ftz.f32 	%f65, %f63, %f41, %f64;
	fma.rn.ftz.f32 	%f66, %f44, %f65, %f43;
	fma.rn.ftz.f32 	%f67, %f66, %f65, %f46;
	fma.rn.ftz.f32 	%f68, %f67, %f65, %f48;
	fma.rn.ftz.f32 	%f69, %f68, %f65, %f50;
	mul.f32 	%f70, %f65, %f69;
	fma.rn.ftz.f32 	%f71, %f70, %f65, %f65;
	add.f32 	%f72, %f36, 0fBF800000;
	fma.rn.ftz.f32 	%f73, %f71, %f36, %f72;
	add.f32 	%f74, %f73, %f73;
	selp.f32 	%f75, %f74, %f73, %p15;
	setp.gt.f32 	%p21, %f35, 0f43000000;
	selp.f32 	%f76, 0f7F800000, %f75, %p21;
	setp.lt.f32 	%p22, %f35, 0fC1C80000;
	selp.f32 	%f77, 0fBF800000, %f76, %p22;
	setp.eq.f32 	%p23, %f24, 0f00000000;
	add.f32 	%f78, %f24, %f24;
	selp.f32 	%f79, %f78, %f77, %p23;
	.loc	1 49 20                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:49:20
	mul.f32 	%f80, %f60, 0f3D99999A;
	mul.f32 	%f81, %f79, 0f3D99999A;
	.loc	1 50 35                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:50:35
	selp.f32 	%f82, %f21, %f80, %p20;
	selp.f32 	%f83, %f22, %f81, %p19;
	.loc	1 51 20                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:51:20
	add.f32 	%f84, %f82, %f62;
	add.f32 	%f85, %f83, %f61;
	.loc	1 52 28                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:52:28
	add.s64 	%rd11, %rd12, %rd19;
	.loc	1 52 40                         // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:52:40
	mov.b32 	%r20, %f84;
	mov.b32 	%r21, %f85;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd11 + 0 ], { %r20, %r21 };
	// end inline asm
	.loc	1 52 4                          // cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py:52:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ra/cra5q3julsfyncedsqb5l2zwtvy3vvqzkjxoqszi5m3vjxjww4uo.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 97
.b8 53
.b8 113
.b8 51
.b8 106
.b8 117
.b8 108
.b8 115
.b8 102
.b8 121
.b8 110
.b8 99
.b8 101
.b8 100
.b8 115
.b8 113
.b8 98
.b8 53
.b8 108
.b8 50
.b8 122
.b8 119
.b8 116
.b8 118
.b8 121
.b8 51
.b8 118
.b8 118
.b8 113
.b8 122
.b8 107
.b8 106
.b8 120
.b8 111
.b8 113
.b8 115
.b8 122
.b8 105
.b8 53
.b8 109
.b8 51
.b8 118
.b8 106
.b8 120
.b8 106
.b8 119
.b8 119
.b8 52
.b8 117
.b8 111
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 97
.b8 0
	}
	.section	.debug_macinfo	{	}
