{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707504045634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707504045635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 21:40:44 2024 " "Processing started: Fri Feb 09 21:40:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707504045635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707504045635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Count10 -c Count10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Count10 -c Count10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707504045635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707504046259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count10 " "Found entity 1: Count10" {  } { { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707504046385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707504046385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dtrigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Found entity 1: DTrigger" {  } { { "DTrigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTrigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707504046386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707504046386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtriggerwithrisingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dtriggerwithrisingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DTriggerWithRisingEdge " "Found entity 1: DTriggerWithRisingEdge" {  } { { "DTriggerWithRisingEdge.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTriggerWithRisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707504046387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707504046387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Count10 " "Elaborating entity \"Count10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707504046459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTriggerWithRisingEdge DTriggerWithRisingEdge:inst9 " "Elaborating entity \"DTriggerWithRisingEdge\" for hierarchy \"DTriggerWithRisingEdge:inst9\"" {  } { { "Count10.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 584 896 992 680 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707504046487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrigger DTriggerWithRisingEdge:inst9\|DTrigger:inst2 " "Elaborating entity \"DTrigger\" for hierarchy \"DTriggerWithRisingEdge:inst9\|DTrigger:inst2\"" {  } { { "DTriggerWithRisingEdge.bdf" "inst2" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTriggerWithRisingEdge.bdf" { { 216 944 1040 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707504046491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1707504047868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707504048723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504048723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707504049312 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707504049312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707504049312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707504049312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707504049322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 21:40:49 2024 " "Processing ended: Fri Feb 09 21:40:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707504049322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707504049322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707504049322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707504049322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707504053371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707504053372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 21:40:51 2024 " "Processing started: Fri Feb 09 21:40:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707504053372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707504053372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Count10 -c Count10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Count10 -c Count10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707504053372 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707504054883 ""}
{ "Info" "0" "" "Project  = Count10" {  } {  } 0 0 "Project  = Count10" 0 0 "Fitter" 0 0 1707504054919 ""}
{ "Info" "0" "" "Revision = Count10" {  } {  } 0 0 "Revision = Count10" 0 0 "Fitter" 0 0 1707504054921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1707504055065 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Count10 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Count10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707504055121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707504055206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707504055274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707504055274 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707504055801 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707504056529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707504056529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707504056529 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707504056529 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707504056648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707504056648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707504056648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707504056648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1707504056648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707504056648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707504056687 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Pin D0 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { D0 } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 608 1184 1360 624 "D0" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707504057165 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Pin D1 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { D1 } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 480 1184 1360 496 "D1" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707504057165 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Pin D2 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { D2 } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 352 1184 1360 368 "D2" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707504057165 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Pin D3 not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { D3 } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 224 1184 1360 240 "D3" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707504057165 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { C } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 784 496 664 800 "C" "" } } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1707504057165 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1707504057165 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1707504058132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Count10.sdc " "Synopsys Design Constraints File file not found: 'Count10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707504058144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707504058155 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20~0\|combout " "Node \"inst20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|datab " "Node \"inst19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|combout " "Node \"inst19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|datab " "Node \"inst23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|combout " "Node \"inst23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datac " "Node \"inst20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|datab " "Node \"inst3\|inst2\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|combout " "Node \"inst3\|inst2\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|datad " "Node \"inst3\|inst2\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datad " "Node \"inst20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|datac " "Node \"inst22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|combout " "Node \"inst22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst2\|inst20\|datab " "Node \"inst4\|inst2\|inst20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst2\|inst20\|combout " "Node \"inst4\|inst2\|inst20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|dataa " "Node \"inst20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|datac " "Node \"inst3\|inst2\|inst21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504058165 ""}  } { { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 248 656 720 296 "inst20" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 712 952 1016 760 "inst19" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 656 656 720 704 "inst23" "" } } } } { "DTrigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTrigger.bdf" { { 336 888 952 384 "inst21" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 504 656 720 552 "inst22" "" } } } } { "DTrigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTrigger.bdf" { { 256 888 952 304 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707504058165 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|datad  to: inst3\|inst2\|inst21~1\|combout " "From: inst19\|datad  to: inst3\|inst2\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504058172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datab  to: inst4\|inst2\|inst20\|combout " "From: inst22~0\|datab  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504058172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|dataa  to: inst4\|inst2\|inst20\|combout " "From: inst23\|dataa  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504058172 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1707504058172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707504058172 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707504058173 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707504058180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707504058605 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707504058607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707504058607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707504058608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707504058608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707504058609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707504058609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707504058609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707504058611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1707504058611 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707504058611 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1707504058615 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1707504058615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1707504058615 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1707504058616 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1707504058616 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1707504058616 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707504058635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707504059605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707504059746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707504059820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707504060126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707504060126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707504060493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Count10/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1707504060930 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707504060930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707504061183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1707504061183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707504061183 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1707504061244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707504061356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707504061653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707504061697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707504061916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707504062195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/Count10/output_files/Count10.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/Count10/output_files/Count10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707504062766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707504063131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 21:41:03 2024 " "Processing ended: Fri Feb 09 21:41:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707504063131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707504063131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707504063131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707504063131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707504066670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707504066671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 21:41:06 2024 " "Processing started: Fri Feb 09 21:41:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707504066671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707504066671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Count10 -c Count10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Count10 -c Count10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707504066671 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707504067323 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707504067341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707504067830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 21:41:07 2024 " "Processing ended: Fri Feb 09 21:41:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707504067830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707504067830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707504067830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707504067830 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707504068554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707504071264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 21:41:10 2024 " "Processing started: Fri Feb 09 21:41:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707504071264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707504071264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Count10 -c Count10 " "Command: quartus_sta Count10 -c Count10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707504071264 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1707504071385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707504071505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707504071505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707504071541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1707504071541 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1707504071714 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Count10.sdc " "Synopsys Design Constraints File file not found: 'Count10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1707504071765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1707504071765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name C C " "create_clock -period 1.000 -name C C" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071766 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071766 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst20~0\|combout " "Node \"inst20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|dataa " "Node \"inst19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst19\|combout " "Node \"inst19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|datac " "Node \"inst23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst23\|combout " "Node \"inst23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datac " "Node \"inst20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|datac " "Node \"inst3\|inst2\|inst21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|combout " "Node \"inst3\|inst2\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|dataa " "Node \"inst20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|dataa " "Node \"inst3\|inst2\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|dataa " "Node \"inst22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst22~0\|combout " "Node \"inst22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst2\|inst20\|datac " "Node \"inst4\|inst2\|inst20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst2\|inst20\|combout " "Node \"inst4\|inst2\|inst20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst20~0\|datab " "Node \"inst20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|inst2\|inst21~1\|datab " "Node \"inst3\|inst2\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707504071766 ""}  } { { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 248 656 720 296 "inst20" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 712 952 1016 760 "inst19" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 656 656 720 704 "inst23" "" } } } } { "DTrigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTrigger.bdf" { { 336 888 952 384 "inst21" "" } } } } { "Count10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/Count10.bdf" { { 504 656 720 552 "inst22" "" } } } } { "DTrigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Count10/DTrigger.bdf" { { 256 888 952 304 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1707504071766 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout " "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071768 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1707504071768 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1707504071768 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1707504071768 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1707504071769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1707504071789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1707504071836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1707504071836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.112 " "Worst-case setup slack is -12.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.112             -54.285 C  " "  -12.112             -54.285 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504071840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.756 " "Worst-case hold slack is -5.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756             -14.917 C  " "   -5.756             -14.917 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504071851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504071861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504071864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.047 " "Worst-case minimum pulse width slack is -5.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047            -107.685 C  " "   -5.047            -107.685 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504071870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504071870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1707504071933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1707504071980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1707504072429 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout " "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072483 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1707504072483 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1707504072483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1707504072489 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1707504072489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.317 " "Worst-case setup slack is -11.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.317             -50.747 C  " "  -11.317             -50.747 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.356 " "Worst-case hold slack is -5.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.356             -13.943 C  " "   -5.356             -13.943 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504072505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504072508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.775 " "Worst-case minimum pulse width slack is -4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775            -100.281 C  " "   -4.775            -100.281 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072514 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1707504072546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout " "From: inst19\|datab  to: inst3\|inst2\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst22~0\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072681 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout " "From: inst23\|datad  to: inst4\|inst2\|inst20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072681 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1707504072681 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1707504072681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1707504072682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1707504072682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.372 " "Worst-case setup slack is -5.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.372             -21.286 C  " "   -5.372             -21.286 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.515 " "Worst-case hold slack is -2.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.515              -6.302 C  " "   -2.515              -6.302 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504072694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1707504072700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.086 C  " "   -3.000             -38.086 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1707504072703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1707504072703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707504072991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1707504072991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707504073088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 21:41:13 2024 " "Processing ended: Fri Feb 09 21:41:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707504073088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707504073088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707504073088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707504073088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707504075218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707504075218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 21:41:15 2024 " "Processing started: Fri Feb 09 21:41:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707504075218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707504075218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Count10 -c Count10 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Count10 -c Count10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707504075218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10.vho D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076623 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Count10_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/ simulation " "Generated file Count10_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/Count10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1707504076651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707504076682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 21:41:16 2024 " "Processing ended: Fri Feb 09 21:41:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707504076682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707504076682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707504076682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707504076682 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707504077269 ""}
