#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Feb  6 16:47:19 2022
# Process ID: 9500
# Current directory: E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1
# Command line: vivado.exe -log parallel_ntt_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source parallel_ntt_0.tcl
# Log file: E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/parallel_ntt_0.vds
# Journal file: E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1\vivado.jou
#-----------------------------------------------------------
source parallel_ntt_0.tcl -notrace
Command: synth_design -top parallel_ntt_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10520 
WARNING: [Synth 8-2507] parameter declaration becomes local in parallel_ntt_v2_0_S_AXIS with formal parameter declaration list [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v:59]
WARNING: [Synth 8-2507] parameter declaration becomes local in parallel_ntt_v2_0_M_AXIS with formal parameter declaration list [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in parallel_ntt_v2_0 with formal parameter declaration list [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in parallel_ntt_v2_0 with formal parameter declaration list [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 738.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'parallel_ntt_0' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/synth/parallel_ntt_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'parallel_ntt_v2_0' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter PROCESSOR_NUM_WIDTH bound to: 2 - type: integer 
	Parameter NTT_POINTS_NUM bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parallel_ntt_v2_0_S_AXIS' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v:4]
	Parameter PROCESSOR_NUM_WIDTH bound to: 2 - type: integer 
	Parameter NTT_POINTS_NUM bound to: 1024 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 1024 - type: integer 
	Parameter bit_num bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v:89]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v:133]
INFO: [Synth 8-6155] done synthesizing module 'parallel_ntt_v2_0_S_AXIS' (1#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_S_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'parallel_ntt_v2_0_M_AXIS' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:4]
	Parameter PROCESSOR_NUM_WIDTH bound to: 2 - type: integer 
	Parameter NTT_POINTS_NUM bound to: 1024 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 1024 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 11 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:110]
WARNING: [Synth 8-6014] Unused sequential element mst_exec_state_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:106]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:107]
WARNING: [Synth 8-6014] Unused sequential element tx_done_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:197]
INFO: [Synth 8-6155] done synthesizing module 'parallel_ntt_v2_0_M_AXIS' (2#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0_M_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'parallel_NTT_top' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/parallel_NTT_top.v:22]
INFO: [Synth 8-6157] synthesizing module 'NTT_processor' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P0_twiddle_factors_LUT_hex.txt - type: string 
	Parameter PARAM_MOD bound to: -10239 - type: integer 
	Parameter CONFIG bound to: 2'b00 
	Parameter IDLE bound to: 2'b00 
	Parameter ADDR_READ bound to: 2'b01 
	Parameter ADDR_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:89]
INFO: [Synth 8-638] synthesizing module 'mult_gen_32x32' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/synth/mult_gen_32x32.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/synth/mult_gen_32x32.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/synth/mult_gen_32x32.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 63 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/synth/mult_gen_32x32.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_32x32' (8#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/synth/mult_gen_32x32.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'Barret_reduce' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:23]
	Parameter PARAM_R bound to: 33'b100000000000000000010011111111111 
	Parameter PARAM_K bound to: 32 - type: integer 
	Parameter PARAM_MOD bound to: -10239 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult_gen_64x33' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_64x33/synth/mult_gen_64x33.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_64x33/synth/mult_gen_64x33.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_64x33/synth/mult_gen_64x33.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 33 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 96 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_32x32/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_64x33/synth/mult_gen_64x33.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_64x33' (9#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mult_gen_64x33/synth/mult_gen_64x33.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'Barret_reduce' (10#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_dp' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_dp.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mem_dp' (11#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_dp.v:10]
INFO: [Synth 8-6157] synthesizing module 'mem_sp' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 257 - type: integer 
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P0_twiddle_factors_LUT_hex.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P0_twiddle_factors_LUT_hex.txt' is read successfully [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp' (12#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NTT_processor' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'NTT_processor__parameterized0' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P1_twiddle_factors_LUT_hex.txt - type: string 
	Parameter PARAM_MOD bound to: -10239 - type: integer 
	Parameter CONFIG bound to: 2'b01 
	Parameter IDLE bound to: 2'b00 
	Parameter ADDR_READ bound to: 2'b01 
	Parameter ADDR_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:89]
INFO: [Synth 8-6157] synthesizing module 'mem_sp__parameterized0' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 257 - type: integer 
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P1_twiddle_factors_LUT_hex.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P1_twiddle_factors_LUT_hex.txt' is read successfully [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp__parameterized0' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NTT_processor__parameterized0' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'NTT_processor__parameterized1' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P2_twiddle_factors_LUT_hex.txt - type: string 
	Parameter PARAM_MOD bound to: -10239 - type: integer 
	Parameter CONFIG bound to: 2'b10 
	Parameter IDLE bound to: 2'b00 
	Parameter ADDR_READ bound to: 2'b01 
	Parameter ADDR_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:89]
INFO: [Synth 8-6157] synthesizing module 'mem_sp__parameterized1' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 257 - type: integer 
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P2_twiddle_factors_LUT_hex.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P2_twiddle_factors_LUT_hex.txt' is read successfully [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp__parameterized1' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NTT_processor__parameterized1' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'NTT_processor__parameterized2' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P3_twiddle_factors_LUT_hex.txt - type: string 
	Parameter PARAM_MOD bound to: -10239 - type: integer 
	Parameter CONFIG bound to: 2'b11 
	Parameter IDLE bound to: 2'b00 
	Parameter ADDR_READ bound to: 2'b01 
	Parameter ADDR_WRITE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:89]
INFO: [Synth 8-6157] synthesizing module 'mem_sp__parameterized2' [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 257 - type: integer 
	Parameter FILE bound to: E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P3_twiddle_factors_LUT_hex.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/ip_repo/parallel_ntt_2.0/src/data/P3_twiddle_factors_LUT_hex.txt' is read successfully [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mem_sp__parameterized2' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/mem_sp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'NTT_processor__parameterized2' (13#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:22]
INFO: [Synth 8-226] default block is never used [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/parallel_NTT_top.v:181]
INFO: [Synth 8-226] default block is never used [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/parallel_NTT_top.v:242]
INFO: [Synth 8-6155] done synthesizing module 'parallel_NTT_top' (14#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/parallel_NTT_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'parallel_ntt_v2_0' (15#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/hdl/parallel_ntt_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'parallel_ntt_0' (16#1) [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/synth/parallel_ntt_0.v:57]
WARNING: [Synth 8-3331] design delay_line__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized14 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized14 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized12 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized8 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design parallel_ntt_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design parallel_ntt_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design parallel_ntt_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design parallel_ntt_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design parallel_ntt_v2_0_S_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 738.156 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 738.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 738.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/user_constrain.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock clk with 2 sources. [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/user_constrain.xdc:2]
Finished Parsing XDC File [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/user_constrain.xdc] for cell 'inst'
Parsing XDC File [E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.811 . Memory (MB): peak = 1740.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1740.672 ; gain = 1002.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1740.672 ; gain = 1002.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P0/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P0/Barret/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P1/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P1/Barret/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P2/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P2/Barret/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P3/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P3/Barret/mul32x32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P0/Barret/mul64x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P1/Barret/mul64x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P2/Barret/mul64x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/parallel_NTT_top_inst/P3/Barret/mul64x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst. (constraint file  {E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/dont_touch.xdc}, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1740.672 ; gain = 1002.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:369]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:1028]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'NTT_processor'
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dist" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:369]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:1028]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'NTT_processor__parameterized0'
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dist" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:369]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:1028]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'NTT_processor__parameterized1'
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dist" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:369]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/NTT_processor.v:1028]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'NTT_processor__parameterized2'
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "barret_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_wea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dist" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P0_extra_connect_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P1_extra_connect_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2_extra_connect_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P3_extra_connect_din_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P0_extra_connect_read_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P1_extra_connect_read_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P2_extra_connect_read_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P3_extra_connect_read_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
               ADDR_READ |                               10 |                               01
              ADDR_WRITE |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'NTT_processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
               ADDR_READ |                               10 |                               01
              ADDR_WRITE |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'NTT_processor__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
               ADDR_READ |                               10 |                               01
              ADDR_WRITE |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'NTT_processor__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
               ADDR_READ |                               10 |                               01
              ADDR_WRITE |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'NTT_processor__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1740.672 ; gain = 1002.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay1_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:99]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay2_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:100]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay3_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:101]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay4_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:102]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay5_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:103]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay6_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:104]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay7_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:105]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay8_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:106]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay9_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:107]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay10_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:108]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay11_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:109]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay12_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:110]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay13_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:111]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay14_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:112]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay15_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:113]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay16_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:114]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay17_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:115]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay1_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:99]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay2_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:100]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay3_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:101]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay4_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:102]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay5_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:103]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay6_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:104]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay7_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:105]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay8_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:106]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay9_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:107]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay10_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:108]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay11_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:109]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay12_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:110]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay13_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:111]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay14_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:112]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay15_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:113]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay16_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:114]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay17_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:115]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay1_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:99]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay2_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:100]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay3_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:101]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay4_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:102]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay5_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:103]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay6_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:104]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay7_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:105]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay8_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:106]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay9_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:107]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay10_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:108]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay11_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:109]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay12_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:110]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay13_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:111]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay14_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:112]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay15_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:113]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay16_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:114]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay17_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:115]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay1_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:99]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay2_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:100]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay3_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:101]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay4_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:102]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay5_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:103]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay6_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:104]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay7_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:105]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay8_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:106]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay9_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:107]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay10_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:108]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay11_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:109]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay12_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:110]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay13_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:111]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay14_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:112]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay15_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:113]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay16_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:114]
WARNING: [Synth 8-6014] Unused sequential element Barret/dout_valid_delay17_reg was removed.  [e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/src/Barret_reduce.v:115]
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_14_viv__parameterized1 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal data/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal data/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal data/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal data/mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (current_state_delay1_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay1_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay2_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay2_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay3_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay3_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay4_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay4_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay5_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay5_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay6_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay6_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay7_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay7_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay8_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay8_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay9_reg[1]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (current_state_delay9_reg[0]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[63]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[62]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[61]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[60]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[59]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[58]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[57]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[56]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[55]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[54]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[53]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[52]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[51]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[50]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[49]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[48]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[47]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[46]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[45]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[44]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[43]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[42]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[41]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[40]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[39]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[38]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[37]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[36]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[35]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[34]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay1_reg[33]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[63]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[62]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[61]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[60]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[59]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[58]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[57]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[56]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[55]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[54]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[53]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[52]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[51]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[50]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[49]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[48]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[47]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[46]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[45]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[44]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[43]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[42]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[41]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[40]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[39]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[38]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[37]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[36]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[35]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[34]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay2_reg[33]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[63]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[62]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[61]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[60]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[59]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[58]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[57]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[56]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[55]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[54]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[53]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[52]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[51]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[50]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[49]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[48]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[47]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[46]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[45]) is unused and will be removed from module NTT_processor.
WARNING: [Synth 8-3332] Sequential element (Barret/din_delay3_reg[44]) is unused and will be removed from module NTT_processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_32x32:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_32x32:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_32x32:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_32x32:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'mult_gen_64x33:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_gen_64x33:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1740.672 ; gain = 1002.516
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P0/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P0/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P1/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P1/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P2/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P2/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P3/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P3/i_0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 2356.773 ; gain = 1618.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 2469.707 ; gain = 1731.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |   112|
|2     |DSP_ALU           |    12|
|3     |DSP_ALU_1         |    52|
|4     |DSP_A_B_DATA      |    12|
|5     |DSP_A_B_DATA_1    |    16|
|6     |DSP_A_B_DATA_2    |    20|
|7     |DSP_A_B_DATA_3    |     8|
|8     |DSP_A_B_DATA_4    |     8|
|9     |DSP_C_DATA        |    64|
|10    |DSP_MULTIPLIER    |    48|
|11    |DSP_MULTIPLIER_1  |    16|
|12    |DSP_M_DATA        |    64|
|13    |DSP_OUTPUT        |    64|
|14    |DSP_PREADD        |    64|
|15    |DSP_PREADD_DATA   |    48|
|16    |DSP_PREADD_DATA_1 |    16|
|17    |LUT1              |   116|
|18    |LUT2              |   945|
|19    |LUT3              |   148|
|20    |LUT4              |   719|
|21    |LUT5              |   302|
|22    |LUT6              |   425|
|23    |RAMB18E2_4        |     1|
|24    |RAMB18E2_5        |     1|
|25    |RAMB18E2_6        |     1|
|26    |RAMB18E2_7        |     1|
|27    |RAMB36E2          |     4|
|28    |SRL16E            |  1013|
|29    |SRLC32E           |  1152|
|30    |FDRE              |  3432|
|31    |FDSE              |    68|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:52 . Memory (MB): peak = 2525.352 ; gain = 784.680
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2525.352 ; gain = 1787.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P0/twiddle_factor/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P1/twiddle_factor/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P2/twiddle_factor/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/parallel_NTT_top_inst/P3/twiddle_factor/mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 2526.988 ; gain = 1788.832
INFO: [Common 17-1381] The checkpoint 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/parallel_ntt_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.srcs/sources_1/ip/parallel_ntt_0/parallel_ntt_0.xci
INFO: [Coretcl 2-1174] Renamed 148 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.runs/parallel_ntt_0_synth_1/parallel_ntt_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file parallel_ntt_0_utilization_synth.rpt -pb parallel_ntt_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2526.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb  6 16:50:20 2022...
