Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  5 17:25:26 2023
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7381)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55437)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7381)
---------------------------
 There are 7381 register/latch pins with no clock driven by root clock pin: mainClk/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55437)
----------------------------------------------------
 There are 55437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.862        0.000                      0                   17        0.260        0.000                      0                   17        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.862        0.000                      0                   17        0.260        0.000                      0                   17        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.839ns (31.386%)  route 1.834ns (68.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.736     7.738    mainClk/clear
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.429    14.770    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/C
                         clock pessimism              0.295    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y79         FDRE (Setup_fdre_C_R)       -0.429    14.601    mainClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.839ns (31.386%)  route 1.834ns (68.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.736     7.738    mainClk/clear
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.429    14.770    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[2]/C
                         clock pessimism              0.295    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y79         FDRE (Setup_fdre_C_R)       -0.429    14.601    mainClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.839ns (31.386%)  route 1.834ns (68.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.736     7.738    mainClk/clear
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.429    14.770    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/C
                         clock pessimism              0.295    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y79         FDRE (Setup_fdre_C_R)       -0.429    14.601    mainClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.839ns (31.386%)  route 1.834ns (68.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.736     7.738    mainClk/clear
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.429    14.770    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
                         clock pessimism              0.295    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X15Y79         FDRE (Setup_fdre_C_R)       -0.429    14.601    mainClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.839ns (31.905%)  route 1.791ns (68.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.692     7.695    mainClk/clear
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.428    14.769    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[5]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y78         FDRE (Setup_fdre_C_R)       -0.429    14.577    mainClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.839ns (31.905%)  route 1.791ns (68.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.692     7.695    mainClk/clear
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.428    14.769    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y78         FDRE (Setup_fdre_C_R)       -0.429    14.577    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.839ns (31.905%)  route 1.791ns (68.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.692     7.695    mainClk/clear
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.428    14.769    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y78         FDRE (Setup_fdre_C_R)       -0.429    14.577    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.839ns (36.321%)  route 1.471ns (63.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.797     6.281    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.577 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.301     6.879    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.003 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.372     7.375    mainClk/clear
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.425    14.766    mainClk/boardclk
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X15Y76         FDRE (Setup_fdre_C_R)       -0.429    14.574    mainClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.839ns (36.412%)  route 1.465ns (63.588%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 f  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.800     6.284    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.580 r  mainClk/counter[7]_i_4/O
                         net (fo=2, routed)           0.665     7.245    mainClk/counter[7]_i_4_n_0
    SLICE_X15Y78         LUT2 (Prop_lut2_I0_O)        0.124     7.369 r  mainClk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.369    mainClk/p_0_in[6]
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.428    14.769    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)        0.029    15.035    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 mainClk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.867ns (37.175%)  route 1.465ns (62.825%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.544     5.065    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.419     5.484 f  mainClk/counter_reg[4]/Q
                         net (fo=4, routed)           0.800     6.284    mainClk/counter_reg[4]
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.296     6.580 r  mainClk/counter[7]_i_4/O
                         net (fo=2, routed)           0.665     7.245    mainClk/counter[7]_i_4_n_0
    SLICE_X15Y78         LUT3 (Prop_lut3_I1_O)        0.152     7.397 r  mainClk/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     7.397    mainClk/p_0_in[7]
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.428    14.769    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)        0.075    15.081    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.554     1.437    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mainClk/counter_reg[5]/Q
                         net (fo=3, routed)           0.166     1.745    mainClk/counter_reg[5]
    SLICE_X15Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  mainClk/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    mainClk/p_0_in[5]
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.949    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[5]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.092     1.529    mainClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mainClk/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.554     1.437    mainClk/boardclk
    SLICE_X15Y77         FDRE                                         r  mainClk/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mainClk/clk_reg/Q
                         net (fo=2, routed)           0.170     1.749    mainClk/clk
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  mainClk/clk_i_1/O
                         net (fo=1, routed)           0.000     1.794    mainClk/clk_i_1_n_0
    SLICE_X15Y77         FDRE                                         r  mainClk/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.820     1.948    mainClk/boardclk
    SLICE_X15Y77         FDRE                                         r  mainClk/clk_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X15Y77         FDRE (Hold_fdre_C_D)         0.091     1.528    mainClk/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.552     1.435    mainClk/boardclk
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  mainClk/counter_reg[0]/Q
                         net (fo=9, routed)           0.180     1.757    mainClk/counter_reg[0]
    SLICE_X15Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.802 r  mainClk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    mainClk/p_0_in[0]
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.818     1.946    mainClk/boardclk
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.091     1.526    mainClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.312%)  route 0.231ns (55.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.555     1.438    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mainClk/counter_reg[3]/Q
                         net (fo=5, routed)           0.231     1.810    mainClk/counter_reg[3]
    SLICE_X15Y79         LUT5 (Prop_lut5_I0_O)        0.043     1.853 r  mainClk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    mainClk/p_0_in[4]
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.950    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[4]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.107     1.545    mainClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.555     1.438    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mainClk/counter_reg[3]/Q
                         net (fo=5, routed)           0.231     1.810    mainClk/counter_reg[3]
    SLICE_X15Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  mainClk/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    mainClk/p_0_in[3]
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.950    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.092     1.530    mainClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.189ns (39.826%)  route 0.286ns (60.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.554     1.437    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.286     1.864    mainClk/counter_reg[6]
    SLICE_X15Y78         LUT3 (Prop_lut3_I0_O)        0.048     1.912 r  mainClk/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.912    mainClk/p_0_in[7]
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.949    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.107     1.544    mainClk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.185ns (38.434%)  route 0.296ns (61.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.555     1.438    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mainClk/counter_reg[1]/Q
                         net (fo=8, routed)           0.296     1.876    mainClk/counter_reg[1]
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.044     1.920 r  mainClk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    mainClk/p_0_in[2]
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.950    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.107     1.545    mainClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.443%)  route 0.286ns (60.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.554     1.437    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mainClk/counter_reg[6]/Q
                         net (fo=3, routed)           0.286     1.864    mainClk/counter_reg[6]
    SLICE_X15Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.909 r  mainClk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.909    mainClk/p_0_in[6]
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.949    mainClk/boardclk
    SLICE_X15Y78         FDRE                                         r  mainClk/counter_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.091     1.528    mainClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.562%)  route 0.296ns (61.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.555     1.438    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mainClk/counter_reg[1]/Q
                         net (fo=8, routed)           0.296     1.876    mainClk/counter_reg[1]
    SLICE_X15Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.921 r  mainClk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    mainClk/p_0_in[1]
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.822     1.950    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[1]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.091     1.529    mainClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 mainClk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.231ns (35.372%)  route 0.422ns (64.628%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.555     1.438    mainClk/boardclk
    SLICE_X15Y79         FDRE                                         r  mainClk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mainClk/counter_reg[3]/Q
                         net (fo=5, routed)           0.168     1.748    mainClk/counter_reg[3]
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  mainClk/counter[7]_i_3/O
                         net (fo=2, routed)           0.113     1.906    mainClk/counter[7]_i_3_n_0
    SLICE_X15Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.951 r  mainClk/counter[7]_i_1/O
                         net (fo=8, routed)           0.140     2.091    mainClk/clear
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.818     1.946    mainClk/boardclk
    SLICE_X15Y76         FDRE                                         r  mainClk/counter_reg[0]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X15Y76         FDRE (Hold_fdre_C_R)        -0.018     1.430    mainClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.661    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boardclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  boardclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y77   mainClk/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y76   mainClk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y79   mainClk/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y79   mainClk/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y79   mainClk/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y79   mainClk/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y78   mainClk/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y78   mainClk/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y78   mainClk/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77   mainClk/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77   mainClk/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   mainClk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   mainClk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77   mainClk/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y77   mainClk/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   mainClk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y76   mainClk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y79   mainClk/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         55453 Endpoints
Min Delay         55453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[2][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.896ns  (logic 3.002ns (6.541%)  route 42.894ns (93.459%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           1.625    45.896    registerFile0_out[15]
    SLICE_X15Y27         FDRE                                         r  registerFile_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[7][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.574ns  (logic 3.002ns (6.587%)  route 42.572ns (93.413%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           1.303    45.574    registerFile0_out[15]
    SLICE_X13Y27         FDRE                                         r  registerFile_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[4][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.529ns  (logic 3.002ns (6.594%)  route 42.527ns (93.406%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           1.258    45.529    registerFile0_out[15]
    SLICE_X15Y28         FDRE                                         r  registerFile_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[5][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.258ns  (logic 3.002ns (6.633%)  route 42.256ns (93.367%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           0.987    45.258    registerFile0_out[15]
    SLICE_X15Y30         FDRE                                         r  registerFile_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[3][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.210ns  (logic 3.002ns (6.640%)  route 42.208ns (93.360%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           0.939    45.210    registerFile0_out[15]
    SLICE_X15Y29         FDRE                                         r  registerFile_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.755ns  (logic 3.002ns (6.708%)  route 41.753ns (93.292%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           0.484    44.755    registerFile0_out[15]
    SLICE_X13Y31         FDRE                                         r  registerFile_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[6][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.623ns  (logic 3.002ns (6.727%)  route 41.621ns (93.273%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           0.352    44.623    registerFile0_out[15]
    SLICE_X15Y31         FDRE                                         r  registerFile_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            registerFile_reg[1][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.271ns  (logic 3.002ns (6.781%)  route 41.269ns (93.219%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       24.407    34.454    ram_reg_r2_3200_3263_15_15/DPRA2
    SLICE_X60Y17         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.302    34.756 r  ram_reg_r2_3200_3263_15_15/DP/O
                         net (fo=1, routed)           3.882    38.638    ram_reg_r2_3200_3263_15_15_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.124    38.762 r  registerFile[0][15]_i_73/O
                         net (fo=1, routed)           0.000    38.762    registerFile[0][15]_i_73_n_0
    SLICE_X57Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    39.000 r  registerFile_reg[0][15]_i_41/O
                         net (fo=1, routed)           0.000    39.000    registerFile_reg[0][15]_i_41_n_0
    SLICE_X57Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    39.104 r  registerFile_reg[0][15]_i_25/O
                         net (fo=1, routed)           2.640    41.744    registerFile_reg[0][15]_i_25_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I0_O)        0.316    42.060 r  registerFile[0][15]_i_21/O
                         net (fo=1, routed)           0.855    42.915    p_2_out[15]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    43.039 r  registerFile[0][15]_i_10/O
                         net (fo=1, routed)           1.108    44.147    alu/registerFile_reg[1][15]
    SLICE_X15Y32         LUT6 (Prop_lut6_I3_O)        0.124    44.271 r  alu/registerFile[0][15]_i_2/O
                         net (fo=8, routed)           0.000    44.271    registerFile0_out[15]
    SLICE_X15Y32         FDRE                                         r  registerFile_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r2_2496_2559_15_15/DP/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.987ns  (logic 1.972ns (4.587%)  route 41.015ns (95.413%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       23.233    33.281    p_1_in[2]
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.302    33.583 r  ram_reg_r2_0_63_15_15_i_3/O
                         net (fo=192, routed)         9.404    42.987    ram_reg_r2_2496_2559_15_15/A2
    SLICE_X30Y122        RAMD64E                                      r  ram_reg_r2_2496_2559_15_15/DP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionRegister_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg_r2_2496_2559_15_15/SP/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.987ns  (logic 1.972ns (4.587%)  route 41.015ns (95.413%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT2=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE                         0.000     0.000 r  instructionRegister_reg[2]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instructionRegister_reg[2]/Q
                         net (fo=36, routed)          4.000     4.456    alu/Q[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.580 r  alu/ram_reg_r1_0_63_0_2_i_40/O
                         net (fo=1, routed)           0.000     4.580    alu/ram_reg_r1_0_63_0_2_i_40_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.825 r  alu/ram_reg_r1_0_63_0_2_i_10/O
                         net (fo=1058, routed)        4.378     9.202    alu_n_36
    SLICE_X9Y33          LUT2 (Prop_lut2_I1_O)        0.298     9.500 r  ram_reg_r2_0_63_0_2_i_16/O
                         net (fo=1, routed)           0.000     9.500    ram_reg_r2_0_63_0_2_i_16_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.047 r  ram_reg_r2_0_63_0_2_i_2/O[2]
                         net (fo=1054, routed)       23.233    33.281    p_1_in[2]
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.302    33.583 r  ram_reg_r2_0_63_15_15_i_3/O
                         net (fo=192, routed)         9.404    42.987    ram_reg_r2_2496_2559_15_15/A2
    SLICE_X30Y122        RAMD64E                                      r  ram_reg_r2_2496_2559_15_15/SP/WADR2
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 setFlagBits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE                         0.000     0.000 r  setFlagBits_reg[0]/C
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  setFlagBits_reg[0]/Q
                         net (fo=1, routed)           0.054     0.195    alu/currentFlags_reg[4]_0[0]
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.240 r  alu/currentFlags[0]_i_1/O
                         net (fo=1, routed)           0.000     0.240    alu/currentFlags[0]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  alu/currentFlags_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE                         0.000     0.000 r  alu/currentFlags_reg[0]/C
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[0]/Q
                         net (fo=2, routed)           0.127     0.268    currentFlags[0]
    SLICE_X37Y41         FDRE                                         r  flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.657%)  route 0.206ns (59.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  alu/currentFlags_reg[1]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[1]/Q
                         net (fo=2, routed)           0.206     0.347    currentFlags[1]
    SLICE_X37Y41         FDRE                                         r  flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  alu/currentFlags_reg[2]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[2]/Q
                         net (fo=2, routed)           0.185     0.326    alu/currentFlags[2]
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.371 r  alu/currentFlags[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    alu/currentFlags[2]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  alu/currentFlags_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.555%)  route 0.245ns (63.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE                         0.000     0.000 r  alu/currentFlags_reg[3]/C
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[3]/Q
                         net (fo=2, routed)           0.245     0.386    currentFlags[3]
    SLICE_X36Y41         FDRE                                         r  flags_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ucode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ucode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  ucode_reg[2]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ucode_reg[2]/Q
                         net (fo=28, routed)          0.209     0.350    ucode[2]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  ucode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    ucode[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  ucode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.563%)  route 0.222ns (54.437%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE                         0.000     0.000 r  alu/currentFlags_reg[3]/C
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[3]/Q
                         net (fo=2, routed)           0.222     0.363    alu/currentFlags[3]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.408 r  alu/currentFlags[3]_i_1/O
                         net (fo=1, routed)           0.000     0.408    alu/currentFlags[3]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  alu/currentFlags_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu/currentFlags_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE                         0.000     0.000 r  alu/currentFlags_reg[1]/C
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[1]/Q
                         net (fo=2, routed)           0.233     0.374    alu/currentFlags[1]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.419 r  alu/currentFlags[1]_i_1/O
                         net (fo=1, routed)           0.000     0.419    alu/currentFlags[1]_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  alu/currentFlags_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.538%)  route 0.279ns (66.462%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  alu/currentFlags_reg[2]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[2]/Q
                         net (fo=2, routed)           0.279     0.420    currentFlags[2]
    SLICE_X36Y41         FDRE                                         r  flags_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/currentFlags_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            flags_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.109%)  route 0.285ns (66.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  alu/currentFlags_reg[4]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alu/currentFlags_reg[4]/Q
                         net (fo=4, routed)           0.285     0.426    currentFlags[4]
    SLICE_X36Y41         FDRE                                         r  flags_reg[4]/D
  -------------------------------------------------------------------    -------------------





