--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml schemat.twx schemat.ncd -o schemat.twr schemat.pcf

Design file:              schemat.ncd
Physical constraint file: schemat.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6526 paths analyzed, 881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.901ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_32/znak_3 (SLICE_X51Y9.F1), 223 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_32/i_2 (FF)
  Destination:          XLXI_32/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.901ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_32/i_2 to XLXI_32/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.YQ       Tcko                  0.587   XLXI_32/i<3>
                                                       XLXI_32/i_2
    SLICE_X50Y9.G1       net (fanout=6)        0.780   XLXI_32/i<2>
    SLICE_X50Y9.Y        Tilo                  0.759   XLXI_32/znak_1_mux0048
                                                       XLXI_32/i_and000011
    SLICE_X64Y17.F1      net (fanout=49)       2.102   XLXI_32/N25
    SLICE_X64Y17.X       Tilo                  0.759   XLXI_32/znak_1_mux0039
                                                       XLXI_32/znak_1_mux00391
    SLICE_X61Y1.F4       net (fanout=2)        1.502   XLXI_32/znak_1_mux0039
    SLICE_X61Y1.F5       Tif5                  0.875   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_1_mux0000_112
                                                       XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FX       Tinbfx                0.463   XLXI_32/Mmux_znak_3_mux0000_9_f51
                                                       XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FX       Tinbfx                0.364   XLXI_32/Mmux_znak_3_mux0000_9_f5
                                                       XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.FXINA    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.Y        Tif6y                 0.521   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.F1       net (fanout=1)        1.352   XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.CLK      Tfck                  0.837   XLXI_32/znak<3>
                                                       XLXI_32/j<5>1
                                                       XLXI_32/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.901ns (5.165ns logic, 5.736ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_32/i_3 (FF)
  Destination:          XLXI_32/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.663ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_32/i_3 to XLXI_32/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.XQ       Tcko                  0.591   XLXI_32/i<3>
                                                       XLXI_32/i_3
    SLICE_X50Y9.G4       net (fanout=6)        0.538   XLXI_32/i<3>
    SLICE_X50Y9.Y        Tilo                  0.759   XLXI_32/znak_1_mux0048
                                                       XLXI_32/i_and000011
    SLICE_X64Y17.F1      net (fanout=49)       2.102   XLXI_32/N25
    SLICE_X64Y17.X       Tilo                  0.759   XLXI_32/znak_1_mux0039
                                                       XLXI_32/znak_1_mux00391
    SLICE_X61Y1.F4       net (fanout=2)        1.502   XLXI_32/znak_1_mux0039
    SLICE_X61Y1.F5       Tif5                  0.875   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_1_mux0000_112
                                                       XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FX       Tinbfx                0.463   XLXI_32/Mmux_znak_3_mux0000_9_f51
                                                       XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FX       Tinbfx                0.364   XLXI_32/Mmux_znak_3_mux0000_9_f5
                                                       XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.FXINA    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.Y        Tif6y                 0.521   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.F1       net (fanout=1)        1.352   XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.CLK      Tfck                  0.837   XLXI_32/znak<3>
                                                       XLXI_32/j<5>1
                                                       XLXI_32/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.663ns (5.169ns logic, 5.494ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_32/i_4 (FF)
  Destination:          XLXI_32/znak_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.628ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_32/i_4 to XLXI_32/znak_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y8.XQ       Tcko                  0.591   XLXI_32/i<4>
                                                       XLXI_32/i_4
    SLICE_X50Y9.G2       net (fanout=3)        0.503   XLXI_32/i<4>
    SLICE_X50Y9.Y        Tilo                  0.759   XLXI_32/znak_1_mux0048
                                                       XLXI_32/i_and000011
    SLICE_X64Y17.F1      net (fanout=49)       2.102   XLXI_32/N25
    SLICE_X64Y17.X       Tilo                  0.759   XLXI_32/znak_1_mux0039
                                                       XLXI_32/znak_1_mux00391
    SLICE_X61Y1.F4       net (fanout=2)        1.502   XLXI_32/znak_1_mux0039
    SLICE_X61Y1.F5       Tif5                  0.875   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_1_mux0000_112
                                                       XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_10_f5
    SLICE_X61Y0.FX       Tinbfx                0.463   XLXI_32/Mmux_znak_3_mux0000_9_f51
                                                       XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FXINB    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_8_f6
    SLICE_X60Y1.FX       Tinbfx                0.364   XLXI_32/Mmux_znak_3_mux0000_9_f5
                                                       XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.FXINA    net (fanout=1)        0.000   XLXI_32/Mmux_znak_3_mux0000_6_f7
    SLICE_X61Y1.Y        Tif6y                 0.521   XLXI_32/Mmux_znak_3_mux0000_5_f8
                                                       XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.F1       net (fanout=1)        1.352   XLXI_32/Mmux_znak_3_mux0000_5_f8
    SLICE_X51Y9.CLK      Tfck                  0.837   XLXI_32/znak<3>
                                                       XLXI_32/j<5>1
                                                       XLXI_32/znak_3
    -------------------------------------------------  ---------------------------
    Total                                     10.628ns (5.169ns logic, 5.459ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_4 (SLICE_X52Y62.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.494ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y63.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X51Y63.G2      net (fanout=4)        1.056   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y62.SR      net (fanout=8)        2.323   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y62.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     10.494ns (4.427ns logic, 6.067ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.131ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X51Y63.G3      net (fanout=9)        0.697   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y62.SR      net (fanout=8)        2.323   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y62.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (4.423ns logic, 5.708ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.072ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/iLineNo_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X51Y63.G1      net (fanout=8)        0.638   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y62.SR      net (fanout=8)        2.323   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y62.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<4>
                                                       XLXI_2/I_ModeCtrl/iLineNo_4
    -------------------------------------------------  ---------------------------
    Total                                     10.072ns (4.423ns logic, 5.649ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/iLineNo_0 (SLICE_X52Y71.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.395ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y63.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X51Y63.G2      net (fanout=4)        1.056   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y71.SR      net (fanout=8)        2.224   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y71.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                     10.395ns (4.427ns logic, 5.968ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.032ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X51Y63.G3      net (fanout=9)        0.697   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y71.SR      net (fanout=8)        2.224   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y71.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                     10.032ns (4.423ns logic, 5.609ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/iLineNo_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.973ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 0.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/iLineNo_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X51Y63.G1      net (fanout=8)        0.638   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X51Y63.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X51Y63.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X51Y63.X       Tilo                  0.704   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X52Y63.G2      net (fanout=2)        0.448   XLXI_2/I_ModeCtrl/N5
    SLICE_X52Y63.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X64Y88.F1      net (fanout=19)       2.217   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X64Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X52Y71.SR      net (fanout=8)        2.224   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X52Y71.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/iLineNo<0>
                                                       XLXI_2/I_ModeCtrl/iLineNo_0
    -------------------------------------------------  ---------------------------
    Total                                      9.973ns (4.423ns logic, 5.550ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_32/j_0 (SLICE_X52Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_32/j_0 (FF)
  Destination:          XLXI_32/j_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_32/j_0 to XLXI_32/j_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y2.XQ       Tcko                  0.474   XLXI_32/j<0>
                                                       XLXI_32/j_0
    SLICE_X52Y2.BX       net (fanout=38)       0.430   XLXI_32/j<0>
    SLICE_X52Y2.CLK      Tckdi       (-Th)    -0.134   XLXI_32/j<0>
                                                       XLXI_32/j_0
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.608ns logic, 0.430ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_149/Mshreg_O/SRL16E (SLICE_X52Y54.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/I_ModeCtrl/cntX_2 (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_149/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.011 - 0.004)
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/I_ModeCtrl/cntX_2 to XLXI_2/XLXI_115/XLXI_149/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y59.XQ      Tcko                  0.473   XLXI_2/I_ModeCtrl/cntX<2>
                                                       XLXI_2/I_ModeCtrl/cntX_2
    SLICE_X52Y54.BY      net (fanout=8)        0.728   XLXI_2/I_ModeCtrl/cntX<2>
    SLICE_X52Y54.CLK     Tdh         (-Th)     0.127   XLXI_2/XLXI_115/XLXI_149/O
                                                       XLXI_2/XLXI_115/XLXI_149/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.346ns logic, 0.728ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_32/statek_y_0 (SLICE_X65Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_32/statek_y_0 (FF)
  Destination:          XLXI_32/statek_y_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         zegar_BUFGP rising at 20.000ns
  Destination Clock:    zegar_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_32/statek_y_0 to XLXI_32/statek_y_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y36.XQ      Tcko                  0.473   XLXI_32/statek_y<0>
                                                       XLXI_32/statek_y_0
    SLICE_X65Y36.BX      net (fanout=40)       0.504   XLXI_32/statek_y<0>
    SLICE_X65Y36.CLK     Tckdi       (-Th)    -0.093   XLXI_32/statek_y<0>
                                                       XLXI_32/statek_y_0
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.566ns logic, 0.504ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "zegar_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: zegar_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock zegar
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
zegar          |   10.901|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6526 paths, 0 nets, and 1690 connections

Design statistics:
   Minimum period:  10.901ns{1}   (Maximum frequency:  91.735MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 17:56:08 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



