library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity counter_tb is 
end counter_tb;


architecture Stimulus of counter_tb is 
	signal clk_tb,start_tb,reset_tb,count_tb : std_logic;
begin
	uut: entity work.CounterUp(Behavioral)
		port map (clk  <=clk_tb,
					 start<=start_tb,
					 reset<=reset_tb,
					 count<=count_tb);
	
	Syncronous_process:process
	
	begin 
		
		clk_tb<='1';
		wait 20 ns;
		clk_tb<='0';
		wait 20 ns;
		
	end process;
	
	Asyncronous_process:process
	
	begin 
		
		start_tb<='1';
		reset<='0';
		wait 40 ns;
		
		start_tb<='1';
		reset<='0';
		wait 40 ns;
		
		start_tb<='1';
		reset<='0';
		wait 40 ns;
		
		start_tb<='1';
		reset<='0';
		wait 40 ns;
				start_tb<='1';
		reset<='0';
		wait 40 ns;
		
		start_tb<='1';
		reset<='1';
		wait 40 ns ;
		
		start_tb<='0';
		reset<='1';
		wait 40 ns ;
		
		start_tb<='0';
		reset<='0';
		wait 40 ns;
		
		
		
	end process;
	

	
end Stimulus;