"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/tmr_sem_v1_0_5
"C:\Program Files\ModelSim\win64/vmap" tmr_sem_v1_0_5 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/tmr_sem_v1_0_5
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work tmr_sem_v1_0_5 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/tmr_sem_v1_0_5/.cxl.vhdl.tmr_sem_v1_0_5.tmr_sem_v1_0_5.nt64.cmf
