<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/x86/gc/shenandoah/c1/shenandoahBarrierSetC1_x86.cpp</title>
    <link rel="stylesheet" href="../../../../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 2018, 2019, Red Hat, Inc. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;c1/c1_LIRAssembler.hpp&quot;
 27 #include &quot;c1/c1_MacroAssembler.hpp&quot;
 28 #include &quot;gc/shenandoah/shenandoahBarrierSet.hpp&quot;
 29 #include &quot;gc/shenandoah/shenandoahBarrierSetAssembler.hpp&quot;
 30 #include &quot;gc/shenandoah/c1/shenandoahBarrierSetC1.hpp&quot;
 31 
 32 #define __ masm-&gt;masm()-&gt;
 33 
 34 void LIR_OpShenandoahCompareAndSwap::emit_code(LIR_Assembler* masm) {
 35   NOT_LP64(assert(_addr-&gt;is_single_cpu(), &quot;must be single&quot;);)
 36   Register addr = _addr-&gt;is_single_cpu() ? _addr-&gt;as_register() : _addr-&gt;as_register_lo();
 37   Register newval = _new_value-&gt;as_register();
 38   Register cmpval = _cmp_value-&gt;as_register();
 39   Register tmp1 = _tmp1-&gt;as_register();
 40   Register tmp2 = _tmp2-&gt;as_register();
 41   Register result = result_opr()-&gt;as_register();
 42   assert(cmpval == rax, &quot;wrong register&quot;);
 43   assert(newval != NULL, &quot;new val must be register&quot;);
 44   assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
 45   assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
 46   assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
 47 
 48   // Apply storeval barrier to newval.
 49   ShenandoahBarrierSet::assembler()-&gt;storeval_barrier(masm-&gt;masm(), newval, tmp1);
 50 
 51 #ifdef _LP64
 52   if (UseCompressedOops) {
 53     __ encode_heap_oop(cmpval);
 54     __ mov(rscratch1, newval);
 55     __ encode_heap_oop(rscratch1);
 56     newval = rscratch1;
 57   }
 58 #endif
 59 
 60   ShenandoahBarrierSet::assembler()-&gt;cmpxchg_oop(masm-&gt;masm(), result, Address(addr, 0), cmpval, newval, false, tmp1, tmp2);
 61 }
 62 
 63 #undef __
 64 
 65 #ifdef ASSERT
 66 #define __ gen-&gt;lir(__FILE__, __LINE__)-&gt;
 67 #else
 68 #define __ gen-&gt;lir()-&gt;
 69 #endif
 70 
 71 LIR_Opr ShenandoahBarrierSetC1::atomic_cmpxchg_at_resolved(LIRAccess&amp; access, LIRItem&amp; cmp_value, LIRItem&amp; new_value) {
 72 
 73   if (access.is_oop()) {
 74     LIRGenerator* gen = access.gen();
 75     if (ShenandoahSATBBarrier) {
 76       pre_barrier(gen, access.access_emit_info(), access.decorators(), access.resolved_addr(),
 77                   LIR_OprFact::illegalOpr /* pre_val */);
 78     }
 79     if (ShenandoahCASBarrier) {
 80       cmp_value.load_item_force(FrameMap::rax_oop_opr);
 81       new_value.load_item();
 82 
 83       LIR_Opr t1 = gen-&gt;new_register(T_OBJECT);
 84       LIR_Opr t2 = gen-&gt;new_register(T_OBJECT);
 85       LIR_Opr addr = access.resolved_addr()-&gt;as_address_ptr()-&gt;base();
 86       LIR_Opr result = gen-&gt;new_register(T_INT);
 87 
 88       __ append(new LIR_OpShenandoahCompareAndSwap(addr, cmp_value.result(), new_value.result(), t1, t2, result));
 89       return result;
 90     }
 91   }
 92   return BarrierSetC1::atomic_cmpxchg_at_resolved(access, cmp_value, new_value);
 93 }
 94 
 95 LIR_Opr ShenandoahBarrierSetC1::atomic_xchg_at_resolved(LIRAccess&amp; access, LIRItem&amp; value) {
 96   LIRGenerator* gen = access.gen();
 97   BasicType type = access.type();
 98 
 99   LIR_Opr result = gen-&gt;new_register(type);
100   value.load_item();
101   LIR_Opr value_opr = value.result();
102 
103   if (access.is_oop()) {
104     value_opr = storeval_barrier(access.gen(), value_opr, access.access_emit_info(), access.decorators());
105   }
106 
107   // Because we want a 2-arg form of xchg and xadd
108   __ move(value_opr, result);
109 
110   assert(type == T_INT || is_reference_type(type) LP64_ONLY( || type == T_LONG ), &quot;unexpected type&quot;);
111   __ xchg(access.resolved_addr(), result, result, LIR_OprFact::illegalOpr);
112 
113   if (access.is_oop()) {
114     result = load_reference_barrier(access.gen(), result, LIR_OprFact::addressConst(0), false);
115     LIR_Opr tmp = gen-&gt;new_register(type);
116     __ move(result, tmp);
117     result = tmp;
118     if (ShenandoahSATBBarrier) {
119       pre_barrier(access.gen(), access.access_emit_info(), access.decorators(), LIR_OprFact::illegalOpr,
120                   result /* pre_val */);
121     }
122   }
123 
124   return result;
125 }
    </pre>
  </body>
</html>