Running: xsim.dir/tb_fpga_Single_Cycle_SoC_behav/xsimk.exe -simmode gui -wdb tb_fpga_Single_Cycle_SoC_behav.wdb -simrunnum 0 -socket 50520
Design successfully loaded
Design Loading Memory Usage: 5316 KB (Peak: 5316 KB)
Design Loading CPU Usage: 46 ms
Simulation completed
Simulation Memory Usage: 6224 KB (Peak: 6224 KB)
Simulation CPU Usage: 46 ms
