{"Source Block": ["oh/elink/hdl/erx_io.v@282:292@HdlIdDef", "     end\n\n//#############\n//# GPIO mode inputs\n//#############\nreg [8:0] datain_reg;\nreg [8:0] ecfg_rx_datain;\n\n   always @ (posedge rx_lclk_div4) \n     begin\n      datain_reg[8]       <= rx_frame_par[0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[287, "reg [8:0] datain_reg;\n"]], "Add": []}}