#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 17 14:30:27 2024
# Process ID: 6210
# Current directory: /home/casager/repos/verilog-ethernet/example/Arty/fpga
# Command line: vivado
# Log file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/vivado.log
# Journal file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/vivado.jou
# Running On: falcon, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 24, Host memory: 33318 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Cannot send datagram packet to /0.0.0.255
OSError: [Errno 101] Network is unreachable
  File "chipscopy/tcf/services/local/LocatorService.py", line 705, in __sendDatagramPacket


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-23:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B7CEE4A
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.dcp to /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 16
[Thu Oct 17 16:45:02 2024] Launched synth_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8491.062 ; gain = 0.000 ; free physical = 21341 ; free virtual = 29161
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Inserting timing constraints for mii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9282.371 ; gain = 0.000 ; free physical = 20810 ; free virtual = 28637
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 9419.434 ; gain = 1200.652 ; free physical = 20629 ; free virtual = 28474
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_int ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {core_inst/rx_fifo_udp_payload_axis_tdata[0]} {core_inst/rx_fifo_udp_payload_axis_tdata[1]} {core_inst/rx_fifo_udp_payload_axis_tdata[2]} {core_inst/rx_fifo_udp_payload_axis_tdata[3]} {core_inst/rx_fifo_udp_payload_axis_tdata[4]} {core_inst/rx_fifo_udp_payload_axis_tdata[5]} {core_inst/rx_fifo_udp_payload_axis_tdata[6]} {core_inst/rx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {core_inst/tx_fifo_udp_payload_axis_tdata[0]} {core_inst/tx_fifo_udp_payload_axis_tdata[1]} {core_inst/tx_fifo_udp_payload_axis_tdata[2]} {core_inst/tx_fifo_udp_payload_axis_tdata[3]} {core_inst/tx_fifo_udp_payload_axis_tdata[4]} {core_inst/tx_fifo_udp_payload_axis_tdata[5]} {core_inst/tx_fifo_udp_payload_axis_tdata[6]} {core_inst/tx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tvalid ]]
set_property target_constrs_file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28482
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28482
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28481
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28481
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28481
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28482
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20627 ; free virtual = 28482
[Thu Oct 17 16:47:23 2024] Launched impl_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20135 ; free virtual = 27992
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20465 ; free virtual = 28435
INFO: [Netlist 29-17] Analyzing 369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20461 ; free virtual = 28431
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28429
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28429
Read PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
Read Physdb Files: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
Restored from archive | CPU: 0.250000 secs | Memory: 9.560936 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9419.434 ; gain = 0.000 ; free physical = 20459 ; free virtual = 28430
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 72 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 25 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp with file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.dcp
launch_runs synth_1 -jobs 16
[Thu Oct 17 16:55:31 2024] Launched synth_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9708.457 ; gain = 0.000 ; free physical = 20255 ; free virtual = 28207
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Inserting timing constraints for mii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9785.809 ; gain = 0.000 ; free physical = 20230 ; free virtual = 28182
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 19 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_int ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {core_inst/rx_fifo_udp_payload_axis_tdata[0]} {core_inst/rx_fifo_udp_payload_axis_tdata[1]} {core_inst/rx_fifo_udp_payload_axis_tdata[2]} {core_inst/rx_fifo_udp_payload_axis_tdata[3]} {core_inst/rx_fifo_udp_payload_axis_tdata[4]} {core_inst/rx_fifo_udp_payload_axis_tdata[5]} {core_inst/rx_fifo_udp_payload_axis_tdata[6]} {core_inst/rx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {core_inst/tx_fifo_udp_payload_axis_tdata[0]} {core_inst/tx_fifo_udp_payload_axis_tdata[1]} {core_inst/tx_fifo_udp_payload_axis_tdata[2]} {core_inst/tx_fifo_udp_payload_axis_tdata[3]} {core_inst/tx_fifo_udp_payload_axis_tdata[4]} {core_inst/tx_fifo_udp_payload_axis_tdata[5]} {core_inst/tx_fifo_udp_payload_axis_tdata[6]} {core_inst/tx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tvalid ]]
save_constraints
launch_runs impl_1 -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20215 ; free virtual = 28130
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20215 ; free virtual = 28130
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20215 ; free virtual = 28130
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20210 ; free virtual = 28126
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20210 ; free virtual = 28126
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20209 ; free virtual = 28125
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9853.832 ; gain = 0.000 ; free physical = 20209 ; free virtual = 28125
[Thu Oct 17 16:59:27 2024] Launched impl_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct 17 17:03:03 2024] Launched impl_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:07:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:07:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:07:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:07:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:07:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:07:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:08:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:08:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:08:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:08:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:09:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:09:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:10:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:10:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:11:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:11:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp with file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.dcp
launch_runs synth_1 -jobs 16
[Thu Oct 17 17:13:55 2024] Launched synth_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp with file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.dcp
launch_runs synth_1 -jobs 16
[Thu Oct 17 17:17:32 2024] Launched synth_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20137 ; free virtual = 28089
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:34]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:40]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:49]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:58]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:103]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga.xdc]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Inserting timing constraints for mii_phy_if instance core_inst/eth_mac_inst/eth_mac_1g_mii_inst/mii_phy_if_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_inst
Finished Sourcing Tcl File [/home/casager/repos/verilog-ethernet/example/Arty/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_int ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {core_inst/rx_fifo_udp_payload_axis_tdata[0]} {core_inst/rx_fifo_udp_payload_axis_tdata[1]} {core_inst/rx_fifo_udp_payload_axis_tdata[2]} {core_inst/rx_fifo_udp_payload_axis_tdata[3]} {core_inst/rx_fifo_udp_payload_axis_tdata[4]} {core_inst/rx_fifo_udp_payload_axis_tdata[5]} {core_inst/rx_fifo_udp_payload_axis_tdata[6]} {core_inst/rx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {core_inst/rx_udp_payload_axis_tdata[0]} {core_inst/rx_udp_payload_axis_tdata[1]} {core_inst/rx_udp_payload_axis_tdata[2]} {core_inst/rx_udp_payload_axis_tdata[3]} {core_inst/rx_udp_payload_axis_tdata[4]} {core_inst/rx_udp_payload_axis_tdata[5]} {core_inst/rx_udp_payload_axis_tdata[6]} {core_inst/rx_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {core_inst/tx_fifo_udp_payload_axis_tdata[0]} {core_inst/tx_fifo_udp_payload_axis_tdata[1]} {core_inst/tx_fifo_udp_payload_axis_tdata[2]} {core_inst/tx_fifo_udp_payload_axis_tdata[3]} {core_inst/tx_fifo_udp_payload_axis_tdata[4]} {core_inst/tx_fifo_udp_payload_axis_tdata[5]} {core_inst/tx_fifo_udp_payload_axis_tdata[6]} {core_inst/tx_fifo_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {core_inst/tx_udp_payload_axis_tdata[0]} {core_inst/tx_udp_payload_axis_tdata[1]} {core_inst/tx_udp_payload_axis_tdata[2]} {core_inst/tx_udp_payload_axis_tdata[3]} {core_inst/tx_udp_payload_axis_tdata[4]} {core_inst/tx_udp_payload_axis_tdata[5]} {core_inst/tx_udp_payload_axis_tdata[6]} {core_inst/tx_udp_payload_axis_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list core_inst/rx_fifo_udp_payload_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list core_inst/rx_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list core_inst/rx_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list core_inst/rx_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list core_inst/rx_udp_payload_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list core_inst/tx_fifo_udp_payload_axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list core_inst/tx_udp_payload_axis_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list core_inst/tx_udp_payload_axis_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list core_inst/tx_udp_payload_axis_tuser ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list core_inst/tx_udp_payload_axis_tvalid ]]
save_constraints
launch_runs impl_1 -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20112 ; free virtual = 28064
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20112 ; free virtual = 28064
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20112 ; free virtual = 28064
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20108 ; free virtual = 28060
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20108 ; free virtual = 28060
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20108 ; free virtual = 28060
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20108 ; free virtual = 28060
[Thu Oct 17 17:20:17 2024] Launched impl_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20080 ; free virtual = 28066
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Read PlaceDB: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Read Physdb Files: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.28 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
Restored from archive | CPU: 0.300000 secs | Memory: 10.649994 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.28 . Memory (MB): peak = 10067.938 ; gain = 0.000 ; free physical = 20077 ; free virtual = 28063
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct 17 17:24:47 2024] Launched impl_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/runme.log
set_property PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {core_inst/rx_udp_payload_axis_tdata} {core_inst/rx_udp_payload_axis_tlast} {core_inst/rx_udp_payload_axis_tready} {core_inst/rx_udp_payload_axis_tuser} {core_inst/rx_udp_payload_axis_tvalid} {core_inst/tx_udp_payload_axis_tdata} {core_inst/tx_udp_payload_axis_tlast} {core_inst/tx_udp_payload_axis_tready} {core_inst/tx_udp_payload_axis_tuser} {core_inst/tx_udp_payload_axis_tvalid} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:25:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:25:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:25:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:25:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:25:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:25:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:26:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:26:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:27:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:27:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:28:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:28:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:28:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:28:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:28:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:28:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:28:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:28:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:28:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:28:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga.ltx} [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:30:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:30:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:31:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:31:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:31:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:31:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Oct-17 17:34:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Oct-17 17:34:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp with file /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/fpga.dcp
launch_runs synth_1 -jobs 16
[Thu Oct 17 17:34:48 2024] Launched synth_1...
Run output will be captured here: /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/synth_1/runme.log
reset_run synth_1
save_wave_config {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 17:35:05 2024...
