{
"Synplify Pro (R) Job Log" : {
	"Date" : "16:20:46    07-Aug-2024",
	"Working Directory" : "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1",
	"CDPL Log file" : "-",
	"Install" : "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase"
},
"impl1" :{
   "Start Time" : "16:20:22",
   "Runtime" : "24s",
   "Executable Run Time" : "22s",
   "synthesis" : {
      "Start Time" : "16:20:22",
      "Runtime" : "24s",
      "Executable Run Time" : "22s",
      "compile" : {
         "Start Time" : "16:20:22",
         "Runtime" : "04s",
         "Executable Run Time" : "03s",
         "compile_flow" : {
            "Start Time" : "16:20:22",
            "Runtime" : "03s",
            "Executable Run Time" : "02s",
            "compiler" : {
               "executable" : "bin/c_hdl",
               "Run Directory" : "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "16:20:22",
               "Run Time" : "03s",
               "Exe Run Time" : "02s",
               "Memory Usage" : "33.676000",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin/syn_nfilter",
               "Run Directory" : "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "16:20:25",
               "Run Time" : "00s",
               "Exe Run Time" : "00s",
               "Memory Usage" : "102.496000",
               "CDPL" : "off",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "16:20:25",
            "Run Time" : "01s",
            "Exe Run Time" : "01s",
            "Memory Usage" : "305.128000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Start Time" : "16:20:27",
         "Runtime" : "19s",
         "Executable Run Time" : "19s",
         "fpga_mapper" : {
            "executable" : "bin/m_gen_lattice",
            "Run Directory" : "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "16:20:27",
            "Run Time" : "19s",
            "Exe Run Time" : "19s",
            "Memory Usage" : "332.128000",
            "CDPL" : "off",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}