<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='61' type='llvm::Register llvm::constrainOperandRegClass(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo &amp; TII, const llvm::RegisterBankInfo &amp; RBI, llvm::MachineInstr &amp; InsertPt, const llvm::TargetRegisterClass &amp; RegClass, llvm::MachineOperand &amp; RegMO)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='53'>/// Constrain the Register operand OpIdx, so that it is now constrained to the
/// TargetRegisterClass passed as an argument (RegClass).
/// If this fails, create a new virtual register in the correct class and insert
/// a COPY before \p InsertPt if it is a use or after if it is a definition.
/// In both cases, the function also updates the register of RegMo. The debug
/// location of \p InsertPt is used for the new copy.
///
/// \return The virtual register constrained to the right register class.</doc>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='47' ll='90' type='llvm::Register llvm::constrainOperandRegClass(const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo &amp; TRI, llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo &amp; TII, const llvm::RegisterBankInfo &amp; RBI, llvm::MachineInstr &amp; InsertPt, const llvm::TargetRegisterClass &amp; RegClass, llvm::MachineOperand &amp; RegMO)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='129' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='1066' u='c' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='481' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE'/>
