#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 11 22:37:27 2025
# Process ID: 15504
# Current directory: E:/vivado files/axi master and slave implementation/axi-4 implmentation.runs/hardware_acceletor_axi_slave_0_0_synth_1
# Command line: vivado.exe -log hardware_acceletor_axi_slave_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hardware_acceletor_axi_slave_0_0.tcl
# Log file: E:/vivado files/axi master and slave implementation/axi-4 implmentation.runs/hardware_acceletor_axi_slave_0_0_synth_1/hardware_acceletor_axi_slave_0_0.vds
# Journal file: E:/vivado files/axi master and slave implementation/axi-4 implmentation.runs/hardware_acceletor_axi_slave_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hardware_acceletor_axi_slave_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/ip_repo/myip_5_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.277 ; gain = 31.867
Command: synth_design -top hardware_acceletor_axi_slave_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2712 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 466.094 ; gain = 102.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hardware_acceletor_axi_slave_0_0' [e:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_slave_0_0/synth/hardware_acceletor_axi_slave_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_slave' [E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/new/axi_slave.v:31]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_slave' (1#1) [E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/new/axi_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hardware_acceletor_axi_slave_0_0' (2#1) [e:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ip/hardware_acceletor_axi_slave_0_0/synth/hardware_acceletor_axi_slave_0_0.v:58]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_slave has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 521.762 ; gain = 158.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 521.762 ; gain = 158.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 521.762 ; gain = 158.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 521.762 ; gain = 158.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design hardware_acceletor_axi_slave_0_0 has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[1]' (FDRE) to 'inst/slv_reg5_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[2]' (FDRE) to 'inst/slv_reg5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[3]' (FDRE) to 'inst/slv_reg5_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[4]' (FDRE) to 'inst/slv_reg5_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[5]' (FDRE) to 'inst/slv_reg5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[6]' (FDRE) to 'inst/slv_reg5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[7]' (FDRE) to 'inst/slv_reg5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[8]' (FDRE) to 'inst/slv_reg5_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[9]' (FDRE) to 'inst/slv_reg5_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[10]' (FDRE) to 'inst/slv_reg5_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[11]' (FDRE) to 'inst/slv_reg5_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[12]' (FDRE) to 'inst/slv_reg5_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[13]' (FDRE) to 'inst/slv_reg5_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[14]' (FDRE) to 'inst/slv_reg5_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[15]' (FDRE) to 'inst/slv_reg5_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[16]' (FDRE) to 'inst/slv_reg5_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[17]' (FDRE) to 'inst/slv_reg5_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[18]' (FDRE) to 'inst/slv_reg5_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[19]' (FDRE) to 'inst/slv_reg5_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[20]' (FDRE) to 'inst/slv_reg5_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[21]' (FDRE) to 'inst/slv_reg5_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[22]' (FDRE) to 'inst/slv_reg5_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[23]' (FDRE) to 'inst/slv_reg5_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[24]' (FDRE) to 'inst/slv_reg5_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[25]' (FDRE) to 'inst/slv_reg5_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[26]' (FDRE) to 'inst/slv_reg5_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[27]' (FDRE) to 'inst/slv_reg5_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[28]' (FDRE) to 'inst/slv_reg5_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[29]' (FDRE) to 'inst/slv_reg5_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg5_reg[30]' (FDRE) to 'inst/slv_reg5_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_reg5_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     4|
|5     |LUT5 |    51|
|6     |LUT6 |    35|
|7     |FDRE |   204|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   299|
|2     |  inst   |axi_slave |   299|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.352 ; gain = 1195.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1559.352 ; gain = 1209.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/axi master and slave implementation/axi-4 implmentation.runs/hardware_acceletor_axi_slave_0_0_synth_1/hardware_acceletor_axi_slave_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.477 ; gain = 111.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1670.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado files/axi master and slave implementation/axi-4 implmentation.runs/hardware_acceletor_axi_slave_0_0_synth_1/hardware_acceletor_axi_slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hardware_acceletor_axi_slave_0_0_utilization_synth.rpt -pb hardware_acceletor_axi_slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 11 22:38:27 2025...
