# Reading D:/QuartusPrime/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v}
# Load canceled
vlib work
vlog -reportprogress 300 -work work {C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:38 on May 14,2020
# vlog -reportprogress 300 -work work C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v 
# -- Compiling module ECE_272_Lab_4
# 
# Top level modules:
# 	ECE_272_Lab_4
# End time: 17:37:38 on May 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.ECE_272_Lab_4
# vsim -gui work.ECE_272_Lab_4 
# Start time: 17:37:58 on May 14,2020
# Loading work.ECE_272_Lab_4
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(82): Instantiation of 'Adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(96): Instantiation of 'Frequency_Divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(101): Instantiation of 'ECE_272_Lab_3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(118): Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(131): Instantiation of 'Register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(144): Instantiation of 'ECE_272_Lab_3' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# ** Error: (vsim-3033) C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v(159): Instantiation of 'Adder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ECE_272_Lab_4 File: C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/ECE_272_Lab_4.v
#         Searched libraries:
#             C:/Users/Jacob/Desktop/Quartus Prime Projects/ECE 272 Lab 4/work
# Error loading design
# End time: 17:37:59 on May 14,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
