

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:29:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      783|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1118|    -|
|Register             |        -|     -|      440|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      440|     1901|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_1350_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_1344_p2   |      icmp|   0|  0|  11|           7|           8|
    |or_ln19_10_fu_1543_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln19_11_fu_1563_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln19_12_fu_1573_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln19_13_fu_1593_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln19_14_fu_1603_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln19_15_fu_1623_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_16_fu_1633_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_17_fu_1653_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_18_fu_1663_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_19_fu_1683_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_1_fu_1393_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln19_20_fu_1693_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_21_fu_1713_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_22_fu_1723_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_23_fu_1743_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_24_fu_1753_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_25_fu_1773_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_26_fu_1783_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_27_fu_1803_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_28_fu_1813_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_29_fu_1833_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_2_fu_1403_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln19_30_fu_1843_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln19_31_fu_1863_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_32_fu_1873_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_33_fu_1893_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_34_fu_1903_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_35_fu_1923_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_36_fu_1933_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_37_fu_1953_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_38_fu_1963_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_39_fu_1983_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_3_fu_1443_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln19_40_fu_1993_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_41_fu_2013_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_42_fu_2023_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_43_fu_2043_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_44_fu_2053_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_45_fu_2073_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_46_fu_2083_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_47_fu_2103_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_48_fu_2113_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_49_fu_2133_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_4_fu_1453_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln19_50_fu_2143_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_51_fu_2163_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_52_fu_2173_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_53_fu_2193_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_54_fu_2203_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_55_fu_2223_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_56_fu_2233_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_57_fu_2253_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_58_fu_2263_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_59_fu_2283_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_5_fu_1473_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln19_60_fu_2293_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_61_fu_2313_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_62_fu_2323_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln19_6_fu_1483_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln19_7_fu_1503_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln19_8_fu_1513_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln19_9_fu_1533_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln19_fu_1377_p2     |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 783|         771|         332|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_address0                   |  152|         33|   12|        396|
    |A_address1                   |  152|         33|   12|        396|
    |ap_NS_fsm                    |  152|         33|    1|         33|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |    9|          2|    7|         14|
    |buff_A_address0              |  152|         33|   12|        396|
    |buff_A_address1              |  152|         33|   12|        396|
    |buff_A_d0                    |  152|         33|   32|       1056|
    |buff_A_d1                    |  152|         33|   32|       1056|
    |i_fu_182                     |    9|          2|    7|         14|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1118|        243|  131|       3765|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_cast_reg_2364              |   7|   0|   64|         57|
    |i_fu_182                     |   7|   0|    7|          0|
    |icmp_ln13_reg_2360           |   1|   0|    1|          0|
    |tmp_reg_2372                 |   6|   0|   12|          6|
    |zext_ln19_10_reg_2558        |   6|   0|   64|         58|
    |zext_ln19_11_reg_2568        |   6|   0|   64|         58|
    |zext_ln19_12_reg_2578        |   6|   0|   64|         58|
    |zext_ln19_13_reg_2588        |   6|   0|   64|         58|
    |zext_ln19_14_reg_2598        |   6|   0|   64|         58|
    |zext_ln19_15_reg_2608        |   6|   0|   64|         58|
    |zext_ln19_16_reg_2618        |   6|   0|   64|         58|
    |zext_ln19_17_reg_2628        |   6|   0|   64|         58|
    |zext_ln19_18_reg_2638        |   6|   0|   64|         58|
    |zext_ln19_19_reg_2648        |   6|   0|   64|         58|
    |zext_ln19_1_reg_2448         |   6|   0|   64|         58|
    |zext_ln19_20_reg_2658        |   6|   0|   64|         58|
    |zext_ln19_21_reg_2668        |   6|   0|   64|         58|
    |zext_ln19_22_reg_2678        |   6|   0|   64|         58|
    |zext_ln19_23_reg_2688        |   6|   0|   64|         58|
    |zext_ln19_24_reg_2698        |   6|   0|   64|         58|
    |zext_ln19_25_reg_2708        |   6|   0|   64|         58|
    |zext_ln19_26_reg_2718        |   6|   0|   64|         58|
    |zext_ln19_27_reg_2728        |   6|   0|   64|         58|
    |zext_ln19_28_reg_2738        |   6|   0|   64|         58|
    |zext_ln19_29_reg_2748        |   6|   0|   64|         58|
    |zext_ln19_2_reg_2478         |   6|   0|   64|         58|
    |zext_ln19_30_reg_2758        |   6|   0|   64|         58|
    |zext_ln19_31_reg_2768        |   6|   0|   64|         58|
    |zext_ln19_32_reg_2778        |   6|   0|   64|         58|
    |zext_ln19_33_reg_2788        |   6|   0|   64|         58|
    |zext_ln19_34_reg_2798        |   6|   0|   64|         58|
    |zext_ln19_35_reg_2808        |   6|   0|   64|         58|
    |zext_ln19_36_reg_2818        |   6|   0|   64|         58|
    |zext_ln19_37_reg_2828        |   6|   0|   64|         58|
    |zext_ln19_38_reg_2838        |   6|   0|   64|         58|
    |zext_ln19_39_reg_2848        |   6|   0|   64|         58|
    |zext_ln19_3_reg_2488         |   6|   0|   64|         58|
    |zext_ln19_40_reg_2858        |   6|   0|   64|         58|
    |zext_ln19_41_reg_2868        |   6|   0|   64|         58|
    |zext_ln19_42_reg_2878        |   6|   0|   64|         58|
    |zext_ln19_43_reg_2888        |   6|   0|   64|         58|
    |zext_ln19_44_reg_2898        |   6|   0|   64|         58|
    |zext_ln19_45_reg_2908        |   6|   0|   64|         58|
    |zext_ln19_46_reg_2918        |   6|   0|   64|         58|
    |zext_ln19_47_reg_2928        |   6|   0|   64|         58|
    |zext_ln19_48_reg_2938        |   6|   0|   64|         58|
    |zext_ln19_49_reg_2948        |   6|   0|   64|         58|
    |zext_ln19_4_reg_2498         |   6|   0|   64|         58|
    |zext_ln19_50_reg_2958        |   6|   0|   64|         58|
    |zext_ln19_51_reg_2968        |   6|   0|   64|         58|
    |zext_ln19_52_reg_2978        |   6|   0|   64|         58|
    |zext_ln19_53_reg_2988        |   6|   0|   64|         58|
    |zext_ln19_54_reg_2998        |   6|   0|   64|         58|
    |zext_ln19_55_reg_3008        |   6|   0|   64|         58|
    |zext_ln19_56_reg_3018        |   6|   0|   64|         58|
    |zext_ln19_57_reg_3028        |   6|   0|   64|         58|
    |zext_ln19_58_reg_3038        |   6|   0|   64|         58|
    |zext_ln19_59_reg_3048        |   6|   0|   64|         58|
    |zext_ln19_5_reg_2508         |   6|   0|   64|         58|
    |zext_ln19_60_reg_3058        |   6|   0|   64|         58|
    |zext_ln19_61_reg_3068        |   6|   0|   64|         58|
    |zext_ln19_62_reg_3078        |   6|   0|   64|         58|
    |zext_ln19_63_reg_3088        |   6|   0|   64|         58|
    |zext_ln19_6_reg_2518         |   6|   0|   64|         58|
    |zext_ln19_7_reg_2528         |   6|   0|   64|         58|
    |zext_ln19_8_reg_2538         |   6|   0|   64|         58|
    |zext_ln19_9_reg_2548         |   6|   0|   64|         58|
    |zext_ln19_reg_2438           |   6|   0|   64|         58|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 440|   0| 4215|       3775|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_1|  return value|
|A_address0        |  out|   12|   ap_memory|                    A|         array|
|A_ce0             |  out|    1|   ap_memory|                    A|         array|
|A_q0              |   in|   32|   ap_memory|                    A|         array|
|A_address1        |  out|   12|   ap_memory|                    A|         array|
|A_ce1             |  out|    1|   ap_memory|                    A|         array|
|A_q1              |   in|   32|   ap_memory|                    A|         array|
|buff_A_address0   |  out|   12|   ap_memory|               buff_A|         array|
|buff_A_ce0        |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_we0        |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_d0         |  out|   32|   ap_memory|               buff_A|         array|
|buff_A_address1   |  out|   12|   ap_memory|               buff_A|         array|
|buff_A_ce1        |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_we1        |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_d1         |  out|   32|   ap_memory|               buff_A|         array|
|x1_address0       |  out|    6|   ap_memory|                   x1|         array|
|x1_ce0            |  out|    1|   ap_memory|                   x1|         array|
|x1_q0             |   in|   32|   ap_memory|                   x1|         array|
|buff_x1_address0  |  out|    6|   ap_memory|              buff_x1|         array|
|buff_x1_ce0       |  out|    1|   ap_memory|              buff_x1|         array|
|buff_x1_we0       |  out|    1|   ap_memory|              buff_x1|         array|
|buff_x1_d0        |  out|   32|   ap_memory|              buff_x1|         array|
|x2_address0       |  out|    6|   ap_memory|                   x2|         array|
|x2_ce0            |  out|    1|   ap_memory|                   x2|         array|
|x2_q0             |   in|   32|   ap_memory|                   x2|         array|
|buff_x2_address0  |  out|    6|   ap_memory|              buff_x2|         array|
|buff_x2_ce0       |  out|    1|   ap_memory|              buff_x2|         array|
|buff_x2_we0       |  out|    1|   ap_memory|              buff_x2|         array|
|buff_x2_d0        |  out|   32|   ap_memory|              buff_x2|         array|
|y1_address0       |  out|    6|   ap_memory|                   y1|         array|
|y1_ce0            |  out|    1|   ap_memory|                   y1|         array|
|y1_q0             |   in|   32|   ap_memory|                   y1|         array|
|buff_y1_address0  |  out|    6|   ap_memory|              buff_y1|         array|
|buff_y1_ce0       |  out|    1|   ap_memory|              buff_y1|         array|
|buff_y1_we0       |  out|    1|   ap_memory|              buff_y1|         array|
|buff_y1_d0        |  out|   32|   ap_memory|              buff_y1|         array|
|y2_address0       |  out|    6|   ap_memory|                   y2|         array|
|y2_ce0            |  out|    1|   ap_memory|                   y2|         array|
|y2_q0             |   in|   32|   ap_memory|                   y2|         array|
|buff_y2_address0  |  out|    6|   ap_memory|              buff_y2|         array|
|buff_y2_ce0       |  out|    1|   ap_memory|              buff_y2|         array|
|buff_y2_we0       |  out|    1|   ap_memory|              buff_y2|         array|
|buff_y2_d0        |  out|   32|   ap_memory|              buff_y2|         array|
+------------------+-----+-----+------------+---------------------+--------------+

