-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    p_0_2_0_0_09101500_lcssa1537_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_09091498_lcssa1535_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_09081496_lcssa1533_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0948_114831495_lcssa1531_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0949_114811493_lcssa1529_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0950_114791491_lcssa1527_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_09161488_lcssa1525_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_09151486_lcssa1523_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_09141484_lcssa1521_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0948_21423_lcssa1455_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0949_21420_lcssa1453_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0950_21417_lcssa1451_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09481393_lcssa1443_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09491390_lcssa1441_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09501387_lcssa1439_i : IN STD_LOGIC_VECTOR (7 downto 0);
    loopWidth_i : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp203_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty_51 : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    empty : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp59_i : IN STD_LOGIC_VECTOR (0 downto 0);
    red_i : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_2_0_0_09101501_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_09101501_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09091499_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_09091499_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09081497_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_09081497_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_114831494_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0948_114831494_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_114811492_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0949_114811492_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_114791490_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0950_114791490_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_09161489_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_2_0_0_09161489_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_09151487_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_1_0_0_09151487_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_09141485_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0_0_09141485_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0948_21422_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0948_21422_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0949_21419_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0949_21419_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0950_21416_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_0950_21416_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09481392_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09481392_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09491389_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09491389_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_09501386_i_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_0_0_09501386_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln633_reg_2123 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_2127 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp59_i_read_reg_2112 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op101_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal and_ln833_reg_2166 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln633_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRB_blk_n : STD_LOGIC;
    signal p_0_0_0949_21469_ph_i_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_3_reg_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_3_reg_538_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_3_reg_538_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_3_reg_538_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_3_reg_538_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_4_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_4_reg_602_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_4_reg_602_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_612_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_reg_612_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln633_reg_2123_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2123_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2123_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2123_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln633_reg_2123_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_reg_2127_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_addr_reg_2131 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_1_addr_reg_2137 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_1_addr_reg_2137_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp161_i_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_2143 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp161_i_reg_2143_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln772_reg_2162_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln833_reg_2166_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_0_0_09151487_i_load_reg_2170 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091499_i_load_reg_2177 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln654_fu_932_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln654_reg_2184 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_i1_reg_2192 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_i2_reg_2199 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln654_1_fu_957_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln654_1_reg_2207 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_i3_reg_2214 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i4_reg_2220 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln666_fu_981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141485_i_load_reg_2237 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161489_i_load_reg_2242 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791490_i_load_reg_2247 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811492_i_load_reg_2253 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831494_i_load_reg_2258 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081497_i_load_reg_2264 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09101501_i_load_reg_2269 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09501386_i_load_reg_2274 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09491389_i_load_reg_2280 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481392_i_load_reg_2285 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21416_i_load_reg_2291 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21419_i_load_reg_2297 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21422_i_load_reg_2302 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_fu_1062_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_2_fu_1075_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_3_fu_1081_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_5_fu_1094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_9_fu_1120_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_11_fu_1135_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln790_1_fu_1234_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln790_1_reg_2338 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_fu_1244_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_reg_2343 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_2349 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln791_fu_1256_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln791_reg_2354 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_1_fu_1266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_1_reg_2359 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2365 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln792_fu_1278_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln792_reg_2370 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_2_fu_1288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_2_reg_2375 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_reg_2381 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln793_fu_1300_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln793_reg_2386 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln61_3_fu_1310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln61_3_reg_2391 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_2397 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_3_fu_1446_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_3_reg_2402 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln798_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln798_reg_2408 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln799_reg_2413 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln800_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln817_fu_1495_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln817_reg_2423 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln817_reg_2423_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln818_fu_1511_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln818_reg_2428 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln818_reg_2428_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln819_fu_1527_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln819_reg_2433 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln819_reg_2433_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln820_fu_1543_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln820_reg_2438 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln820_reg_2438_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal enable_7_fu_1596_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln820_1_fu_1691_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln820_1_reg_2447 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln820_1_i_reg_2453 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln763_fu_1713_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln765_fu_1717_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_fu_1771_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal b_fu_1778_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_1_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lineBuffer_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuffer_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_downleft_1_phi_fu_505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_10_fu_1127_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_1_reg_502 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_12_fu_1142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_13_fu_1150_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_14_fu_1157_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pix_3_phi_fu_541_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_1_fu_1068_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_3_reg_538 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_upleft_1_phi_fu_551_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_4_fu_1087_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_1_reg_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_6_fu_1100_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_7_fu_1107_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln710_8_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_2_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_2_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_2_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_2_reg_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_4_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_4_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_4_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_4_reg_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_reg_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_2_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_2_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_2_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_2_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_reg_631 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_en_rgd_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_r_1_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter4_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter5_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter6_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter7_b_1_reg_761 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln633_fu_869_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal x_fu_222 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal x_5_fu_859_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0_0_0_0_09141485_i_fu_226 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_1_0_0_09151487_i_fu_230 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_2_0_0_09161489_i_fu_234 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0950_114791490_i_fu_238 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0949_114811492_i_fu_242 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0948_114831494_i_fu_246 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0_0_09081497_i_fu_250 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_1_0_0_09091499_i_fu_254 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_2_0_0_09101501_i_fu_258 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_09501386_i_fu_262 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_09491389_i_fu_266 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_09481392_i_fu_270 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0950_21416_i_fu_274 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0949_21419_i_fu_278 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_0_0_0948_21422_i_fu_282 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal imgG_read_local : STD_LOGIC;
    signal or_ln835_3_i_fu_1897_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal imgRB_write_local : STD_LOGIC;
    signal lineBuffer_ce1_local : STD_LOGIC;
    signal lineBuffer_we0_local : STD_LOGIC;
    signal lineBuffer_ce0_local : STD_LOGIC;
    signal lineBuffer_1_ce1_local : STD_LOGIC;
    signal lineBuffer_1_we0_local : STD_LOGIC;
    signal LineBufVal_2_fu_1183_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal lineBuffer_1_ce0_local : STD_LOGIC;
    signal trunc_ln633_fu_865_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln772_1_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln772_fu_899_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln833_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal PixBufVal_2_fu_1165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixBufVal_1_fu_1171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal PixBufVal_fu_1177_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln790_fu_1230_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln790_fu_1238_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln791_fu_1260_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln792_fu_1282_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln793_fu_1304_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln61_fu_1352_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_1_fu_1363_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_2_fu_1374_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln61_3_fu_1385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal agdiff_fu_1357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal agdiff_1_fu_1368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal enable_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agdiff_2_fu_1379_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln796_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_i_fu_1412_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln769_fu_1402_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_1_fu_1420_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agdiff_3_fu_1390_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln797_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_2_fu_1438_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln769_1_fu_1428_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln817_fu_1484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln817_fu_1491_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln818_fu_1500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln818_fu_1507_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln819_fu_1516_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln819_fu_1523_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln820_fu_1532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln820_fu_1539_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln1_i_fu_1551_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln769_2_fu_1548_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_4_fu_1558_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_5_fu_1569_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln769_3_fu_1565_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_6_fu_1577_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln2_i_fu_1588_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln769_4_fu_1584_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln817_1_fu_1603_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln817_fu_1611_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln818_1_fu_1620_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln818_fu_1628_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln817_fu_1633_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln818_fu_1616_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln819_1_fu_1643_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln817_fu_1637_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln819_fu_1651_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln820_1_fu_1664_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln820_fu_1672_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln820_fu_1660_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln820_1_fu_1677_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln820_fu_1681_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln820_2_fu_1687_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln818_1_fu_1656_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln820_1_fu_1697_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal CH_fu_1721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1732_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln820_2_fu_1739_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln820_2_i_fu_1744_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln817_1_fu_1761_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln820_2_fu_1753_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln788_fu_1728_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal CV_fu_1765_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_1793_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln827_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln827_fu_1803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln827_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln827_fu_1819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln827_fu_1809_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_1849_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_1841_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln829_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln829_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln829_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln829_fu_1875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln829_fu_1865_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln829_1_fu_1889_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln827_1_fu_1833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op78_load_state1 : BOOLEAN;
    signal ap_enable_operation_78 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op92_load_state2 : BOOLEAN;
    signal ap_enable_operation_92 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op105_store_state2 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_predicate_op80_load_state1 : BOOLEAN;
    signal ap_enable_operation_80 : BOOLEAN;
    signal ap_predicate_op96_load_state2 : BOOLEAN;
    signal ap_enable_operation_96 : BOOLEAN;
    signal ap_predicate_op148_store_state3 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_63 : BOOLEAN;
    signal ap_condition_560 : BOOLEAN;
    signal ap_condition_338 : BOOLEAN;
    signal ap_condition_1656 : BOOLEAN;
    signal ap_condition_1659 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    lineBuffer_1_U : component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0_local,
        we0 => lineBuffer_1_we0_local,
        d0 => LineBufVal_2_fu_1183_p4,
        address1 => lineBuffer_1_address1,
        ce1 => lineBuffer_1_ce1_local,
        q1 => lineBuffer_1_q1);

    lineBuffer_U : component kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 3841,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_address0,
        ce0 => lineBuffer_ce0_local,
        we0 => lineBuffer_we0_local,
        d0 => imgG_dout,
        address1 => lineBuffer_address1,
        ce1 => lineBuffer_ce1_local,
        q1 => lineBuffer_q1);

    flow_control_loop_pipe_sequential_init_U : component kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_338)) then
                if ((ap_const_boolean_1 = ap_condition_560)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= lineBuffer_q1(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_condition_63)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= imgG_dout(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_338)) then
                if ((ap_const_boolean_1 = ap_condition_560)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= trunc_ln654_fu_932_p1;
                elsif ((ap_const_boolean_1 = ap_condition_63)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= trunc_ln666_fu_981_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_2_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= p_0_0_0948_21422_i_fu_282;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= select_ln710_9_fu_1120_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= ap_phi_reg_pp0_iter2_downleft_2_reg_584;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_593 <= p_0_0_0950_21416_i_fu_274;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_593 <= select_ln710_11_fu_1135_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_reg_593 <= ap_phi_reg_pp0_iter2_downleft_reg_593;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_4_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_602 <= p_0_0_0948_114831494_i_fu_246;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_602 <= select_ln710_2_fu_1075_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_4_reg_602 <= ap_phi_reg_pp0_iter2_pix_4_reg_602;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_reg_612 <= p_0_0_0950_114791490_i_fu_238;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_reg_612 <= select_ln710_fu_1062_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_reg_612 <= ap_phi_reg_pp0_iter2_pix_reg_612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_2_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= p_0_0_09481392_i_fu_270;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= select_ln710_3_fu_1081_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= ap_phi_reg_pp0_iter2_upleft_2_reg_622;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_reg_631_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_631 <= p_0_0_09501386_i_fu_262;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_631 <= select_ln710_5_fu_1094_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_reg_631 <= ap_phi_reg_pp0_iter2_upleft_reg_631;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_en_rgd_1_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 
    = ap_const_lv6_38) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) 
    or ((enable_7_fu_1596_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= ap_const_lv1_1;
            elsif (((not((enable_7_fu_1596_p3 = ap_const_lv6_21)) and not((enable_7_fu_1596_p3 = ap_const_lv6_20)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1)) and not((enable_7_fu_1596_p3 = ap_const_lv6_0)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_18)) and not((enable_7_fu_1596_p3 = ap_const_lv6_A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_8)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1596_p3 = ap_const_lv6_38)) and not((enable_7_fu_1596_p3 = ap_const_lv6_34)) and not((enable_7_fu_1596_p3 = ap_const_lv6_30)) and not((enable_7_fu_1596_p3 = ap_const_lv6_F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_B)) and not((enable_7_fu_1596_p3 = ap_const_lv6_7)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3)) and not((enable_7_fu_1596_p3 = ap_const_lv6_37)) and not((enable_7_fu_1596_p3 = ap_const_lv6_35)) and not((enable_7_fu_1596_p3 = ap_const_lv6_27)) and not((enable_7_fu_1596_p3 = ap_const_lv6_25)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1596_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1E)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and 
    (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg 
    = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_696;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_en_rgd_2_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 
    = ap_const_lv6_38) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) 
    or ((enable_7_fu_1596_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= ap_const_lv1_1;
            elsif (((not((enable_7_fu_1596_p3 = ap_const_lv6_21)) and not((enable_7_fu_1596_p3 = ap_const_lv6_20)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1)) and not((enable_7_fu_1596_p3 = ap_const_lv6_0)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_18)) and not((enable_7_fu_1596_p3 = ap_const_lv6_A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_8)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1596_p3 = ap_const_lv6_38)) and not((enable_7_fu_1596_p3 = ap_const_lv6_34)) and not((enable_7_fu_1596_p3 = ap_const_lv6_30)) and not((enable_7_fu_1596_p3 = ap_const_lv6_F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_B)) and not((enable_7_fu_1596_p3 = ap_const_lv6_7)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3)) and not((enable_7_fu_1596_p3 = ap_const_lv6_37)) and not((enable_7_fu_1596_p3 = ap_const_lv6_35)) and not((enable_7_fu_1596_p3 = ap_const_lv6_27)) and not((enable_7_fu_1596_p3 = ap_const_lv6_25)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1596_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1E)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and 
    (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg 
    = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_668;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_en_rgd_3_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 
    = ap_const_lv6_18) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) 
    or ((enable_7_fu_1596_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= ap_const_lv1_1;
            elsif (((not((enable_7_fu_1596_p3 = ap_const_lv6_21)) and not((enable_7_fu_1596_p3 = ap_const_lv6_20)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1)) and not((enable_7_fu_1596_p3 = ap_const_lv6_0)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_18)) and not((enable_7_fu_1596_p3 = ap_const_lv6_A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_8)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1596_p3 = ap_const_lv6_38)) and not((enable_7_fu_1596_p3 = ap_const_lv6_34)) and not((enable_7_fu_1596_p3 = ap_const_lv6_30)) and not((enable_7_fu_1596_p3 = ap_const_lv6_F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_B)) and not((enable_7_fu_1596_p3 = ap_const_lv6_7)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3)) and not((enable_7_fu_1596_p3 = ap_const_lv6_37)) and not((enable_7_fu_1596_p3 = ap_const_lv6_35)) and not((enable_7_fu_1596_p3 = ap_const_lv6_27)) and not((enable_7_fu_1596_p3 = ap_const_lv6_25)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1596_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1E)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and 
    (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_35) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg 
    = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_640;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_en_rgd_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_3E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1E) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_37) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 
    = ap_const_lv6_35) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_27) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_25) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_F) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_B) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_7) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) 
    or ((enable_7_fu_1596_p3 = ap_const_lv6_3) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= ap_const_lv1_1;
            elsif (((not((enable_7_fu_1596_p3 = ap_const_lv6_21)) and not((enable_7_fu_1596_p3 = ap_const_lv6_20)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1)) and not((enable_7_fu_1596_p3 = ap_const_lv6_0)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_18)) and not((enable_7_fu_1596_p3 = ap_const_lv6_A)) and not((enable_7_fu_1596_p3 = ap_const_lv6_8)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3C)) and not((enable_7_fu_1596_p3 = ap_const_lv6_38)) and not((enable_7_fu_1596_p3 = ap_const_lv6_34)) and not((enable_7_fu_1596_p3 = ap_const_lv6_30)) and not((enable_7_fu_1596_p3 = ap_const_lv6_F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_B)) and not((enable_7_fu_1596_p3 = ap_const_lv6_7)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3)) and not((enable_7_fu_1596_p3 = ap_const_lv6_37)) and not((enable_7_fu_1596_p3 = ap_const_lv6_35)) and not((enable_7_fu_1596_p3 = ap_const_lv6_27)) and not((enable_7_fu_1596_p3 = ap_const_lv6_25)) and not((enable_7_fu_1596_p3 = ap_const_lv6_3F)) and not((enable_7_fu_1596_p3 
    = ap_const_lv6_3E)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1F)) and not((enable_7_fu_1596_p3 = ap_const_lv6_1E)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_3C) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_38) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_34) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_30) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and 
    (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_1A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_18) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_A) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_8) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((((enable_7_fu_1596_p3 = ap_const_lv6_21) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg 
    = ap_const_lv1_0)) or ((enable_7_fu_1596_p3 = ap_const_lv6_20) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_1) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0))) or ((enable_7_fu_1596_p3 = ap_const_lv6_0) and (icmp_ln772_reg_2162_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter3_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= ap_phi_reg_pp0_iter4_en_rgd_reg_724;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_b_1_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2162_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_b_1_reg_761 <= zext_ln765_fu_1717_p1;
                elsif (((icmp_ln772_reg_2162_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_b_1_reg_761 <= b_fu_1778_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_b_1_reg_761 <= ap_phi_reg_pp0_iter6_b_1_reg_761;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter7_r_1_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                if (((icmp_ln772_reg_2162_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_r_1_reg_752 <= zext_ln763_fu_1713_p1;
                elsif (((icmp_ln772_reg_2162_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter7_r_1_reg_752 <= r_fu_1771_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter7_r_1_reg_752 <= ap_phi_reg_pp0_iter6_r_1_reg_752;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09481392_i_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09481392_i_fu_270 <= p_0_0_09481393_lcssa1443_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09481392_i_fu_270 <= ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_114831494_i_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0948_114831494_i_fu_246 <= p_0_0_0948_114831495_lcssa1531_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_0_0948_114831494_i_fu_246 <= tmp_5_i2_reg_2199;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0948_21422_i_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0948_21422_i_fu_282 <= p_0_0_0948_21423_lcssa1455_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0948_21422_i_fu_282 <= ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09491389_i_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09491389_i_fu_266 <= p_0_0_09491390_lcssa1441_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09491389_i_fu_266 <= ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_114811492_i_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0949_114811492_i_fu_242 <= p_0_0_0949_114811493_lcssa1529_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_0_0949_114811492_i_fu_242 <= tmp_4_i1_reg_2192;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_21419_i_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0949_21419_i_fu_278 <= p_0_0_0949_21420_lcssa1453_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0949_21419_i_fu_278 <= ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0949_21469_ph_i_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_338)) then
                if ((ap_const_boolean_1 = ap_condition_560)) then 
                    p_0_0_0949_21469_ph_i_reg_474 <= lineBuffer_q1(15 downto 8);
                elsif ((ap_const_boolean_1 = ap_condition_63)) then 
                    p_0_0_0949_21469_ph_i_reg_474 <= imgG_dout(15 downto 8);
                elsif (not((icmp_ln633_reg_2123 = ap_const_lv1_1))) then 
                    p_0_0_0949_21469_ph_i_reg_474 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_09501386_i_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_09501386_i_fu_262 <= p_0_0_09501387_lcssa1439_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_09501386_i_fu_262 <= ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_114791490_i_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0950_114791490_i_fu_238 <= p_0_0_0950_114791491_lcssa1527_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_0_0950_114791490_i_fu_238 <= trunc_ln654_reg_2184;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0950_21416_i_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0950_21416_i_fu_274 <= p_0_0_0950_21417_lcssa1451_i;
                elsif (((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0950_21416_i_fu_274 <= ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09081497_i_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_09081497_i_fu_250 <= p_0_0_0_0_09081496_lcssa1533_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_0_0_0_09081497_i_fu_250 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_09141485_i_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0_0_09141485_i_fu_226 <= p_0_0_0_0_09141484_lcssa1521_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_0_0_0_09141485_i_fu_226 <= trunc_ln654_1_reg_2207;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09091499_i_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09091499_i_fu_254 <= p_0_1_0_0_09091498_lcssa1535_i;
                elsif ((ap_const_boolean_1 = ap_condition_1659)) then 
                    p_0_1_0_0_09091499_i_fu_254 <= ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_1_0_0_09151487_i_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_1_0_0_09151487_i_fu_230 <= p_0_1_0_0_09151486_lcssa1523_i;
                elsif ((ap_const_boolean_1 = ap_condition_1659)) then 
                    p_0_1_0_0_09151487_i_fu_230 <= lineBuffer_1_q1(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09101501_i_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_09101501_i_fu_258 <= p_0_2_0_0_09101500_lcssa1537_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_2_0_0_09101501_i_fu_258 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484;
                end if;
            end if; 
        end if;
    end process;

    p_0_2_0_0_09161489_i_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_2_0_0_09161489_i_fu_234 <= p_0_2_0_0_09161488_lcssa1525_i;
                elsif ((ap_const_boolean_1 = ap_condition_1656)) then 
                    p_0_2_0_0_09161489_i_fu_234 <= tmp_8_i4_reg_2220;
                end if;
            end if; 
        end if;
    end process;

    pix_3_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_3_reg_538 <= p_0_0_0949_114811492_i_fu_242;
                elsif (((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_3_reg_538 <= select_ln710_1_fu_1068_p3;
                elsif (not((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_3_reg_538 <= ap_phi_reg_pp0_iter2_pix_3_reg_538;
                end if;
            end if; 
        end if;
    end process;

    x_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln633_fu_853_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_222 <= x_5_fu_859_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_222 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln820_1_reg_2447 <= add_ln820_1_fu_1691_p2;
                and_ln833_reg_2166_pp0_iter2_reg <= and_ln833_reg_2166_pp0_iter1_reg;
                and_ln833_reg_2166_pp0_iter3_reg <= and_ln833_reg_2166_pp0_iter2_reg;
                and_ln833_reg_2166_pp0_iter4_reg <= and_ln833_reg_2166_pp0_iter3_reg;
                and_ln833_reg_2166_pp0_iter5_reg <= and_ln833_reg_2166_pp0_iter4_reg;
                and_ln833_reg_2166_pp0_iter6_reg <= and_ln833_reg_2166_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                enable_3_reg_2402 <= enable_3_fu_1446_p3;
                icmp_ln633_reg_2123_pp0_iter2_reg <= icmp_ln633_reg_2123_pp0_iter1_reg;
                icmp_ln633_reg_2123_pp0_iter3_reg <= icmp_ln633_reg_2123_pp0_iter2_reg;
                icmp_ln633_reg_2123_pp0_iter4_reg <= icmp_ln633_reg_2123_pp0_iter3_reg;
                icmp_ln633_reg_2123_pp0_iter5_reg <= icmp_ln633_reg_2123_pp0_iter4_reg;
                icmp_ln772_reg_2162_pp0_iter2_reg <= icmp_ln772_reg_2162_pp0_iter1_reg;
                icmp_ln772_reg_2162_pp0_iter3_reg <= icmp_ln772_reg_2162_pp0_iter2_reg;
                icmp_ln772_reg_2162_pp0_iter4_reg <= icmp_ln772_reg_2162_pp0_iter3_reg;
                icmp_ln772_reg_2162_pp0_iter5_reg <= icmp_ln772_reg_2162_pp0_iter4_reg;
                icmp_ln798_reg_2408 <= icmp_ln798_fu_1454_p2;
                icmp_ln799_reg_2413 <= icmp_ln799_fu_1460_p2;
                icmp_ln800_reg_2418 <= icmp_ln800_fu_1466_p2;
                p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg <= p_0_0_09481392_i_load_reg_2285;
                p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg <= p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg;
                p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg <= p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg;
                p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg <= p_0_0_0948_114831494_i_load_reg_2258;
                p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg <= p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg;
                p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg <= p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg;
                p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg <= p_0_0_0948_21422_i_load_reg_2302;
                p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg <= p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg;
                p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg <= p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg;
                p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg <= p_0_0_09491389_i_load_reg_2280;
                p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg <= p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg;
                p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg <= p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg;
                p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg <= p_0_0_0949_114811492_i_load_reg_2253;
                p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg <= p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg;
                p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg <= p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg;
                p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg <= p_0_0_0949_21419_i_load_reg_2297;
                p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg <= p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg;
                p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg <= p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg;
                p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg <= p_0_0_09501386_i_load_reg_2274;
                p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg <= p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg;
                p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg <= p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg;
                p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg <= p_0_0_0950_114791490_i_load_reg_2247;
                p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg <= p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg;
                p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg <= p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg;
                p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg <= p_0_0_0950_21416_i_load_reg_2291;
                p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg <= p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg;
                p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg <= p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg;
                p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg <= p_0_0_0_0_09081497_i_load_reg_2264;
                p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg <= p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg;
                p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg <= p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg;
                p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg <= p_0_0_0_0_09141485_i_load_reg_2237;
                p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg <= p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg;
                p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg <= p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg;
                p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg <= p_0_1_0_0_09091499_i_load_reg_2177;
                p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg;
                p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg;
                p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg;
                p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg <= p_0_1_0_0_09151487_i_load_reg_2170;
                p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg;
                p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg;
                p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg;
                p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg <= p_0_2_0_0_09101501_i_load_reg_2269;
                p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg <= p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg;
                p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg <= p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg;
                p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg <= p_0_2_0_0_09161489_i_load_reg_2242;
                p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg <= p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg;
                p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg <= p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg;
                pix_3_reg_538_pp0_iter3_reg <= pix_3_reg_538;
                pix_3_reg_538_pp0_iter4_reg <= pix_3_reg_538_pp0_iter3_reg;
                pix_3_reg_538_pp0_iter5_reg <= pix_3_reg_538_pp0_iter4_reg;
                pix_3_reg_538_pp0_iter6_reg <= pix_3_reg_538_pp0_iter5_reg;
                pix_4_reg_602_pp0_iter4_reg <= pix_4_reg_602;
                pix_4_reg_602_pp0_iter5_reg <= pix_4_reg_602_pp0_iter4_reg;
                pix_reg_612_pp0_iter4_reg <= pix_reg_612;
                pix_reg_612_pp0_iter5_reg <= pix_reg_612_pp0_iter4_reg;
                sub_ln817_reg_2423 <= sub_ln817_fu_1495_p2;
                sub_ln817_reg_2423_pp0_iter4_reg <= sub_ln817_reg_2423;
                sub_ln818_reg_2428 <= sub_ln818_fu_1511_p2;
                sub_ln818_reg_2428_pp0_iter4_reg <= sub_ln818_reg_2428;
                sub_ln819_reg_2433 <= sub_ln819_fu_1527_p2;
                sub_ln819_reg_2433_pp0_iter4_reg <= sub_ln819_reg_2433;
                sub_ln820_reg_2438 <= sub_ln820_fu_1543_p2;
                sub_ln820_reg_2438_pp0_iter4_reg <= sub_ln820_reg_2438;
                tmp_2_reg_2349 <= sub_ln790_fu_1238_p2(8 downto 8);
                tmp_3_reg_2365 <= sub_ln791_fu_1260_p2(8 downto 8);
                tmp_4_reg_2381 <= sub_ln792_fu_1282_p2(8 downto 8);
                tmp_5_reg_2397 <= sub_ln793_fu_1304_p2(8 downto 8);
                trunc_ln61_1_reg_2359 <= trunc_ln61_1_fu_1266_p1;
                trunc_ln61_2_reg_2375 <= trunc_ln61_2_fu_1288_p1;
                trunc_ln61_3_reg_2391 <= trunc_ln61_3_fu_1310_p1;
                trunc_ln61_reg_2343 <= trunc_ln61_fu_1244_p1;
                trunc_ln820_1_i_reg_2453 <= sub_ln820_1_fu_1697_p2(10 downto 1);
                    zext_ln790_1_reg_2338(7 downto 0) <= zext_ln790_1_fu_1234_p1(7 downto 0);
                    zext_ln791_reg_2354(7 downto 0) <= zext_ln791_fu_1256_p1(7 downto 0);
                    zext_ln792_reg_2370(7 downto 0) <= zext_ln792_fu_1278_p1(7 downto 0);
                    zext_ln793_reg_2386(7 downto 0) <= zext_ln793_fu_1300_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln833_reg_2166 <= and_ln833_fu_915_p2;
                and_ln833_reg_2166_pp0_iter1_reg <= and_ln833_reg_2166;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp161_i_reg_2143 <= cmp161_i_fu_881_p2;
                cmp161_i_reg_2143_pp0_iter1_reg <= cmp161_i_reg_2143;
                icmp_ln633_reg_2123 <= icmp_ln633_fu_853_p2;
                icmp_ln633_reg_2123_pp0_iter1_reg <= icmp_ln633_reg_2123;
                icmp_ln643_reg_2127 <= icmp_ln643_fu_875_p2;
                icmp_ln643_reg_2127_pp0_iter1_reg <= icmp_ln643_reg_2127;
                icmp_ln772_reg_2162 <= icmp_ln772_fu_903_p2;
                icmp_ln772_reg_2162_pp0_iter1_reg <= icmp_ln772_reg_2162;
                lineBuffer_1_addr_reg_2137 <= zext_ln633_fu_869_p1(12 - 1 downto 0);
                lineBuffer_1_addr_reg_2137_pp0_iter1_reg <= lineBuffer_1_addr_reg_2137;
                lineBuffer_addr_reg_2131 <= zext_ln633_fu_869_p1(12 - 1 downto 0);
                tmp_4_i1_reg_2192 <= lineBuffer_q1(15 downto 8);
                tmp_5_i2_reg_2199 <= lineBuffer_q1(23 downto 16);
                tmp_7_i3_reg_2214 <= lineBuffer_1_q1(15 downto 8);
                tmp_8_i4_reg_2220 <= lineBuffer_1_q1(23 downto 16);
                trunc_ln654_1_reg_2207 <= trunc_ln654_1_fu_957_p1;
                trunc_ln654_reg_2184 <= trunc_ln654_fu_932_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_b_1_reg_761 <= ap_phi_reg_pp0_iter0_b_1_reg_761;
                ap_phi_reg_pp0_iter1_downleft_2_reg_584 <= ap_phi_reg_pp0_iter0_downleft_2_reg_584;
                ap_phi_reg_pp0_iter1_downleft_reg_593 <= ap_phi_reg_pp0_iter0_downleft_reg_593;
                ap_phi_reg_pp0_iter1_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter0_en_rgd_1_reg_696;
                ap_phi_reg_pp0_iter1_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter0_en_rgd_2_reg_668;
                ap_phi_reg_pp0_iter1_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter0_en_rgd_3_reg_640;
                ap_phi_reg_pp0_iter1_en_rgd_reg_724 <= ap_phi_reg_pp0_iter0_en_rgd_reg_724;
                ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484 <= ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484;
                ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493 <= ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493;
                ap_phi_reg_pp0_iter1_pix_4_reg_602 <= ap_phi_reg_pp0_iter0_pix_4_reg_602;
                ap_phi_reg_pp0_iter1_pix_reg_612 <= ap_phi_reg_pp0_iter0_pix_reg_612;
                ap_phi_reg_pp0_iter1_r_1_reg_752 <= ap_phi_reg_pp0_iter0_r_1_reg_752;
                ap_phi_reg_pp0_iter1_upleft_2_reg_622 <= ap_phi_reg_pp0_iter0_upleft_2_reg_622;
                ap_phi_reg_pp0_iter1_upleft_reg_631 <= ap_phi_reg_pp0_iter0_upleft_reg_631;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_b_1_reg_761 <= ap_phi_reg_pp0_iter1_b_1_reg_761;
                ap_phi_reg_pp0_iter2_downleft_2_reg_584 <= ap_phi_reg_pp0_iter1_downleft_2_reg_584;
                ap_phi_reg_pp0_iter2_downleft_reg_593 <= ap_phi_reg_pp0_iter1_downleft_reg_593;
                ap_phi_reg_pp0_iter2_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter1_en_rgd_1_reg_696;
                ap_phi_reg_pp0_iter2_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter1_en_rgd_2_reg_668;
                ap_phi_reg_pp0_iter2_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter1_en_rgd_3_reg_640;
                ap_phi_reg_pp0_iter2_en_rgd_reg_724 <= ap_phi_reg_pp0_iter1_en_rgd_reg_724;
                ap_phi_reg_pp0_iter2_pix_4_reg_602 <= ap_phi_reg_pp0_iter1_pix_4_reg_602;
                ap_phi_reg_pp0_iter2_pix_reg_612 <= ap_phi_reg_pp0_iter1_pix_reg_612;
                ap_phi_reg_pp0_iter2_r_1_reg_752 <= ap_phi_reg_pp0_iter1_r_1_reg_752;
                ap_phi_reg_pp0_iter2_upleft_2_reg_622 <= ap_phi_reg_pp0_iter1_upleft_2_reg_622;
                ap_phi_reg_pp0_iter2_upleft_reg_631 <= ap_phi_reg_pp0_iter1_upleft_reg_631;
                p_0_1_0_0_09091499_i_load_reg_2177 <= p_0_1_0_0_09091499_i_fu_254;
                p_0_1_0_0_09151487_i_load_reg_2170 <= p_0_1_0_0_09151487_i_fu_230;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_b_1_reg_761 <= ap_phi_reg_pp0_iter2_b_1_reg_761;
                ap_phi_reg_pp0_iter3_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter2_en_rgd_1_reg_696;
                ap_phi_reg_pp0_iter3_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter2_en_rgd_2_reg_668;
                ap_phi_reg_pp0_iter3_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter2_en_rgd_3_reg_640;
                ap_phi_reg_pp0_iter3_en_rgd_reg_724 <= ap_phi_reg_pp0_iter2_en_rgd_reg_724;
                ap_phi_reg_pp0_iter3_r_1_reg_752 <= ap_phi_reg_pp0_iter2_r_1_reg_752;
                p_0_0_09481392_i_load_reg_2285 <= p_0_0_09481392_i_fu_270;
                p_0_0_0948_114831494_i_load_reg_2258 <= p_0_0_0948_114831494_i_fu_246;
                p_0_0_0948_21422_i_load_reg_2302 <= p_0_0_0948_21422_i_fu_282;
                p_0_0_09491389_i_load_reg_2280 <= p_0_0_09491389_i_fu_266;
                p_0_0_0949_114811492_i_load_reg_2253 <= p_0_0_0949_114811492_i_fu_242;
                p_0_0_0949_21419_i_load_reg_2297 <= p_0_0_0949_21419_i_fu_278;
                p_0_0_09501386_i_load_reg_2274 <= p_0_0_09501386_i_fu_262;
                p_0_0_0950_114791490_i_load_reg_2247 <= p_0_0_0950_114791490_i_fu_238;
                p_0_0_0950_21416_i_load_reg_2291 <= p_0_0_0950_21416_i_fu_274;
                p_0_0_0_0_09081497_i_load_reg_2264 <= p_0_0_0_0_09081497_i_fu_250;
                p_0_0_0_0_09141485_i_load_reg_2237 <= p_0_0_0_0_09141485_i_fu_226;
                p_0_2_0_0_09101501_i_load_reg_2269 <= p_0_2_0_0_09101501_i_fu_258;
                p_0_2_0_0_09161489_i_load_reg_2242 <= p_0_2_0_0_09161489_i_fu_234;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_b_1_reg_761 <= ap_phi_reg_pp0_iter3_b_1_reg_761;
                ap_phi_reg_pp0_iter4_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_696;
                ap_phi_reg_pp0_iter4_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_668;
                ap_phi_reg_pp0_iter4_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_640;
                ap_phi_reg_pp0_iter4_en_rgd_reg_724 <= ap_phi_reg_pp0_iter3_en_rgd_reg_724;
                ap_phi_reg_pp0_iter4_r_1_reg_752 <= ap_phi_reg_pp0_iter3_r_1_reg_752;
                pix_4_reg_602 <= ap_phi_reg_pp0_iter3_pix_4_reg_602;
                pix_reg_612 <= ap_phi_reg_pp0_iter3_pix_reg_612;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_b_1_reg_761 <= ap_phi_reg_pp0_iter4_b_1_reg_761;
                ap_phi_reg_pp0_iter5_r_1_reg_752 <= ap_phi_reg_pp0_iter4_r_1_reg_752;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_b_1_reg_761 <= ap_phi_reg_pp0_iter5_b_1_reg_761;
                ap_phi_reg_pp0_iter6_r_1_reg_752 <= ap_phi_reg_pp0_iter5_r_1_reg_752;
            end if;
        end if;
    end process;
    zext_ln790_1_reg_2338(8) <= '0';
    zext_ln791_reg_2354(8) <= '0';
    zext_ln792_reg_2370(8) <= '0';
    zext_ln793_reg_2386(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CH_fu_1721_p3 <= 
        pix_reg_612_pp0_iter5_reg when (red_i(0) = '1') else 
        pix_4_reg_602_pp0_iter5_reg;
    CV_fu_1765_p2 <= std_logic_vector(unsigned(zext_ln817_1_fu_1761_p1) - unsigned(select_ln820_2_fu_1753_p3));
    LineBufVal_2_fu_1183_p4 <= ((PixBufVal_2_fu_1165_p3 & PixBufVal_1_fu_1171_p3) & PixBufVal_fu_1177_p3);
    PixBufVal_1_fu_1171_p3 <= 
        tmp_4_i1_reg_2192 when (cmp203_i(0) = '1') else 
        p_0_0_0949_21469_ph_i_reg_474;
    PixBufVal_2_fu_1165_p3 <= 
        tmp_5_i2_reg_2199 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484;
    PixBufVal_fu_1177_p3 <= 
        trunc_ln654_reg_2184 when (cmp203_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493;
    add_ln817_fu_1637_p2 <= std_logic_vector(signed(sext_ln817_fu_1633_p1) + signed(sext_ln818_fu_1616_p1));
    add_ln820_1_fu_1691_p2 <= std_logic_vector(signed(sext_ln820_2_fu_1687_p1) + signed(sext_ln818_1_fu_1656_p1));
    add_ln820_fu_1681_p2 <= std_logic_vector(signed(sext_ln820_fu_1660_p1) + signed(sext_ln820_1_fu_1677_p1));
    agdiff_1_fu_1368_p3 <= 
        sub_ln61_1_fu_1363_p2 when (tmp_3_reg_2365(0) = '1') else 
        trunc_ln61_1_reg_2359;
    agdiff_2_fu_1379_p3 <= 
        sub_ln61_2_fu_1374_p2 when (tmp_4_reg_2381(0) = '1') else 
        trunc_ln61_2_reg_2375;
    agdiff_3_fu_1390_p3 <= 
        sub_ln61_3_fu_1385_p2 when (tmp_5_reg_2397(0) = '1') else 
        trunc_ln61_3_reg_2391;
    agdiff_fu_1357_p3 <= 
        sub_ln61_fu_1352_p2 when (tmp_2_reg_2349(0) = '1') else 
        trunc_ln61_reg_2343;
    and_ln817_fu_1611_p2 <= (sub_ln817_reg_2423_pp0_iter4_reg and select_ln817_1_fu_1603_p3);
    and_ln818_fu_1628_p2 <= (sub_ln818_reg_2428_pp0_iter4_reg and select_ln818_1_fu_1620_p3);
    and_ln819_fu_1651_p2 <= (sub_ln819_reg_2433_pp0_iter4_reg and select_ln819_1_fu_1643_p3);
    and_ln820_fu_1672_p2 <= (sub_ln820_reg_2438_pp0_iter4_reg and select_ln820_1_fu_1664_p3);
    and_ln833_fu_915_p2 <= (icmp_ln833_fu_909_p2 and cmp203_i);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, ap_block_state2_pp0_stage0_iter1, ap_block_state8_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage0_iter7)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgG_empty_n, ap_predicate_op101_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op101_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(imgRB_full_n, and_ln833_reg_2166_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((imgRB_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln833_reg_2166_pp0_iter6_reg));
    end process;


    ap_condition_1656_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg)
    begin
                ap_condition_1656 <= ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1659_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln633_reg_2123, icmp_ln643_reg_2127)
    begin
                ap_condition_1659 <= ((icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_338_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_338 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_560_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i_read_reg_2112)
    begin
                ap_condition_560 <= ((cmp59_i_read_reg_2112 = ap_const_lv1_0) and (icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;


    ap_condition_63_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i)
    begin
                ap_condition_63 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln633_fu_853_p2, ap_start_int)
    begin
        if (((icmp_ln633_fu_853_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln633_reg_2123_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter6_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_store_state2)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(ap_predicate_op148_store_state3)
    begin
                ap_enable_operation_148 <= (ap_predicate_op148_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_78_assign_proc : process(ap_predicate_op78_load_state1)
    begin
                ap_enable_operation_78 <= (ap_predicate_op78_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_80_assign_proc : process(ap_predicate_op80_load_state1)
    begin
                ap_enable_operation_80 <= (ap_predicate_op80_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_92_assign_proc : process(ap_predicate_op92_load_state2)
    begin
                ap_enable_operation_92 <= (ap_predicate_op92_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_96_assign_proc : process(ap_predicate_op96_load_state2)
    begin
                ap_enable_operation_96 <= (ap_predicate_op96_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_downleft_1_phi_fu_505_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_10_fu_1127_p3, ap_phi_reg_pp0_iter2_downleft_1_reg_502, p_0_0_0949_21419_i_fu_278)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downleft_1_phi_fu_505_p4 <= p_0_0_0949_21419_i_fu_278;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downleft_1_phi_fu_505_p4 <= select_ln710_10_fu_1127_p3;
            else 
                ap_phi_mux_downleft_1_phi_fu_505_p4 <= ap_phi_reg_pp0_iter2_downleft_1_reg_502;
            end if;
        else 
            ap_phi_mux_downleft_1_phi_fu_505_p4 <= ap_phi_reg_pp0_iter2_downleft_1_reg_502;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_6_fu_1100_p3, ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557, p_0_2_0_0_09161489_i_fu_234)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 <= p_0_2_0_0_09161489_i_fu_234;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 <= select_ln710_6_fu_1100_p3;
            else 
                ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557;
            end if;
        else 
            ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_12_fu_1142_p3, ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511, p_0_2_0_0_09101501_i_fu_258)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 <= p_0_2_0_0_09101501_i_fu_258;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 <= select_ln710_12_fu_1142_p3;
            else 
                ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511;
            end if;
        else 
            ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, p_0_1_0_0_09151487_i_load_reg_2170, select_ln710_7_fu_1107_p3, ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 <= p_0_1_0_0_09151487_i_load_reg_2170;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 <= select_ln710_7_fu_1107_p3;
            else 
                ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566;
            end if;
        else 
            ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, p_0_1_0_0_09091499_i_load_reg_2177, select_ln710_13_fu_1150_p3, ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 <= p_0_1_0_0_09091499_i_load_reg_2177;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 <= select_ln710_13_fu_1150_p3;
            else 
                ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4_assign_proc : process(imgG_dout, icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i_read_reg_2112, cmp59_i, lineBuffer_q1, ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474)
    begin
        if (((icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0))) then
            if ((cmp59_i_read_reg_2112 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 <= lineBuffer_q1(15 downto 8);
            elsif ((cmp59_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 <= imgG_dout(15 downto 8);
            else 
                ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
            end if;
        else 
            ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
        end if; 
    end process;


    ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_8_fu_1113_p3, ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575, p_0_0_0_0_09141485_i_fu_226)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 <= p_0_0_0_0_09141485_i_fu_226;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 <= select_ln710_8_fu_1113_p3;
            else 
                ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575;
            end if;
        else 
            ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 <= ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_14_fu_1157_p3, ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529, p_0_0_0_0_09081497_i_fu_250)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 <= p_0_0_0_0_09081497_i_fu_250;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 <= select_ln710_14_fu_1157_p3;
            else 
                ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529;
            end if;
        else 
            ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529;
        end if; 
    end process;


    ap_phi_mux_pix_3_phi_fu_541_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_1_fu_1068_p3, ap_phi_reg_pp0_iter2_pix_3_reg_538, p_0_0_0949_114811492_i_fu_242)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_3_phi_fu_541_p4 <= p_0_0_0949_114811492_i_fu_242;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_3_phi_fu_541_p4 <= select_ln710_1_fu_1068_p3;
            else 
                ap_phi_mux_pix_3_phi_fu_541_p4 <= ap_phi_reg_pp0_iter2_pix_3_reg_538;
            end if;
        else 
            ap_phi_mux_pix_3_phi_fu_541_p4 <= ap_phi_reg_pp0_iter2_pix_3_reg_538;
        end if; 
    end process;


    ap_phi_mux_upleft_1_phi_fu_551_p4_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg, select_ln710_4_fu_1087_p3, ap_phi_reg_pp0_iter2_upleft_1_reg_548, p_0_0_09491389_i_fu_266)
    begin
        if ((icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upleft_1_phi_fu_551_p4 <= p_0_0_09491389_i_fu_266;
            elsif ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upleft_1_phi_fu_551_p4 <= select_ln710_4_fu_1087_p3;
            else 
                ap_phi_mux_upleft_1_phi_fu_551_p4 <= ap_phi_reg_pp0_iter2_upleft_1_reg_548;
            end if;
        else 
            ap_phi_mux_upleft_1_phi_fu_551_p4 <= ap_phi_reg_pp0_iter2_upleft_1_reg_548;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_1_reg_761 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_2_reg_584 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_reg_593 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_en_rgd_1_reg_696 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_2_reg_668 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_3_reg_640 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_reg_724 <= "X";
    ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_4_reg_602 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_reg_612 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_r_1_reg_752 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_2_reg_622 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_reg_631 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_downleft_1_reg_502 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_3_reg_538 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter2_upleft_1_reg_548 <= "XXXXXXXX";

    ap_predicate_op101_read_state2_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i)
    begin
                ap_predicate_op101_read_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;


    ap_predicate_op105_store_state2_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i)
    begin
                ap_predicate_op105_store_state2 <= ((cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;


    ap_predicate_op148_store_state3_assign_proc : process(icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg)
    begin
                ap_predicate_op148_store_state3 <= ((icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op78_load_state1_assign_proc : process(icmp_ln633_fu_853_p2, icmp_ln643_fu_875_p2)
    begin
                ap_predicate_op78_load_state1 <= ((icmp_ln633_fu_853_p2 = ap_const_lv1_0) and (icmp_ln643_fu_875_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op80_load_state1_assign_proc : process(icmp_ln633_fu_853_p2, icmp_ln643_fu_875_p2)
    begin
                ap_predicate_op80_load_state1 <= ((icmp_ln633_fu_853_p2 = ap_const_lv1_0) and (icmp_ln643_fu_875_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op92_load_state2_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127)
    begin
                ap_predicate_op92_load_state2 <= ((icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;


    ap_predicate_op96_load_state2_assign_proc : process(icmp_ln633_reg_2123, icmp_ln643_reg_2127)
    begin
                ap_predicate_op96_load_state2 <= ((icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_222, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_z <= x_fu_222;
        end if; 
    end process;

    b_fu_1778_p3 <= 
        CV_fu_1765_p2 when (red_i(0) = '1') else 
        zext_ln788_fu_1728_p1;
    cmp161_i_fu_881_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv12_0) else "0";
    cmp59_i_read_reg_2112 <= cmp59_i;
    enable_1_fu_1420_p3 <= 
        or_ln_i_fu_1412_p3 when (icmp_ln796_fu_1406_p2(0) = '1') else 
        zext_ln769_fu_1402_p1;
    enable_2_fu_1438_p3 <= (ap_const_lv1_1 & enable_1_fu_1420_p3);
    enable_3_fu_1446_p3 <= 
        enable_2_fu_1438_p3 when (icmp_ln797_fu_1432_p2(0) = '1') else 
        zext_ln769_1_fu_1428_p1;
    enable_4_fu_1558_p3 <= 
        or_ln1_i_fu_1551_p3 when (icmp_ln798_reg_2408(0) = '1') else 
        zext_ln769_2_fu_1548_p1;
    enable_5_fu_1569_p3 <= (ap_const_lv1_1 & enable_4_fu_1558_p3);
    enable_6_fu_1577_p3 <= 
        enable_5_fu_1569_p3 when (icmp_ln799_reg_2413(0) = '1') else 
        zext_ln769_3_fu_1565_p1;
    enable_7_fu_1596_p3 <= 
        or_ln2_i_fu_1588_p3 when (icmp_ln800_reg_2418(0) = '1') else 
        zext_ln769_4_fu_1584_p1;
    enable_fu_1396_p2 <= "1" when (unsigned(agdiff_fu_1357_p3) < unsigned(agdiff_1_fu_1368_p3)) else "0";
    icmp_ln633_fu_853_p2 <= "1" when (ap_sig_allocacmp_z = loopWidth_i) else "0";
    icmp_ln643_fu_875_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(empty)) else "0";
    icmp_ln772_fu_903_p2 <= "1" when (xor_i = zext_ln772_fu_899_p1) else "0";
    icmp_ln796_fu_1406_p2 <= "1" when (unsigned(agdiff_fu_1357_p3) < unsigned(agdiff_2_fu_1379_p3)) else "0";
    icmp_ln797_fu_1432_p2 <= "1" when (unsigned(agdiff_fu_1357_p3) < unsigned(agdiff_3_fu_1390_p3)) else "0";
    icmp_ln798_fu_1454_p2 <= "1" when (unsigned(agdiff_1_fu_1368_p3) < unsigned(agdiff_2_fu_1379_p3)) else "0";
    icmp_ln799_fu_1460_p2 <= "1" when (unsigned(agdiff_1_fu_1368_p3) < unsigned(agdiff_3_fu_1390_p3)) else "0";
    icmp_ln800_fu_1466_p2 <= "1" when (unsigned(agdiff_2_fu_1379_p3) < unsigned(agdiff_3_fu_1390_p3)) else "0";
    icmp_ln827_fu_1803_p2 <= "1" when (tmp_8_fu_1793_p4 = ap_const_lv2_1) else "0";
    icmp_ln829_fu_1859_p2 <= "1" when (tmp_10_fu_1849_p4 = ap_const_lv2_1) else "0";
    icmp_ln833_fu_909_p2 <= "0" when (ap_sig_allocacmp_z = ap_const_lv12_0) else "1";

    imgG_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgG_empty_n, ap_predicate_op101_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op101_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_blk_n <= imgG_empty_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgG_read <= imgG_read_local;

    imgG_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op101_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op101_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_read_local <= ap_const_logic_1;
        else 
            imgG_read_local <= ap_const_logic_0;
        end if; 
    end process;


    imgRB_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, imgRB_full_n, and_ln833_reg_2166_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln833_reg_2166_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            imgRB_blk_n <= imgRB_full_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_din <= or_ln835_3_i_fu_1897_p4;
    imgRB_write <= imgRB_write_local;

    imgRB_write_local_assign_proc : process(ap_enable_reg_pp0_iter7, and_ln833_reg_2166_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln833_reg_2166_pp0_iter6_reg) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            imgRB_write_local <= ap_const_logic_1;
        else 
            imgRB_write_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_1_address0 <= lineBuffer_1_addr_reg_2137_pp0_iter1_reg;
    lineBuffer_1_address1 <= zext_ln633_fu_869_p1(12 - 1 downto 0);

    lineBuffer_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_1_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_1_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter1_reg, icmp_ln643_reg_2127_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln643_reg_2127_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln633_reg_2123_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_1_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_address0 <= lineBuffer_addr_reg_2131;
    lineBuffer_address1 <= zext_ln633_fu_869_p1(12 - 1 downto 0);

    lineBuffer_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce0_local <= ap_const_logic_1;
        else 
            lineBuffer_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_ce1_local <= ap_const_logic_1;
        else 
            lineBuffer_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln633_reg_2123, icmp_ln643_reg_2127, cmp59_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp59_i = ap_const_lv1_1) and (icmp_ln643_reg_2127 = ap_const_lv1_1) and (icmp_ln633_reg_2123 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_we0_local <= ap_const_logic_1;
        else 
            lineBuffer_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_i_fu_1551_p3 <= (ap_const_lv1_1 & enable_3_reg_2402);
    or_ln2_i_fu_1588_p3 <= (ap_const_lv1_1 & enable_6_fu_1577_p3);
    or_ln827_fu_1827_p2 <= (tmp_7_fu_1785_p3 or icmp_ln827_fu_1803_p2);
    or_ln829_fu_1883_p2 <= (tmp_9_fu_1841_p3 or icmp_ln829_fu_1859_p2);
    or_ln835_3_i_fu_1897_p4 <= ((select_ln829_1_fu_1889_p3 & pix_3_reg_538_pp0_iter6_reg) & select_ln827_1_fu_1833_p3);
    or_ln_i_fu_1412_p3 <= (ap_const_lv1_1 & enable_fu_1396_p2);
    p_0_0_09481392_i_out <= p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg;

    p_0_0_09481392_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_09481392_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09481392_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_114831494_i_out <= p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg;

    p_0_0_0948_114831494_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0948_114831494_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_114831494_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0948_21422_i_out <= p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg;

    p_0_0_0948_21422_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0948_21422_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0948_21422_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09491389_i_out <= p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg;

    p_0_0_09491389_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_09491389_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09491389_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_114811492_i_out <= p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg;

    p_0_0_0949_114811492_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0949_114811492_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_114811492_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0949_21419_i_out <= p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg;

    p_0_0_0949_21419_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0949_21419_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0949_21419_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_09501386_i_out <= p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg;

    p_0_0_09501386_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_09501386_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_09501386_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_114791490_i_out <= p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg;

    p_0_0_0950_114791490_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0950_114791490_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_114791490_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0950_21416_i_out <= p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg;

    p_0_0_0950_21416_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0950_21416_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0950_21416_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09081497_i_out <= p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg;

    p_0_0_0_0_09081497_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09081497_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09081497_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_09141485_i_out <= p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg;

    p_0_0_0_0_09141485_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_09141485_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_09141485_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09091499_i_out <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg;

    p_0_1_0_0_09091499_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09091499_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09091499_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_09151487_i_out <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg;

    p_0_1_0_0_09151487_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_09151487_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_09151487_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09101501_i_out <= p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg;

    p_0_2_0_0_09101501_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09101501_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09101501_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_09161489_i_out <= p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg;

    p_0_2_0_0_09161489_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln633_reg_2123_pp0_iter5_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln633_reg_2123_pp0_iter5_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_09161489_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_09161489_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_1771_p3 <= 
        zext_ln788_fu_1728_p1 when (red_i(0) = '1') else 
        CV_fu_1765_p2;
    select_ln710_10_fu_1127_p3 <= 
        p_0_0_0949_21469_ph_i_reg_474 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0949_21419_i_fu_278;
    select_ln710_11_fu_1135_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0950_21416_i_fu_274;
    select_ln710_12_fu_1142_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_2_0_0_09101501_i_fu_258;
    select_ln710_13_fu_1150_p3 <= 
        p_0_0_0949_21469_ph_i_reg_474 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_09091499_i_load_reg_2177;
    select_ln710_14_fu_1157_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0_0_09081497_i_fu_250;
    select_ln710_1_fu_1068_p3 <= 
        tmp_4_i1_reg_2192 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0949_114811492_i_fu_242;
    select_ln710_2_fu_1075_p3 <= 
        tmp_5_i2_reg_2199 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0948_114831494_i_fu_246;
    select_ln710_3_fu_1081_p3 <= 
        tmp_8_i4_reg_2220 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_09481392_i_fu_270;
    select_ln710_4_fu_1087_p3 <= 
        tmp_7_i3_reg_2214 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_09491389_i_fu_266;
    select_ln710_5_fu_1094_p3 <= 
        trunc_ln654_1_reg_2207 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_09501386_i_fu_262;
    select_ln710_6_fu_1100_p3 <= 
        tmp_8_i4_reg_2220 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_2_0_0_09161489_i_fu_234;
    select_ln710_7_fu_1107_p3 <= 
        tmp_7_i3_reg_2214 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_1_0_0_09151487_i_load_reg_2170;
    select_ln710_8_fu_1113_p3 <= 
        trunc_ln654_1_reg_2207 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0_0_09141485_i_fu_226;
    select_ln710_9_fu_1120_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0948_21422_i_fu_282;
    select_ln710_fu_1062_p3 <= 
        trunc_ln654_reg_2184 when (cmp161_i_reg_2143_pp0_iter1_reg(0) = '1') else 
        p_0_0_0950_114791490_i_fu_238;
    select_ln817_1_fu_1603_p3 <= 
        ap_const_lv9_1FF when (ap_phi_reg_pp0_iter5_en_rgd_reg_724(0) = '1') else 
        ap_const_lv9_0;
    select_ln817_fu_1484_p3 <= 
        ap_phi_reg_pp0_iter3_upleft_2_reg_622 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_upleft_reg_631;
    select_ln818_1_fu_1620_p3 <= 
        ap_const_lv9_1FF when (ap_phi_reg_pp0_iter5_en_rgd_1_reg_696(0) = '1') else 
        ap_const_lv9_0;
    select_ln818_fu_1500_p3 <= 
        ap_phi_reg_pp0_iter3_downleft_2_reg_584 when (red_i(0) = '1') else 
        ap_phi_reg_pp0_iter3_downleft_reg_593;
    select_ln819_1_fu_1643_p3 <= 
        ap_const_lv9_1FF when (ap_phi_reg_pp0_iter5_en_rgd_2_reg_668(0) = '1') else 
        ap_const_lv9_0;
    select_ln819_fu_1516_p3 <= 
        p_0_2_0_0_09161489_i_fu_234 when (red_i(0) = '1') else 
        p_0_0_0_0_09141485_i_fu_226;
    select_ln820_1_fu_1664_p3 <= 
        ap_const_lv9_1FF when (ap_phi_reg_pp0_iter5_en_rgd_3_reg_640(0) = '1') else 
        ap_const_lv9_0;
    select_ln820_2_fu_1753_p3 <= 
        sub_ln820_2_fu_1739_p2 when (tmp_6_fu_1732_p3(0) = '1') else 
        trunc_ln820_2_i_fu_1744_p4;
    select_ln820_fu_1532_p3 <= 
        p_0_2_0_0_09101501_i_fu_258 when (red_i(0) = '1') else 
        p_0_0_0_0_09081497_i_fu_250;
    select_ln827_1_fu_1833_p3 <= 
        select_ln827_fu_1819_p3 when (or_ln827_fu_1827_p2(0) = '1') else 
        trunc_ln827_fu_1809_p1;
    select_ln827_fu_1819_p3 <= 
        ap_const_lv8_FF when (xor_ln827_fu_1813_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln829_1_fu_1889_p3 <= 
        select_ln829_fu_1875_p3 when (or_ln829_fu_1883_p2(0) = '1') else 
        trunc_ln829_fu_1865_p1;
    select_ln829_fu_1875_p3 <= 
        ap_const_lv8_FF when (xor_ln829_fu_1869_p2(0) = '1') else 
        ap_const_lv8_0;
        sext_ln817_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln818_fu_1628_p2),10));

        sext_ln818_1_fu_1656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln817_fu_1637_p2),11));

        sext_ln818_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln817_fu_1611_p2),10));

        sext_ln820_1_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln820_fu_1672_p2),10));

        sext_ln820_2_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln820_fu_1681_p2),11));

        sext_ln820_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln819_fu_1651_p2),10));

    sub_ln61_1_fu_1363_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_1_reg_2359));
    sub_ln61_2_fu_1374_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_2_reg_2375));
    sub_ln61_3_fu_1385_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_3_reg_2391));
    sub_ln61_fu_1352_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln61_reg_2343));
    sub_ln790_fu_1238_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1230_p1) - unsigned(zext_ln790_1_fu_1234_p1));
    sub_ln791_fu_1260_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1230_p1) - unsigned(zext_ln791_fu_1256_p1));
    sub_ln792_fu_1282_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1230_p1) - unsigned(zext_ln792_fu_1278_p1));
    sub_ln793_fu_1304_p2 <= std_logic_vector(unsigned(zext_ln790_fu_1230_p1) - unsigned(zext_ln793_fu_1300_p1));
    sub_ln817_fu_1495_p2 <= std_logic_vector(unsigned(zext_ln790_1_reg_2338) - unsigned(zext_ln817_fu_1491_p1));
    sub_ln818_fu_1511_p2 <= std_logic_vector(unsigned(zext_ln791_reg_2354) - unsigned(zext_ln818_fu_1507_p1));
    sub_ln819_fu_1527_p2 <= std_logic_vector(unsigned(zext_ln792_reg_2370) - unsigned(zext_ln819_fu_1523_p1));
    sub_ln820_1_fu_1697_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(add_ln820_1_fu_1691_p2));
    sub_ln820_2_fu_1739_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln820_1_i_reg_2453));
    sub_ln820_fu_1543_p2 <= std_logic_vector(unsigned(zext_ln793_reg_2386) - unsigned(zext_ln820_fu_1539_p1));
    tmp_10_fu_1849_p4 <= ap_phi_reg_pp0_iter7_b_1_reg_761(9 downto 8);
    tmp_6_fu_1732_p3 <= add_ln820_1_reg_2447(10 downto 10);
    tmp_7_fu_1785_p3 <= ap_phi_reg_pp0_iter7_r_1_reg_752(9 downto 9);
    tmp_8_fu_1793_p4 <= ap_phi_reg_pp0_iter7_r_1_reg_752(9 downto 8);
    tmp_9_fu_1841_p3 <= ap_phi_reg_pp0_iter7_b_1_reg_761(9 downto 9);
    trunc_ln61_1_fu_1266_p1 <= sub_ln791_fu_1260_p2(8 - 1 downto 0);
    trunc_ln61_2_fu_1288_p1 <= sub_ln792_fu_1282_p2(8 - 1 downto 0);
    trunc_ln61_3_fu_1310_p1 <= sub_ln793_fu_1304_p2(8 - 1 downto 0);
    trunc_ln61_fu_1244_p1 <= sub_ln790_fu_1238_p2(8 - 1 downto 0);
    trunc_ln633_fu_865_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln654_1_fu_957_p1 <= lineBuffer_1_q1(8 - 1 downto 0);
    trunc_ln654_fu_932_p1 <= lineBuffer_q1(8 - 1 downto 0);
    trunc_ln666_fu_981_p1 <= imgG_dout(8 - 1 downto 0);
    trunc_ln820_2_i_fu_1744_p4 <= add_ln820_1_reg_2447(10 downto 1);
    trunc_ln827_fu_1809_p1 <= ap_phi_reg_pp0_iter7_r_1_reg_752(8 - 1 downto 0);
    trunc_ln829_fu_1865_p1 <= ap_phi_reg_pp0_iter7_b_1_reg_761(8 - 1 downto 0);
    x_5_fu_859_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv12_1));
    xor_ln772_1_fu_893_p2 <= (xor_ln772_fu_887_p2 xor ap_const_lv1_1);
    xor_ln772_fu_887_p2 <= (trunc_ln633_fu_865_p1 xor empty_51);
    xor_ln827_fu_1813_p2 <= (tmp_7_fu_1785_p3 xor ap_const_lv1_1);
    xor_ln829_fu_1869_p2 <= (tmp_9_fu_1841_p3 xor ap_const_lv1_1);
    zext_ln633_fu_869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_fu_859_p2),64));
    zext_ln763_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_reg_612_pp0_iter5_reg),10));
    zext_ln765_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_4_reg_602_pp0_iter5_reg),10));
    zext_ln769_1_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_1_fu_1420_p3),3));
    zext_ln769_2_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_3_reg_2402),4));
    zext_ln769_3_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_4_fu_1558_p3),5));
    zext_ln769_4_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_6_fu_1577_p3),6));
    zext_ln769_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_fu_1396_p2),2));
    zext_ln772_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln772_1_fu_893_p2),15));
    zext_ln788_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_fu_1721_p3),10));
    zext_ln790_1_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_upleft_1_phi_fu_551_p4),9));
    zext_ln790_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pix_3_phi_fu_541_p4),9));
    zext_ln791_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_downleft_1_phi_fu_505_p4),9));
    zext_ln792_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09151487_i_fu_230),9));
    zext_ln793_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_1_0_0_09091499_i_fu_254),9));
    zext_ln817_1_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_3_reg_538_pp0_iter5_reg),10));
    zext_ln817_fu_1491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln817_fu_1484_p3),9));
    zext_ln818_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln818_fu_1500_p3),9));
    zext_ln819_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln819_fu_1516_p3),9));
    zext_ln820_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln820_fu_1532_p3),9));
end behav;
