module wideexpr_00416(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $unsigned($signed(-(s4)));
  assign y1 = ((u5)&(6'sb110000))<<($unsigned(-(((((ctrl[4]?s5:s0))|(+(4'sb0000)))>>(((s5)>=(3'sb101))>>>($signed(s6))))^(($signed(s3))|((-(3'sb011))>>>(u0))))));
  assign y2 = (ctrl[5]?+({4{-(s3)}}):((ctrl[5]?-(-((~|(1'sb1))<((ctrl[3]?4'b1110:s0)))):(((ctrl[0]?2'sb11:$signed(u3)))+($signed({s6,s7,s5,2'sb01})))+(((+(5'sb01100))>>>(s1))<<<(((1'sb1)|(4'sb1001))+($signed(3'sb110))))))|((+(s3))^~(+((((s2)>>(6'b000111))>(s5))-({(1'sb0)<<(5'b10111)})))));
  assign y3 = (ctrl[5]?(4'sb1001)-((ctrl[7]?(ctrl[4]?3'sb010:(ctrl[4]?2'sb11:1'sb1)):(ctrl[5]?(s3)>>>(u1):(4'sb0001)<<<(s1)))):(ctrl[0]?(((2'sb11)>>(u5))<<<(2'sb01))<<<(-({1{3'sb000}})):($signed(-(u2)))^(-((1'sb0)<<(s6)))));
  assign y4 = ((($signed($signed((u6)>>>(s7))))<<<((ctrl[3]?(+(s0))|((1'sb0)<<(4'b0000)):5'sb00110)))<<<(({3{(ctrl[2]?6'b000110:u6)}})<<((6'sb111100)^(6'b110010))))|(-(((ctrl[7]?$signed($signed(5'sb11101)):s0))<<<((((3'sb010)+(u1))<<<(-(6'sb001110)))^~(~(s2)))));
  assign y5 = 3'sb011;
  assign y6 = (ctrl[1]?s2:1'sb1);
  assign y7 = $signed(s6);
endmodule
