module S_R_Flip_Flop(S,R,clk,q,qn);
input wire S,R,clk;
output reg q;
output qn;



always@(posedge clk)begin
case({S,R})
    2'b00:q<=q; //no change
	 2'b01:q<=1'b0;// reset
	 2'b10:q<=1'b1; //set
	 2'b11:q<=1'bx; //invalid
endcase
end

assign qn = ~q;


endmodule
