
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -246.07

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.00

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.86   35.96   35.96 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.86    0.02   35.98 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.70    7.20   43.18 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.70    0.01   43.18 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.18   data arrival time
-----------------------------------------------------------------------------
                                 34.78   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.62   28.86   42.26   42.26 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.87    0.12   42.37 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.20   68.68  111.06 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.20    0.04  111.09 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.68   35.00  146.09 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.68    0.00  146.09 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.24   29.37  175.47 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.25    0.13  175.60 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.77   11.55   21.20  196.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.56    0.17  196.97 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.44   20.44  217.41 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.44    0.05  217.46 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.20   24.28  241.75 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.21    0.02  241.77 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.84    9.23   28.22  269.99 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.23    0.02  270.00 ^ resp_msg[13] (out)
                                270.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.00   data arrival time
-----------------------------------------------------------------------------
                                -22.00   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.62   28.86   42.26   42.26 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.87    0.12   42.37 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.77   77.20   68.68  111.06 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.20    0.04  111.09 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.45    9.68   35.00  146.09 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.68    0.00  146.09 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.63   14.24   29.37  175.47 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.25    0.13  175.60 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.77   11.55   21.20  196.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.56    0.17  196.97 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.44   20.44  217.41 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.44    0.05  217.46 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.14   11.20   24.28  241.75 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.21    0.02  241.77 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.84    9.23   28.22  269.99 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.23    0.02  270.00 ^ resp_msg[13] (out)
                                270.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.00   data arrival time
-----------------------------------------------------------------------------
                                -22.00   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  42.1%
Combinational          1.70e-04   1.53e-04   2.17e-08   3.23e-04  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.77e-04   2.70e-08   5.58e-04 100.0%
                          68.3%      31.7%       0.0%
