// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "rocjitsu/kmd/linux/sysfs.h"

#include <cstdlib>
#include <filesystem>
#include <fstream>
#include <sstream>
#include <string>
#include <unistd.h>

namespace rocjitsu {

namespace fs = std::filesystem;

Sysfs::~Sysfs() { cleanup(); }

Sysfs::Sysfs(Sysfs &&other) noexcept : topology_dir_(std::move(other.topology_dir_)) {
  other.topology_dir_.clear();
}

Sysfs &Sysfs::operator=(Sysfs &&other) noexcept {
  if (this != &other) {
    cleanup();
    topology_dir_ = std::move(other.topology_dir_);
    other.topology_dir_.clear();
  }
  return *this;
}

void Sysfs::write_file(const std::string &path, const std::string &content) {
  std::ofstream f(path);
  f << content;
}

void Sysfs::make_dir(const std::string &path) { fs::create_directories(path); }

void Sysfs::cleanup() {
  if (!topology_dir_.empty()) {
    fs::remove_all(topology_dir_);
    topology_dir_.clear();
  }
}

void Sysfs::setup_environment() {
  // Do NOT set HSA_MODEL_TOPOLOGY. That triggers libhsakmt's "model mode"
  // which requires HSA_MODEL_LIB (an FFM .so we don't provide). Our
  // LD_PRELOAD interposer redirects all sysfs topology reads (open, openat,
  // fopen) from /sys/devices/virtual/kfd/kfd/topology/ to the generated
  // directory transparently — no env var needed.
}

void Sysfs::write_generation_id() { write_file(topology_dir_ + "/generation_id", "1\n"); }

void Sysfs::write_system_properties() {
  write_file(topology_dir_ + "/system_properties", "platform_oem 0\n"
                                                   "platform_id 0\n"
                                                   "platform_rev 0\n"
                                                   "num_devices 2\n"); // 1 CPU + 1 GPU node
}

void Sysfs::write_cpu_node(const std::string &nodes_dir) {
  std::string node_dir = nodes_dir + "/0";
  make_dir(node_dir);
  make_dir(node_dir + "/mem_banks/0");
  make_dir(node_dir + "/io_links/0");

  write_file(node_dir + "/gpu_id", "0\n");

  long nproc = sysconf(_SC_NPROCESSORS_ONLN);
  if (nproc < 1)
    nproc = 1;

  long pages = sysconf(_SC_PHYS_PAGES);
  long page_size = sysconf(_SC_PAGE_SIZE);
  uint64_t total_ram = static_cast<uint64_t>(pages) * static_cast<uint64_t>(page_size);

  std::ostringstream props;
  props << "cpu_cores_count " << nproc << "\n"
        << "simd_count 0\n"
        << "mem_banks_count 1\n"
        << "caches_count 0\n"
        << "io_links_count 1\n"
        << "cpu_core_id_base 0\n"
        << "simd_id_base 0\n"
        << "max_waves_per_simd 0\n"
        << "lds_size_in_kb 0\n"
        << "gds_size_in_kb 0\n"
        << "num_gws 0\n"
        << "wave_front_size 0\n"
        << "array_count 0\n"
        << "simd_arrays_per_engine 0\n"
        << "cu_per_simd_array 0\n"
        << "simd_per_cu 0\n"
        << "max_slots_scratch_cu 0\n"
        << "gfx_target_version 0\n"
        << "vendor_id 2\n"
        << "device_id 0\n"
        << "location_id 0\n"
        << "domain 0\n"
        << "drm_render_minor 0\n"
        << "hive_id 0\n"
        << "num_sdma_engines 0\n"
        << "num_sdma_xgmi_engines 0\n"
        << "num_sdma_queues_per_engine 0\n"
        << "num_cp_queues 0\n"
        << "max_engine_clk_fcompute 0\n"
        << "max_engine_clk_ccompute 3000\n"
        << "local_mem_size 0\n"
        << "fw_version 0\n"
        << "capability 0\n"
        << "sdma_fw_version 0\n"
        << "vram_public 0\n"
        << "vram_size 0\n";
  write_file(node_dir + "/properties", props.str());

  std::ostringstream mem;
  mem << "heap_type 0\n"
      << "size_in_bytes " << total_ram << "\n"
      << "flags 0\n"
      << "width 0\n"
      << "mem_clk_max 0\n";
  write_file(node_dir + "/mem_banks/0/properties", mem.str());

  write_file(node_dir + "/io_links/0/properties", "type 2\n"
                                                  "version_major 0\n"
                                                  "version_minor 0\n"
                                                  "node_from 0\n"
                                                  "node_to 1\n"
                                                  "weight 20\n"
                                                  "min_latency 0\n"
                                                  "max_latency 0\n"
                                                  "min_bandwidth 0\n"
                                                  "max_bandwidth 0\n"
                                                  "recommended_transfer_size 0\n"
                                                  "num_hops 1\n"
                                                  "flags 1\n");
}

void Sysfs::write_gpu_node(const std::string &nodes_dir, const GpuInfo &gpu) {
  std::string node_dir = nodes_dir + "/1";
  make_dir(node_dir);
  make_dir(node_dir + "/mem_banks/0");
  make_dir(node_dir + "/caches/0");
  make_dir(node_dir + "/caches/1");
  make_dir(node_dir + "/io_links/0");

  std::ostringstream gpu_id;
  gpu_id << gpu.gpu_id << "\n";
  write_file(node_dir + "/gpu_id", gpu_id.str());

  std::ostringstream props;
  props << "cpu_cores_count 0\n"
        << "simd_count " << gpu.simd_count << "\n"
        << "mem_banks_count 1\n"
        << "caches_count 2\n"
        << "io_links_count 1\n"
        << "cpu_core_id_base 0\n"
        << "simd_id_base 2147487744\n"
        << "max_waves_per_simd " << gpu.max_waves_per_simd << "\n"
        << "lds_size_in_kb " << gpu.lds_size_kb << "\n"
        << "gds_size_in_kb 0\n"
        << "num_gws 64\n"
        << "wave_front_size " << gpu.wave_front_size << "\n"
        << "array_count " << gpu.num_shader_engines << "\n"
        << "simd_arrays_per_engine " << gpu.num_shader_arrays_per_engine << "\n"
        << "cu_per_simd_array " << gpu.num_cu_per_sh << "\n"
        << "simd_per_cu " << gpu.simd_per_cu << "\n"
        << "max_slots_scratch_cu 32\n"
        << "gfx_target_version " << gpu.gfx_target_version << "\n"
        << "vendor_id " << gpu.vendor_id << "\n"
        << "device_id " << gpu.device_id << "\n"
        << "location_id 0\n"
        << "domain 0\n"
        << "drm_render_minor " << gpu.drm_render_minor << "\n"
        << "hive_id 0\n"
        << "num_sdma_engines " << gpu.num_sdma_engines << "\n"
        << "num_sdma_xgmi_engines 0\n"
        << "num_sdma_queues_per_engine 2\n"
        << "num_cp_queues " << gpu.num_cp_queues << "\n"
        << "max_engine_clk_fcompute 2100\n"
        << "max_engine_clk_ccompute 0\n"
        << "local_mem_size " << gpu.local_mem_size << "\n"
        << "fw_version 0\n"
        << "capability " << (2u << 12) << "\n" // DoorbellType=2 (bits[13:12])
        << "sdma_fw_version 0\n"
        << "vram_public 1\n"
        << "vram_size " << gpu.local_mem_size << "\n"
        << "num_xcc " << gpu.num_xcc << "\n";
  write_file(node_dir + "/properties", props.str());

  std::ostringstream mem;
  mem << "heap_type 1\n"
      << "size_in_bytes " << gpu.local_mem_size << "\n"
      << "flags 0\n"
      << "width 4096\n"
      << "mem_clk_max 1200\n";
  write_file(node_dir + "/mem_banks/0/properties", mem.str());

  // L1 cache (per CU, data cache)
  std::ostringstream l1;
  l1 << "processor_id_low 0\n"
     << "level 1\n"
     << "size " << gpu.l1_size_kb << "\n"
     << "cache_line_size " << gpu.l1_line_size << "\n"
     << "cache_lines_per_tag 1\n"
     << "association " << gpu.l1_assoc << "\n"
     << "latency 0\n"
     << "type 9\n"
     << "sibling_map 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\n";
  write_file(node_dir + "/caches/0/properties", l1.str());

  // L2 cache (shared)
  std::ostringstream l2;
  l2 << "processor_id_low 0\n"
     << "level 2\n"
     << "size " << gpu.l2_size_kb << "\n"
     << "cache_line_size " << gpu.l2_line_size << "\n"
     << "cache_lines_per_tag 1\n"
     << "association " << gpu.l2_assoc << "\n"
     << "latency 0\n"
     << "type 9\n"
     << "sibling_map 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0\n";
  write_file(node_dir + "/caches/1/properties", l2.str());

  // IO link to CPU — num_hops >= 1 enables Large BAR in ROCR, which allows
  // memcpy-based code object loading instead of DmaCopy (avoiding the
  // bootstrap dependency where the blit kernel needs itself to load).
  write_file(node_dir + "/io_links/0/properties", "type 2\n"
                                                  "version_major 0\n"
                                                  "version_minor 0\n"
                                                  "node_from 1\n"
                                                  "node_to 0\n"
                                                  "weight 20\n"
                                                  "min_latency 0\n"
                                                  "max_latency 0\n"
                                                  "min_bandwidth 0\n"
                                                  "max_bandwidth 0\n"
                                                  "recommended_transfer_size 0\n"
                                                  "num_hops 1\n"
                                                  "flags 1\n");
}

std::string Sysfs::generate(const GpuInfo &gpu) {
  cleanup();

  char tmpl[] = "/tmp/rocjitsu_topology_XXXXXX";
  char *dir = mkdtemp(tmpl);
  if (!dir)
    return {};

  topology_dir_ = dir;

  write_generation_id();
  write_system_properties();

  std::string nodes_dir = topology_dir_ + "/nodes";
  make_dir(nodes_dir);

  write_cpu_node(nodes_dir);
  write_gpu_node(nodes_dir, gpu);

  return topology_dir_;
}

} // namespace rocjitsu
