INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.srcs/sources_1/new/assert_countones.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assert_countones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/systemVerilog/SVA_Vivado/assert_countones/assert_countones.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
