<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de rosc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/rosc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : ROSC</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_ROSC_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_ROSC_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : ROSC_CTRL</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Ring Oscillator control</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aebf5fc442dbe9f4632d860af2489b2d6">   18</a></span><span class="preprocessor">#define ROSC_CTRL_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ae4e5075c22b57782c7869ea88dff7ead">   19</a></span><span class="preprocessor">#define ROSC_CTRL_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a06ee792d378e2d09b1710f740774ac6f">   20</a></span><span class="preprocessor">#define ROSC_CTRL_RESET  _u(0x00000aa0)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Field       : ROSC_CTRL_ENABLE</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Description : On power-up this field is initialised to ENABLE</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//               The system clock must be switched to another source before</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               setting this field to DISABLE otherwise the chip will lock up</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               The 12-bit code is intended to give some protection against</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               accidental writes. An invalid setting will enable the</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               oscillator.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               0xd1e -&gt; DISABLE</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               0xfab -&gt; ENABLE</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9cd20e709d9d09f6eaea601133b6c35c">   31</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aee8735f41d821da848f06eee2db070df">   32</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_BITS   _u(0x00fff000)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af1a556cbe59e04571b4787ca9c966779">   33</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_MSB    _u(23)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2e20bda1ac542175d9e70d911be90be9">   34</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_LSB    _u(12)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5fce6125dfdf7971eddab1101e7906ba">   35</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afa125c46ab75e9dfb228e8bd8fad3e77">   36</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_VALUE_DISABLE _u(0xd1e)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3e40db88dd1b2e6bba3dace4d02ba55a">   37</a></span><span class="preprocessor">#define ROSC_CTRL_ENABLE_VALUE_ENABLE _u(0xfab)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Field       : ROSC_CTRL_FREQ_RANGE</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Description : Controls the number of delay stages in the ROSC ring</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//               LOW uses stages 0 to 7</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               MEDIUM uses stages 0 to 5</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               HIGH uses stages 0 to 3</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//               TOOHIGH uses stages 0 to 1 and should not be used because its</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               frequency exceeds design specifications</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               The clock output will not glitch when changing the range up one</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               step at a time</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               The clock output will glitch when changing the range down</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               Note: the values here are gray coded which is why HIGH comes</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               before TOOHIGH</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               0xfa4 -&gt; LOW</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               0xfa5 -&gt; MEDIUM</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               0xfa7 -&gt; HIGH</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               0xfa6 -&gt; TOOHIGH</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1704e082dd025018378446f43e5d73fc">   55</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_RESET  _u(0xaa0)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa55651ae00853d5e8ae967faa12a594a">   56</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abc171f0071691f5ec12f17d75908867f">   57</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_MSB    _u(11)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aeeb1ebb2969977213fc566741ca3ad79">   58</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_LSB    _u(0)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3685ca1da776d2f3d23dd74f85ffe98e">   59</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7b7fb4d2581f2a2e6c3121dda671bdfd">   60</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_VALUE_LOW _u(0xfa4)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac606c8c8d0c1c5fa67f8c7e29b2d531a">   61</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_VALUE_MEDIUM _u(0xfa5)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6b22346e471d27e4339da4eb5ff6f8e9">   62</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_VALUE_HIGH _u(0xfa7)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a220ceb2692b44c31ea955a969cdb226a">   63</a></span><span class="preprocessor">#define ROSC_CTRL_FREQ_RANGE_VALUE_TOOHIGH _u(0xfa6)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Register    : ROSC_FREQA</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// Description : The FREQA &amp; FREQB registers control the frequency by</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               controlling the drive strength of each stage</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               The drive strength has 4 levels determined by the number of</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               bits set</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               Increasing the number of bits set increases the drive strength</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//               and increases the oscillation frequency</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               0 bits set is the default drive strength</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               1 bit set doubles the drive strength</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//               2 bits set triples drive strength</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//               3 bits set quadruples drive strength</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               For frequency randomisation set both DS0_RANDOM=1 &amp;</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               DS1_RANDOM=1</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab053966822a8d5e67e0bc53406e5c6f9">   78</a></span><span class="preprocessor">#define ROSC_FREQA_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a32f3793fe2deaf3c8ac342fce167ecc4">   79</a></span><span class="preprocessor">#define ROSC_FREQA_BITS   _u(0xffff77ff)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a324366cd9db1629f8dfadee8675f363c">   80</a></span><span class="preprocessor">#define ROSC_FREQA_RESET  _u(0x00000088)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// Field       : ROSC_FREQA_PASSWD</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Description : Set to 0x9696 to apply the settings</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               Any other value in this field will set all drive strengths to 0</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               0x9696 -&gt; PASS</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a24c16ef47ff449065a30a12de700150f">   86</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a8891a3814de6a673b131207e634b015c">   87</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af38a9f208a3c8654dd0938892f86f4bb">   88</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_MSB    _u(31)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a39fffea4cf1e78dfd851e841f38540cf">   89</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_LSB    _u(16)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2ab5f035fd4d050365b8fa5a820f46ee">   90</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abbbd298ba385e3583e7ab191cbf05dc3">   91</a></span><span class="preprocessor">#define ROSC_FREQA_PASSWD_VALUE_PASS _u(0x9696)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Field       : ROSC_FREQA_DS3</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// Description : Stage 3 drive strength</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0c8fc01225eb28b5b1c5065ca0d317f1">   95</a></span><span class="preprocessor">#define ROSC_FREQA_DS3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a559b4ba027c5fed58f735a5fe796076f">   96</a></span><span class="preprocessor">#define ROSC_FREQA_DS3_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a96ee2e383335a65f0faa68d22ab987f5">   97</a></span><span class="preprocessor">#define ROSC_FREQA_DS3_MSB    _u(14)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a992173a867cdca274d5dd8cb0b10e78c">   98</a></span><span class="preprocessor">#define ROSC_FREQA_DS3_LSB    _u(12)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3d3d944e7c2740a5d2d8ec07024a802f">   99</a></span><span class="preprocessor">#define ROSC_FREQA_DS3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Field       : ROSC_FREQA_DS2</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// Description : Stage 2 drive strength</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a917128ddee1b5713c890912050134e6c">  103</a></span><span class="preprocessor">#define ROSC_FREQA_DS2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a08e54ae6a98200e26d9da0f165ac6c9c">  104</a></span><span class="preprocessor">#define ROSC_FREQA_DS2_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#affe19feceeec99bfdfc7425dadf455f6">  105</a></span><span class="preprocessor">#define ROSC_FREQA_DS2_MSB    _u(10)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab83fb7721c1b25646a95dd0d3787914b">  106</a></span><span class="preprocessor">#define ROSC_FREQA_DS2_LSB    _u(8)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a328bc6247e74f712fe5d30f8dd1cf254">  107</a></span><span class="preprocessor">#define ROSC_FREQA_DS2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Field       : ROSC_FREQA_DS1_RANDOM</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Description : Randomises the stage 1 drive strength</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a38fcf90254e0655763e7612accb6a044">  111</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RANDOM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa8afd5b101134200f353c6b4061622e8">  112</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RANDOM_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a364436eda04592c57c924129aba1dd44">  113</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RANDOM_MSB    _u(7)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7118856def4a9295feaabcafd8f8b1e5">  114</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RANDOM_LSB    _u(7)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af78f23570dcf181cf9c42923234c7fdb">  115</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RANDOM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Field       : ROSC_FREQA_DS1</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// Description : Stage 1 drive strength</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa1414b581b2083b551903eae3607f262">  119</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a79cefd04d9d9837c0713430a25103368">  120</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_BITS   _u(0x00000070)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1781e6737fb561abb8af323de444e4ae">  121</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_MSB    _u(6)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a443117a00f3e7124fb647700fcc97814">  122</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_LSB    _u(4)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac20d7ba0218b5abd9da6fa6c2a008b65">  123</a></span><span class="preprocessor">#define ROSC_FREQA_DS1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// Field       : ROSC_FREQA_DS0_RANDOM</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Description : Randomises the stage 0 drive strength</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4bf6613dc343a42455ef0f2c44f0e547">  127</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RANDOM_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab08eb9e6e2a68092e8d065313e8b4ed4">  128</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RANDOM_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac00eee381e111bca97de16d7eb10763b">  129</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RANDOM_MSB    _u(3)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a59cca34a3aaa35aa29478e0a296ede4b">  130</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RANDOM_LSB    _u(3)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6bebe379e3a57e4c3d6962b3bb52d773">  131</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RANDOM_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Field       : ROSC_FREQA_DS0</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// Description : Stage 0 drive strength</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#acd868ce6bf7b3368aa7a31fce2bb64f5">  135</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abb03024ac17ac1753200152d2c5fa7b3">  136</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2c34294c2350c94526a86e1890a3efaa">  137</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_MSB    _u(2)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9f761d37fffc22f002fab23c18af5793">  138</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_LSB    _u(0)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa189db1b04251f69fe7da98b6c256e6e">  139</a></span><span class="preprocessor">#define ROSC_FREQA_DS0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Register    : ROSC_FREQB</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Description : For a detailed description see freqa register</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a949138ed1effa3378053f1b9a8572d4b">  143</a></span><span class="preprocessor">#define ROSC_FREQB_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a48b477b3897435bece3e4fdf343cc22c">  144</a></span><span class="preprocessor">#define ROSC_FREQB_BITS   _u(0xffff7777)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2922c5956a6336b11c49bff156355d9c">  145</a></span><span class="preprocessor">#define ROSC_FREQB_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// Field       : ROSC_FREQB_PASSWD</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Description : Set to 0x9696 to apply the settings</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               Any other value in this field will set all drive strengths to 0</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               0x9696 -&gt; PASS</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2f5dfdbff95911eab5e5fd27430df8ff">  151</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a629e88b05734dc53dda302f44bd0e441">  152</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a8245c175ce9fe71b057e509e21d03e81">  153</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_MSB    _u(31)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0420d857522ccfde9b35e13b560aafda">  154</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_LSB    _u(16)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab66f312591fa1014b3cb838b9940eb0d">  155</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad8a6133721cbd223da5029269c9fc3c5">  156</a></span><span class="preprocessor">#define ROSC_FREQB_PASSWD_VALUE_PASS _u(0x9696)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Field       : ROSC_FREQB_DS7</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Description : Stage 7 drive strength</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac44c42603ccdcd34126e94cec87aa285">  160</a></span><span class="preprocessor">#define ROSC_FREQB_DS7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a17c4b75bca22f84e033880a3abb0e9ad">  161</a></span><span class="preprocessor">#define ROSC_FREQB_DS7_BITS   _u(0x00007000)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a66bccfc56172f67b62e8cb4c697c2a60">  162</a></span><span class="preprocessor">#define ROSC_FREQB_DS7_MSB    _u(14)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9cabf5f0e90bdc88e606b5ac6d96a459">  163</a></span><span class="preprocessor">#define ROSC_FREQB_DS7_LSB    _u(12)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a29178199de5040000d2ee741c2c5656d">  164</a></span><span class="preprocessor">#define ROSC_FREQB_DS7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// Field       : ROSC_FREQB_DS6</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// Description : Stage 6 drive strength</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af3c69a0c46111eefe5304277297037cd">  168</a></span><span class="preprocessor">#define ROSC_FREQB_DS6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2ddf5cee5a9c632e6315480c46c2ca1e">  169</a></span><span class="preprocessor">#define ROSC_FREQB_DS6_BITS   _u(0x00000700)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a436086697b8e8dd4e961669c6c7bb0ff">  170</a></span><span class="preprocessor">#define ROSC_FREQB_DS6_MSB    _u(10)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab4ad7689865b960112e637bb465e692d">  171</a></span><span class="preprocessor">#define ROSC_FREQB_DS6_LSB    _u(8)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aca9f58b77a3094af280771fa51302594">  172</a></span><span class="preprocessor">#define ROSC_FREQB_DS6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">// Field       : ROSC_FREQB_DS5</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// Description : Stage 5 drive strength</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af1b4a74cf9fc37699576eff117097e16">  176</a></span><span class="preprocessor">#define ROSC_FREQB_DS5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa291fcf6eb37e09e9670a9bf0623eab1">  177</a></span><span class="preprocessor">#define ROSC_FREQB_DS5_BITS   _u(0x00000070)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aff55d0a2967a642da20e9b3113bb27a5">  178</a></span><span class="preprocessor">#define ROSC_FREQB_DS5_MSB    _u(6)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ace91536e19d0cf7228de65d3b0acf083">  179</a></span><span class="preprocessor">#define ROSC_FREQB_DS5_LSB    _u(4)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aaf52b801cb1a864609b11619137505cf">  180</a></span><span class="preprocessor">#define ROSC_FREQB_DS5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// Field       : ROSC_FREQB_DS4</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Description : Stage 4 drive strength</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5378b73e85ed470c6a6691d2a206e7d1">  184</a></span><span class="preprocessor">#define ROSC_FREQB_DS4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ae0e3c336628be85ec51abeeb89ec6c38">  185</a></span><span class="preprocessor">#define ROSC_FREQB_DS4_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a75ade362ea80316db3d32c5a1b754eda">  186</a></span><span class="preprocessor">#define ROSC_FREQB_DS4_MSB    _u(2)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aedb11a5c92350bfe444bb08ba8f274f2">  187</a></span><span class="preprocessor">#define ROSC_FREQB_DS4_LSB    _u(0)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a08493d7b17089c1d2ccb23d73029ce57">  188</a></span><span class="preprocessor">#define ROSC_FREQB_DS4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">// Register    : ROSC_RANDOM</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// Description : Loads a value to the LFSR randomiser</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aebb1e90daefb2e4e6ec59a9b3290c66d">  192</a></span><span class="preprocessor">#define ROSC_RANDOM_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1d06da04d4a29bd8b3470ab62abca92d">  193</a></span><span class="preprocessor">#define ROSC_RANDOM_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a995c1cfa887ba6a3acb4f3eeeea0927e">  194</a></span><span class="preprocessor">#define ROSC_RANDOM_RESET  _u(0x3f04b16d)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Field       : ROSC_RANDOM_SEED</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a218c4b628ee03df28873f05401c77b0e">  197</a></span><span class="preprocessor">#define ROSC_RANDOM_SEED_RESET  _u(0x3f04b16d)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afd46e6d3a89b025683ee3ddeecf1e5cd">  198</a></span><span class="preprocessor">#define ROSC_RANDOM_SEED_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abf184f01f6e054508df02f02b16d4a2f">  199</a></span><span class="preprocessor">#define ROSC_RANDOM_SEED_MSB    _u(31)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0e3e09a64ef2d90147fd2cc2f3380846">  200</a></span><span class="preprocessor">#define ROSC_RANDOM_SEED_LSB    _u(0)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa36b9c39dcc7d8688ce4a9edd627721b">  201</a></span><span class="preprocessor">#define ROSC_RANDOM_SEED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// Register    : ROSC_DORMANT</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// Description : Ring Oscillator pause control</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               This is used to save power by pausing the ROSC</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               On power-up this field is initialised to WAKE</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               An invalid write will also select WAKE</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               Warning: setup the irq before selecting dormant mode</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               0x636f6d61 -&gt; DORMANT</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               0x77616b65 -&gt; WAKE</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1a7cdcc6da8814c96888bc8a9a02a748">  211</a></span><span class="preprocessor">#define ROSC_DORMANT_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a45135bdb3a489f328195968eb43bbb74">  212</a></span><span class="preprocessor">#define ROSC_DORMANT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#adba5b5c881e7d1b3eb113905af6fb92b">  213</a></span><span class="preprocessor">#define ROSC_DORMANT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a528917af8e777d8f88eb37f2ca127e23">  214</a></span><span class="preprocessor">#define ROSC_DORMANT_MSB    _u(31)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af231a13d7c700454bb41389cf4c4eb6c">  215</a></span><span class="preprocessor">#define ROSC_DORMANT_LSB    _u(0)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab7e643c15c291716bf1c916812aa7307">  216</a></span><span class="preprocessor">#define ROSC_DORMANT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a69baaa3f84a866b9d9c5135c161a84ff">  217</a></span><span class="preprocessor">#define ROSC_DORMANT_VALUE_DORMANT _u(0x636f6d61)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af5d06b76a2ccf20941de70b210a344e6">  218</a></span><span class="preprocessor">#define ROSC_DORMANT_VALUE_WAKE _u(0x77616b65)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// Register    : ROSC_DIV</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Description : Controls the output divider</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               set to 0xaa00 + div where</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               div = 0 divides by 128</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               div = 1-127 divides by div</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               any other value sets div=128</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">//               this register resets to div=32</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//               0xaa00 -&gt; PASS</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a21330d3d192e5e2f1afaa353de1dc9ed">  228</a></span><span class="preprocessor">#define ROSC_DIV_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7673c8a5d8268ad3f6260d0f60363fb7">  229</a></span><span class="preprocessor">#define ROSC_DIV_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af611a3579dec4a0c102e01d728bf101b">  230</a></span><span class="preprocessor">#define ROSC_DIV_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a42362056fa7555b67bd551f0354c06b7">  231</a></span><span class="preprocessor">#define ROSC_DIV_MSB    _u(15)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4704dc825462f5b0743fe848774a4afa">  232</a></span><span class="preprocessor">#define ROSC_DIV_LSB    _u(0)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a687035a4ddf0259bf1dc3df28d7aab80">  233</a></span><span class="preprocessor">#define ROSC_DIV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9ae5b67ba19c1c73b21fc037fb557c1c">  234</a></span><span class="preprocessor">#define ROSC_DIV_VALUE_PASS _u(0xaa00)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// Register    : ROSC_PHASE</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Description : Controls the phase shifted output</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7229c96de0fbfc475cd320e4b4cc6eab">  238</a></span><span class="preprocessor">#define ROSC_PHASE_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab1bb47a37c3ba7f88023bd54117013c9">  239</a></span><span class="preprocessor">#define ROSC_PHASE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6a4b95acb87d4ecda4caa23b45da7bb8">  240</a></span><span class="preprocessor">#define ROSC_PHASE_RESET  _u(0x00000008)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// Field       : ROSC_PHASE_PASSWD</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Description : set to 0xaa</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               any other value enables the output with shift=0</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a90e77ba06a162807a8053fcedf9d3874">  245</a></span><span class="preprocessor">#define ROSC_PHASE_PASSWD_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1f29a2936ffec733a0ce4f5736d7e784">  246</a></span><span class="preprocessor">#define ROSC_PHASE_PASSWD_BITS   _u(0x00000ff0)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aa9b36b20bd20ed5af7d18a5254703c5d">  247</a></span><span class="preprocessor">#define ROSC_PHASE_PASSWD_MSB    _u(11)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a3ba5919e50c25538689464f049828192">  248</a></span><span class="preprocessor">#define ROSC_PHASE_PASSWD_LSB    _u(4)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a241685b68e06e0d6bfc07686754048f4">  249</a></span><span class="preprocessor">#define ROSC_PHASE_PASSWD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Field       : ROSC_PHASE_ENABLE</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Description : enable the phase-shifted output</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//               this can be changed on-the-fly</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7cf2d6772316aa780b16a68a7b7d49de">  254</a></span><span class="preprocessor">#define ROSC_PHASE_ENABLE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a2aca262bcb03dc0436dede490cfdbbea">  255</a></span><span class="preprocessor">#define ROSC_PHASE_ENABLE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aaf6d439576ea2463c4154e540bb5e5fb">  256</a></span><span class="preprocessor">#define ROSC_PHASE_ENABLE_MSB    _u(3)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a25f300e1a9359d057009809f63464257">  257</a></span><span class="preprocessor">#define ROSC_PHASE_ENABLE_LSB    _u(3)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a999dab7c8dab8868bc72f244920276d4">  258</a></span><span class="preprocessor">#define ROSC_PHASE_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// Field       : ROSC_PHASE_FLIP</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Description : invert the phase-shifted output</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">//               this is ignored when div=1</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a72ff85f4647a2b1633fc3ea2d69ebf46">  263</a></span><span class="preprocessor">#define ROSC_PHASE_FLIP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a07f3aa002bdf22413be56a29335bc874">  264</a></span><span class="preprocessor">#define ROSC_PHASE_FLIP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a0ab0c3222180119d6768bfdb606a1c39">  265</a></span><span class="preprocessor">#define ROSC_PHASE_FLIP_MSB    _u(2)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a01d69adcdb916d51e7a049fe36582911">  266</a></span><span class="preprocessor">#define ROSC_PHASE_FLIP_LSB    _u(2)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1ec8f61ed128e0130f46054564901a3f">  267</a></span><span class="preprocessor">#define ROSC_PHASE_FLIP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Field       : ROSC_PHASE_SHIFT</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// Description : phase shift the phase-shifted output by SHIFT input clocks</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               this can be changed on-the-fly</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               must be set to 0 before setting div=1</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a52c5e51dc477ad8672b778f7e14b2a56">  273</a></span><span class="preprocessor">#define ROSC_PHASE_SHIFT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac24439aa0ed79f4892f5a1d0c0b0afc3">  274</a></span><span class="preprocessor">#define ROSC_PHASE_SHIFT_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a99410cd118acca4534a1c1482a42e116">  275</a></span><span class="preprocessor">#define ROSC_PHASE_SHIFT_MSB    _u(1)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a7b68f3f4a3e9f95524a1b50db79bda8e">  276</a></span><span class="preprocessor">#define ROSC_PHASE_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a1ce2bacfa358ca9fb7a472fd8bba8e35">  277</a></span><span class="preprocessor">#define ROSC_PHASE_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Register    : ROSC_STATUS</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Description : Ring Oscillator Status</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a76e875bad1d8fd2e82d9ce6b638cf1bb">  281</a></span><span class="preprocessor">#define ROSC_STATUS_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab038c183a35bb95e7bf3780ec2ec0b83">  282</a></span><span class="preprocessor">#define ROSC_STATUS_BITS   _u(0x81011000)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af520f2e555e04705807457e300a0bd0d">  283</a></span><span class="preprocessor">#define ROSC_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Field       : ROSC_STATUS_STABLE</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Description : Oscillator is running and stable</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aae89d68416d5f87dd292a3666ab82d8e">  287</a></span><span class="preprocessor">#define ROSC_STATUS_STABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a580da44b9dd0c263d631f783e535261a">  288</a></span><span class="preprocessor">#define ROSC_STATUS_STABLE_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9d76772d231b1c427a28dd0f0e43b6aa">  289</a></span><span class="preprocessor">#define ROSC_STATUS_STABLE_MSB    _u(31)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab6c18670d5a824f1c3655e72f349e140">  290</a></span><span class="preprocessor">#define ROSC_STATUS_STABLE_LSB    _u(31)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#afea244470f744bd2bbabf4c13a6ff4e4">  291</a></span><span class="preprocessor">#define ROSC_STATUS_STABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// Field       : ROSC_STATUS_BADWRITE</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Description : An invalid value has been written to CTRL_ENABLE or</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">//               CTRL_FREQ_RANGE or FREQA or FREQB or DIV or PHASE or DORMANT</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a9ef6b4435b8eabeb8d5e7418cdf5ef66">  296</a></span><span class="preprocessor">#define ROSC_STATUS_BADWRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a101ad3b300ff492fb64ae1eacec79e7b">  297</a></span><span class="preprocessor">#define ROSC_STATUS_BADWRITE_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#af96bc3db03e2dafce93063b0f819390f">  298</a></span><span class="preprocessor">#define ROSC_STATUS_BADWRITE_MSB    _u(24)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a31c48c3ff0d8a0aa64ca66a580628279">  299</a></span><span class="preprocessor">#define ROSC_STATUS_BADWRITE_LSB    _u(24)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad9742c1776d09c7ab3e00250b903c1aa">  300</a></span><span class="preprocessor">#define ROSC_STATUS_BADWRITE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">// Field       : ROSC_STATUS_DIV_RUNNING</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// Description : post-divider is running</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">//               this resets to 0 but transitions to 1 during chip startup</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a54a6a56a8a2abea306953a1ee1af0120">  305</a></span><span class="preprocessor">#define ROSC_STATUS_DIV_RUNNING_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a283ffc52508b4d0e576be6aa9afae0f1">  306</a></span><span class="preprocessor">#define ROSC_STATUS_DIV_RUNNING_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a4f825eebc5d0647f18d6c8dd7513528a">  307</a></span><span class="preprocessor">#define ROSC_STATUS_DIV_RUNNING_MSB    _u(16)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a199ebf64a780e478957d70d490a42090">  308</a></span><span class="preprocessor">#define ROSC_STATUS_DIV_RUNNING_LSB    _u(16)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6308768601d63452a7d9953469c8e771">  309</a></span><span class="preprocessor">#define ROSC_STATUS_DIV_RUNNING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Field       : ROSC_STATUS_ENABLED</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// Description : Oscillator is enabled but not necessarily running and stable</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               this resets to 0 but transitions to 1 during chip startup</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ac5dbb48694f9c4c05f6af782bb3b3cfa">  314</a></span><span class="preprocessor">#define ROSC_STATUS_ENABLED_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a959202e8bf6b26ec4ad6550d58eb0327">  315</a></span><span class="preprocessor">#define ROSC_STATUS_ENABLED_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a6275fa60655bfe1dad9d6f3d239e12e9">  316</a></span><span class="preprocessor">#define ROSC_STATUS_ENABLED_MSB    _u(12)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ad7cd28eedc430d3300ab8c92234336c5">  317</a></span><span class="preprocessor">#define ROSC_STATUS_ENABLED_LSB    _u(12)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a5a59c8edfedf95f00566f54ace3457b5">  318</a></span><span class="preprocessor">#define ROSC_STATUS_ENABLED_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// Register    : ROSC_RANDOMBIT</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Description : This just reads the state of the oscillator output so</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               randomness is compromised if the ring oscillator is stopped or</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//               run at a harmonic of the bus frequency</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ace2aedf8b662efb12f23ba8c3fbfdc9a">  324</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a40b6b6c47f8e9c9d8d5b4e2841c12882">  325</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#aafcf4b0e1e3e7fddf908434812924e13">  326</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab3a153a25a66ef8264944bec59945c63">  327</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_MSB    _u(0)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a86e4404980af046b5190faf37268b251">  328</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_LSB    _u(0)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a04fab138cf01625648c580ed682f6e75">  329</a></span><span class="preprocessor">#define ROSC_RANDOMBIT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Register    : ROSC_COUNT</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">// Description : A down counter running at the ROSC frequency which counts to</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               zero and stops.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">//               To start the counter write a non-zero value.</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//               Can be used for short software pauses when setting up time</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">//               sensitive hardware.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#abb8778b41965c514f0b03137c468cd98">  337</a></span><span class="preprocessor">#define ROSC_COUNT_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a30a0b21a6630a7fb2e9ebe4f6317f93c">  338</a></span><span class="preprocessor">#define ROSC_COUNT_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#ab51d51e3485bcbf42aaead9354c02b88">  339</a></span><span class="preprocessor">#define ROSC_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#add43913375c7dcb338b327ecf927f334">  340</a></span><span class="preprocessor">#define ROSC_COUNT_MSB    _u(15)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a29067686e076f5d5a0ef64cec19ad7fb">  341</a></span><span class="preprocessor">#define ROSC_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html#a25abadd7688d7ba5a89be4ebf956fd19">  342</a></span><span class="preprocessor">#define ROSC_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_ROSC_H</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2rosc_8h.html">rosc.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
