// Seed: 3042474477
module module_0 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5
);
  assign id_0 = id_1;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4
    , id_10,
    output tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    output tri1 id_8
);
  logic [7:0] id_11;
  assign id_8 = $display(id_10) ? id_11[1'b0==1] : id_2 == id_11[1] ? id_2 : 1;
  xor primCall (id_5, id_2, id_10, id_3);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1
  );
endmodule
