// Seed: 3658067432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign id_1 = id_4;
  wire id_9 = id_3;
  assign id_8 = id_8#(
      .id_3(1),
      .id_9(id_4 == 1'd0)
  );
  wire id_10;
  tri1 id_11;
  assign id_11 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_3
  );
endmodule
