// Seed: 3593232403
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
);
  always @(negedge id_0) begin
    id_1 = 1'b0;
  end
endmodule
