/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:23 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SCPU_HOST_INTR2_H__
#define BCHP_SCPU_HOST_INTR2_H__

/***************************************************************************
 *SCPU_HOST_INTR2 - SCPU to Host Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS          0x00311040 /* CPU interrupt Status Register */
#define BCHP_SCPU_HOST_INTR2_CPU_SET             0x00311044 /* CPU interrupt Set Register */
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR           0x00311048 /* CPU interrupt Clear Register */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS     0x0031104c /* CPU interrupt Mask Status Register */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET        0x00311050 /* CPU interrupt Mask Set Register */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR      0x00311054 /* CPU interrupt Mask Clear Register */
#define BCHP_SCPU_HOST_INTR2_PCI_STATUS          0x00311058 /* PCI interrupt Status Register */
#define BCHP_SCPU_HOST_INTR2_PCI_SET             0x0031105c /* PCI interrupt Set Register */
#define BCHP_SCPU_HOST_INTR2_PCI_CLEAR           0x00311060 /* PCI interrupt Clear Register */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS     0x00311064 /* PCI interrupt Mask Status Register */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_SET        0x00311068 /* PCI interrupt Mask Set Register */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_CLEAR      0x0031106c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_STATUS :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SPARE_SCPU_HOST_MASK       0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SPARE_SCPU_HOST_SHIFT      3
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SPARE_SCPU_HOST_DEFAULT    0x00000000

/* SCPU_HOST_INTR2 :: CPU_STATUS :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_TIMER_MASK            0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_TIMER_SHIFT           2
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_TIMER_DEFAULT         0x00000000

/* SCPU_HOST_INTR2 :: CPU_STATUS :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_OLOAD_MASK       0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_OLOAD_SHIFT      1
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_OLOAD_DEFAULT    0x00000000

/* SCPU_HOST_INTR2 :: CPU_STATUS :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_DRDY_MASK        0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_DRDY_SHIFT       0
#define BCHP_SCPU_HOST_INTR2_CPU_STATUS_SCPU_HOST_DRDY_DEFAULT     0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_SET :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SPARE_SCPU_HOST_MASK          0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SPARE_SCPU_HOST_SHIFT         3
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SPARE_SCPU_HOST_DEFAULT       0x00000000

/* SCPU_HOST_INTR2 :: CPU_SET :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_TIMER_MASK               0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_TIMER_SHIFT              2
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_TIMER_DEFAULT            0x00000000

/* SCPU_HOST_INTR2 :: CPU_SET :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_OLOAD_MASK          0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_OLOAD_SHIFT         1
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_OLOAD_DEFAULT       0x00000000

/* SCPU_HOST_INTR2 :: CPU_SET :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_DRDY_MASK           0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_DRDY_SHIFT          0
#define BCHP_SCPU_HOST_INTR2_CPU_SET_SCPU_HOST_DRDY_DEFAULT        0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_CLEAR :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SPARE_SCPU_HOST_MASK        0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SPARE_SCPU_HOST_SHIFT       3
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SPARE_SCPU_HOST_DEFAULT     0x00000000

/* SCPU_HOST_INTR2 :: CPU_CLEAR :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_TIMER_MASK             0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_TIMER_SHIFT            2
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_TIMER_DEFAULT          0x00000000

/* SCPU_HOST_INTR2 :: CPU_CLEAR :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_OLOAD_MASK        0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_OLOAD_SHIFT       1
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_OLOAD_DEFAULT     0x00000000

/* SCPU_HOST_INTR2 :: CPU_CLEAR :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_DRDY_MASK         0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_DRDY_SHIFT        0
#define BCHP_SCPU_HOST_INTR2_CPU_CLEAR_SCPU_HOST_DRDY_DEFAULT      0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_MASK_STATUS :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SPARE_SCPU_HOST_MASK  0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SPARE_SCPU_HOST_SHIFT 3
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SPARE_SCPU_HOST_DEFAULT 0x1fffffff

/* SCPU_HOST_INTR2 :: CPU_MASK_STATUS :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_TIMER_MASK       0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_TIMER_SHIFT      2
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_TIMER_DEFAULT    0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_STATUS :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_OLOAD_MASK  0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_OLOAD_SHIFT 1
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_OLOAD_DEFAULT 0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_STATUS :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_DRDY_MASK   0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_DRDY_SHIFT  0
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS_SCPU_HOST_DRDY_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_MASK_SET :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SPARE_SCPU_HOST_MASK     0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SPARE_SCPU_HOST_SHIFT    3
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SPARE_SCPU_HOST_DEFAULT  0x1fffffff

/* SCPU_HOST_INTR2 :: CPU_MASK_SET :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_TIMER_MASK          0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_TIMER_SHIFT         2
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_TIMER_DEFAULT       0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_SET :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_OLOAD_MASK     0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_OLOAD_SHIFT    1
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_OLOAD_DEFAULT  0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_SET :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_DRDY_MASK      0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_DRDY_SHIFT     0
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_SET_SCPU_HOST_DRDY_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: CPU_MASK_CLEAR :: SPARE_SCPU_HOST [31:03] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SPARE_SCPU_HOST_MASK   0xfffffff8
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SPARE_SCPU_HOST_SHIFT  3
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SPARE_SCPU_HOST_DEFAULT 0x1fffffff

/* SCPU_HOST_INTR2 :: CPU_MASK_CLEAR :: SCPU_TIMER [02:02] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_TIMER_MASK        0x00000004
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_TIMER_SHIFT       2
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_TIMER_DEFAULT     0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_CLEAR :: SCPU_HOST_OLOAD [01:01] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_OLOAD_MASK   0x00000002
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_OLOAD_SHIFT  1
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_OLOAD_DEFAULT 0x00000001

/* SCPU_HOST_INTR2 :: CPU_MASK_CLEAR :: SCPU_HOST_DRDY [00:00] */
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_DRDY_MASK    0x00000001
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_DRDY_SHIFT   0
#define BCHP_SCPU_HOST_INTR2_CPU_MASK_CLEAR_SCPU_HOST_DRDY_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_STATUS :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_STATUS_UNUSED_MASK                0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_STATUS_UNUSED_SHIFT               0
#define BCHP_SCPU_HOST_INTR2_PCI_STATUS_UNUSED_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_SET :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_SET_UNUSED_MASK                   0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_SET_UNUSED_SHIFT                  0
#define BCHP_SCPU_HOST_INTR2_PCI_SET_UNUSED_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_CLEAR :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_CLEAR_UNUSED_MASK                 0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_CLEAR_UNUSED_SHIFT                0
#define BCHP_SCPU_HOST_INTR2_PCI_CLEAR_UNUSED_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_MASK_STATUS :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS_UNUSED_MASK           0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS_UNUSED_SHIFT          0
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS_UNUSED_DEFAULT        0xffffffff

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_MASK_SET :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_SET_UNUSED_MASK              0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_SET_UNUSED_SHIFT             0
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_SET_UNUSED_DEFAULT           0xffffffff

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SCPU_HOST_INTR2 :: PCI_MASK_CLEAR :: UNUSED [31:00] */
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_CLEAR_UNUSED_MASK            0xffffffff
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_CLEAR_UNUSED_SHIFT           0
#define BCHP_SCPU_HOST_INTR2_PCI_MASK_CLEAR_UNUSED_DEFAULT         0xffffffff

#endif /* #ifndef BCHP_SCPU_HOST_INTR2_H__ */

/* End of File */
