Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 18 23:39:22 2024
| Host         : DESKTOP-NTKOJC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (343)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (343)
--------------------------------
 There are 343 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.635        0.000                      0                  741        0.059        0.000                      0                  741        3.000        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          1.635        0.000                      0                  741        0.132        0.000                      0                  741        3.650        0.000                       0                   345  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        1.635        0.000                      0                  741        0.132        0.000                      0                  741        3.650        0.000                       0                   345  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          1.635        0.000                      0                  741        0.059        0.000                      0                  741  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        1.635        0.000                      0                  741        0.059        0.000                      0                  741  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.082ns (29.782%)  route 4.909ns (70.218%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.493     6.150    drawer/address
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429     7.885    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.112ns (29.780%)  route 4.980ns (70.220%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 f  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT4 (Prop_lut4_I1_O)        0.154     5.686 r  spaceship/address[6]_i_1/O
                         net (fo=1, routed)           0.565     6.251    drawer/address_reg[6]_1
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X83Y137        FDRE (Setup_fdre_C_D)       -0.250     8.065    drawer/address_reg[6]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.097ns (33.133%)  route 4.232ns (66.867%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.112     5.488    drawer/display_spaceship
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 accelerometer/adxl/number_of_reads_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.560    -0.604    accelerometer/adxl/clk108mhz
    SLICE_X63Y138        FDRE                                         r  accelerometer/adxl/number_of_reads_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  accelerometer/adxl/number_of_reads_counter_reg[3]/Q
                         net (fo=6, routed)           0.079    -0.384    accelerometer/adxl/number_of_reads_counter[3]
    SLICE_X62Y138        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  accelerometer/adxl/current_state_controller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    accelerometer/adxl/next_state_controller__1[8]
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.831    -0.842    accelerometer/adxl/clk108mhz
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X62Y138        FDRE (Hold_fdre_C_D)         0.120    -0.471    accelerometer/adxl/current_state_controller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][3]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[3]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.076    -0.536    accelerometer/adxl/data_register_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][2]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[2]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.071    -0.541    accelerometer/adxl/data_register_reg[7][2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.080    -0.391    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.537    accelerometer/adxl/data_register_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.359    accelerometer/adxl/command_regiset_reg[2]_0[3]
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X67Y146        FDRE (Hold_fdre_C_D)         0.072    -0.514    accelerometer/adxl/data_send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ss_inactive_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ss_inactive_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.563    -0.601    accelerometer/adxl/clk108mhz
    SLICE_X63Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accelerometer/adxl/ss_inactive_count_reg[3]/Q
                         net (fo=7, routed)           0.103    -0.357    accelerometer/adxl/ss_inactive_count[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  accelerometer/adxl/ss_inactive_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    accelerometer/adxl/ss_inactive_count_0[6]
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.833    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.121    -0.467    accelerometer/adxl/ss_inactive_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.339%)  route 0.112ns (37.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][0]/Q
                         net (fo=2, routed)           0.112    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[0]
    SLICE_X66Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  accelerometer/adxl/command_regiset[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/command_regiset[2][0]_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X66Y144        FDRE (Hold_fdre_C_D)         0.121    -0.465    accelerometer/adxl/command_regiset_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.345    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.072    -0.514    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X65Y136        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.310    accelerometer/adxl/data_out[4]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.484    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y135        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.293    accelerometer/adxl/data_out[1]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.468    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y139    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y142    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y139    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y140    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y140    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.072     8.316    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.792    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.072     8.316    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.792    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.072     8.316    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.792    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.082ns (29.782%)  route 4.909ns (70.218%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.493     6.150    drawer/address
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429     7.886    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.112ns (29.780%)  route 4.980ns (70.220%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 f  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT4 (Prop_lut4_I1_O)        0.154     5.686 r  spaceship/address[6]_i_1/O
                         net (fo=1, routed)           0.565     6.251    drawer/address_reg[6]_1
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.072     8.316    
    SLICE_X83Y137        FDRE (Setup_fdre_C_D)       -0.250     8.066    drawer/address_reg[6]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.097ns (33.133%)  route 4.232ns (66.867%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.112     5.488    drawer/display_spaceship
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.665    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.665    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.665    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.665    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 accelerometer/adxl/number_of_reads_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.560    -0.604    accelerometer/adxl/clk108mhz
    SLICE_X63Y138        FDRE                                         r  accelerometer/adxl/number_of_reads_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  accelerometer/adxl/number_of_reads_counter_reg[3]/Q
                         net (fo=6, routed)           0.079    -0.384    accelerometer/adxl/number_of_reads_counter[3]
    SLICE_X62Y138        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  accelerometer/adxl/current_state_controller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    accelerometer/adxl/next_state_controller__1[8]
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.831    -0.842    accelerometer/adxl/clk108mhz
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/C
                         clock pessimism              0.251    -0.591    
    SLICE_X62Y138        FDRE (Hold_fdre_C_D)         0.120    -0.471    accelerometer/adxl/current_state_controller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][3]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[3]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.076    -0.536    accelerometer/adxl/data_register_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][2]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[2]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.071    -0.541    accelerometer/adxl/data_register_reg[7][2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.080    -0.391    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.537    accelerometer/adxl/data_register_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.359    accelerometer/adxl/command_regiset_reg[2]_0[3]
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X67Y146        FDRE (Hold_fdre_C_D)         0.072    -0.514    accelerometer/adxl/data_send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ss_inactive_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ss_inactive_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.563    -0.601    accelerometer/adxl/clk108mhz
    SLICE_X63Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accelerometer/adxl/ss_inactive_count_reg[3]/Q
                         net (fo=7, routed)           0.103    -0.357    accelerometer/adxl/ss_inactive_count[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  accelerometer/adxl/ss_inactive_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    accelerometer/adxl/ss_inactive_count_0[6]
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.833    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.121    -0.467    accelerometer/adxl/ss_inactive_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.339%)  route 0.112ns (37.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][0]/Q
                         net (fo=2, routed)           0.112    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[0]
    SLICE_X66Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  accelerometer/adxl/command_regiset[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/command_regiset[2][0]_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X66Y144        FDRE (Hold_fdre_C_D)         0.121    -0.465    accelerometer/adxl/command_regiset_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.345    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.072    -0.514    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X65Y136        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.310    accelerometer/adxl/data_out[4]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.592    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.484    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y135        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.293    accelerometer/adxl/data_out[1]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.468    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y139    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y142    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X75Y139    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y140    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y139    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X74Y140    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y135    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X66Y134    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.082ns (29.782%)  route 4.909ns (70.218%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.493     6.150    drawer/address
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429     7.885    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.112ns (29.780%)  route 4.980ns (70.220%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 f  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT4 (Prop_lut4_I1_O)        0.154     5.686 r  spaceship/address[6]_i_1/O
                         net (fo=1, routed)           0.565     6.251    drawer/address_reg[6]_1
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X83Y137        FDRE (Setup_fdre_C_D)       -0.250     8.065    drawer/address_reg[6]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.097ns (33.133%)  route 4.232ns (66.867%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.112     5.488    drawer/display_spaceship
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 accelerometer/adxl/number_of_reads_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.560    -0.604    accelerometer/adxl/clk108mhz
    SLICE_X63Y138        FDRE                                         r  accelerometer/adxl/number_of_reads_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  accelerometer/adxl/number_of_reads_counter_reg[3]/Q
                         net (fo=6, routed)           0.079    -0.384    accelerometer/adxl/number_of_reads_counter[3]
    SLICE_X62Y138        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  accelerometer/adxl/current_state_controller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    accelerometer/adxl/next_state_controller__1[8]
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.831    -0.842    accelerometer/adxl/clk108mhz
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.073    -0.518    
    SLICE_X62Y138        FDRE (Hold_fdre_C_D)         0.120    -0.398    accelerometer/adxl/current_state_controller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][3]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[3]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.076    -0.463    accelerometer/adxl/data_register_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][2]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[2]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.071    -0.468    accelerometer/adxl/data_register_reg[7][2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.080    -0.391    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.464    accelerometer/adxl/data_register_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.359    accelerometer/adxl/command_regiset_reg[2]_0[3]
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X67Y146        FDRE (Hold_fdre_C_D)         0.072    -0.441    accelerometer/adxl/data_send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ss_inactive_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ss_inactive_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.563    -0.601    accelerometer/adxl/clk108mhz
    SLICE_X63Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accelerometer/adxl/ss_inactive_count_reg[3]/Q
                         net (fo=7, routed)           0.103    -0.357    accelerometer/adxl/ss_inactive_count[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  accelerometer/adxl/ss_inactive_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    accelerometer/adxl/ss_inactive_count_0[6]
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.833    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.073    -0.515    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.121    -0.394    accelerometer/adxl/ss_inactive_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.339%)  route 0.112ns (37.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][0]/Q
                         net (fo=2, routed)           0.112    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[0]
    SLICE_X66Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  accelerometer/adxl/command_regiset[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/command_regiset[2][0]_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X66Y144        FDRE (Hold_fdre_C_D)         0.121    -0.392    accelerometer/adxl/command_regiset_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.345    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.072    -0.441    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X65Y136        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.310    accelerometer/adxl/data_out[4]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.411    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y135        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.293    accelerometer/adxl/data_out[1]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.395    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 2.082ns (29.753%)  route 4.916ns (70.247%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.500     6.157    drawer/address
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[9]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524     7.791    drawer/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.082ns (29.782%)  route 4.909ns (70.218%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 r  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT3 (Prop_lut3_I1_O)        0.124     5.656 r  spaceship/address[10]_i_1/O
                         net (fo=4, routed)           0.493     6.150    drawer/address
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429     7.885    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.112ns (29.780%)  route 4.980ns (70.220%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 7.828 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 r  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.830     2.402    spaceship/address1_carry_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I0_O)        0.353     2.755 r  spaceship/i__carry_i_6__2/O
                         net (fo=1, routed)           0.503     3.258    spaceship/i__carry_i_6__2_n_0
    SLICE_X74Y138        LUT6 (Prop_lut6_I4_O)        0.326     3.584 r  spaceship/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.584    drawer/address_reg[8]_0[2]
    SLICE_X74Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.964 f  drawer/address1_inferred__0/i__carry/CO[3]
                         net (fo=8, routed)           1.568     5.532    spaceship/address_reg[10]_0[0]
    SLICE_X83Y137        LUT4 (Prop_lut4_I1_O)        0.154     5.686 r  spaceship/address[6]_i_1/O
                         net (fo=1, routed)           0.565     6.251    drawer/address_reg[6]_1
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.590     7.828    drawer/clk108mhz
    SLICE_X83Y137        FDRE                                         r  drawer/address_reg[6]/C
                         clock pessimism              0.560     8.388    
                         clock uncertainty           -0.073     8.315    
    SLICE_X83Y137        FDRE (Setup_fdre_C_D)       -0.250     8.065    drawer/address_reg[6]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 2.097ns (33.133%)  route 4.232ns (66.867%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.112     5.488    drawer/display_spaceship
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X83Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X83Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[10]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[3]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[5]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 spaceship/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            spaceship/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.736ns (46.649%)  route 3.129ns (53.351%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.697    -0.843    spaceship/clk108mhz
    SLICE_X74Y137        FDRE                                         r  spaceship/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y137        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  spaceship/pos_x_reg[2]/Q
                         net (fo=9, routed)           0.771     0.406    spaceship/pos_x_reg[5]_0[2]
    SLICE_X73Y135        LUT2 (Prop_lut2_I0_O)        0.295     0.701 r  spaceship/pos_x1_carry_i_14/O
                         net (fo=1, routed)           0.000     0.701    spaceship/pos_x1_carry_i_14_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.099 r  spaceship/pos_x1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.099    spaceship/pos_x1_carry_i_8_n_0
    SLICE_X73Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  spaceship/pos_x1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.213    spaceship/pos_x1_carry_i_7_n_0
    SLICE_X73Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.547 f  spaceship/pos_x1_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.843     2.390    spaceship/pos_x2[9]
    SLICE_X75Y136        LUT2 (Prop_lut2_I0_O)        0.303     2.693 r  spaceship/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.693    spaceship/i__carry__0_i_3_n_0
    SLICE_X75Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.150 r  spaceship/pos_x1_inferred__0/i__carry__0/CO[1]
                         net (fo=8, routed)           0.849     3.999    spaceship/pos_x10_in
    SLICE_X75Y137        LUT3 (Prop_lut3_I0_O)        0.357     4.356 r  spaceship/pos_x[10]_i_1/O
                         net (fo=4, routed)           0.666     5.022    spaceship/pos_x[10]_i_1_n_0
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.576     7.814    spaceship/clk108mhz
    SLICE_X72Y138        FDSE                                         r  spaceship/pos_x_reg[6]/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.073     8.301    
    SLICE_X72Y138        FDSE (Setup_fdse_C_S)       -0.637     7.664    spaceship/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 accelerometer/adxl/number_of_reads_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/current_state_controller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.560    -0.604    accelerometer/adxl/clk108mhz
    SLICE_X63Y138        FDRE                                         r  accelerometer/adxl/number_of_reads_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  accelerometer/adxl/number_of_reads_counter_reg[3]/Q
                         net (fo=6, routed)           0.079    -0.384    accelerometer/adxl/number_of_reads_counter[3]
    SLICE_X62Y138        LUT6 (Prop_lut6_I1_O)        0.045    -0.339 r  accelerometer/adxl/current_state_controller[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    accelerometer/adxl/next_state_controller__1[8]
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.831    -0.842    accelerometer/adxl/clk108mhz
    SLICE_X62Y138        FDRE                                         r  accelerometer/adxl/current_state_controller_reg[8]/C
                         clock pessimism              0.251    -0.591    
                         clock uncertainty            0.073    -0.518    
    SLICE_X62Y138        FDRE (Hold_fdre_C_D)         0.120    -0.398    accelerometer/adxl/current_state_controller_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][3]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[3]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][3]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.076    -0.463    accelerometer/adxl/data_register_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][2]/Q
                         net (fo=3, routed)           0.068    -0.403    accelerometer/adxl/data_register_reg[6]_7[2]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][2]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.071    -0.468    accelerometer/adxl/data_register_reg[7][2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.552    -0.612    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  accelerometer/adxl/data_register_reg[6][1]/Q
                         net (fo=3, routed)           0.080    -0.391    accelerometer/adxl/data_register_reg[6]_7[1]
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.822    -0.851    accelerometer/adxl/clk108mhz
    SLICE_X65Y128        FDRE                                         r  accelerometer/adxl/data_register_reg[7][1]/C
                         clock pessimism              0.239    -0.612    
                         clock uncertainty            0.073    -0.539    
    SLICE_X65Y128        FDRE (Hold_fdre_C_D)         0.075    -0.464    accelerometer/adxl/data_register_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDSE                                         r  accelerometer/adxl/command_regiset_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[2][3]/Q
                         net (fo=1, routed)           0.102    -0.359    accelerometer/adxl/command_regiset_reg[2]_0[3]
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X67Y146        FDRE                                         r  accelerometer/adxl/data_send_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X67Y146        FDRE (Hold_fdre_C_D)         0.072    -0.441    accelerometer/adxl/data_send_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ss_inactive_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ss_inactive_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.563    -0.601    accelerometer/adxl/clk108mhz
    SLICE_X63Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  accelerometer/adxl/ss_inactive_count_reg[3]/Q
                         net (fo=7, routed)           0.103    -0.357    accelerometer/adxl/ss_inactive_count[3]
    SLICE_X62Y147        LUT6 (Prop_lut6_I4_O)        0.045    -0.312 r  accelerometer/adxl/ss_inactive_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    accelerometer/adxl/ss_inactive_count_0[6]
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.833    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X62Y147        FDRE                                         r  accelerometer/adxl/ss_inactive_count_reg[6]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.073    -0.515    
    SLICE_X62Y147        FDRE (Hold_fdre_C_D)         0.121    -0.394    accelerometer/adxl/ss_inactive_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.339%)  route 0.112ns (37.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][0]/Q
                         net (fo=2, routed)           0.112    -0.349    accelerometer/adxl/command_regiset_reg[1]_6[0]
    SLICE_X66Y144        LUT6 (Prop_lut6_I4_O)        0.045    -0.304 r  accelerometer/adxl/command_regiset[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/command_regiset[2][0]_i_1_n_0
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X66Y144        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X66Y144        FDRE (Hold_fdre_C_D)         0.121    -0.392    accelerometer/adxl/command_regiset_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/command_regiset_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/command_regiset_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.562    -0.602    accelerometer/adxl/clk108mhz
    SLICE_X65Y145        FDRE                                         r  accelerometer/adxl/command_regiset_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  accelerometer/adxl/command_regiset_reg[1][4]/Q
                         net (fo=1, routed)           0.116    -0.345    accelerometer/adxl/command_regiset_reg[1]_6[4]
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X65Y146        FDRE                                         r  accelerometer/adxl/command_regiset_reg[2][4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.072    -0.441    accelerometer/adxl/command_regiset_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X65Y136        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[4]/Q
                         net (fo=1, routed)           0.155    -0.310    accelerometer/adxl/data_out[4]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.411    accelerometer/adxl/data_register_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.558    -0.606    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y135        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  accelerometer/adxl/spi/data_out_reg[1]/Q
                         net (fo=1, routed)           0.172    -0.293    accelerometer/adxl/data_out[1]
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.828    -0.845    accelerometer/adxl/clk108mhz
    SLICE_X66Y134        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.073    -0.497    
    SLICE_X66Y134        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.395    accelerometer/adxl/data_register_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.102    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 5.169ns (45.434%)  route 6.208ns (54.566%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.955     4.462    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X64Y143        LUT4 (Prop_lut4_I3_O)        0.124     4.586 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.254     7.839    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    11.378 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.378    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.909ns  (logic 1.559ns (39.874%)  route 2.350ns (60.126%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.283     1.557    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X64Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.602 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.068     2.670    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.909 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.857ns  (logic 5.768ns (44.864%)  route 7.089ns (55.136%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          2.057     6.432    drawer/display_spaceship
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     8.469    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.016 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.016    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 5.766ns (45.225%)  route 6.983ns (54.775%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.815     6.191    drawer/display_spaceship
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.315 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.048     8.363    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.908 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.908    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.710ns  (logic 5.773ns (45.418%)  route 6.937ns (54.582%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          2.025     6.400    spaceship/display_spaceship
    SLICE_X87Y134        LUT3 (Prop_lut3_I0_O)        0.124     6.524 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.793     8.317    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.869 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.869    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 5.767ns (45.690%)  route 6.855ns (54.310%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.682     6.058    drawer/display_spaceship
    SLICE_X84Y135        LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.054     8.235    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.782 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.782    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.514ns  (logic 5.756ns (45.996%)  route 6.758ns (54.004%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.581     5.957    drawer/display_spaceship
    SLICE_X82Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.081 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.057     8.138    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.673 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.673    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.501ns  (logic 5.759ns (46.069%)  route 6.742ns (53.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.547     5.923    drawer/display_spaceship
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.047 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.075     8.122    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.660 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.660    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.161ns  (logic 5.775ns (47.486%)  route 6.386ns (52.514%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.384     5.759    drawer/display_spaceship
    SLICE_X82Y134        LUT5 (Prop_lut5_I0_O)        0.124     5.883 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.883     7.766    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    11.320 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.320    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.849ns  (logic 5.767ns (48.676%)  route 6.081ns (51.324%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.067     5.442    drawer/display_spaceship
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.124     5.566 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.895     7.461    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.008 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.008    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.809ns  (logic 5.769ns (48.854%)  route 6.040ns (51.146%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.240     5.616    drawer/display_spaceship
    SLICE_X82Y135        LUT5 (Prop_lut5_I0_O)        0.124     5.740 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.680     7.420    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.968 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.968    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.790ns  (logic 5.773ns (48.959%)  route 6.018ns (51.041%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.183     5.558    drawer/display_spaceship
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.124     5.682 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716     7.398    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.949 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.949    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.448ns (67.611%)  route 0.694ns (32.389%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.196    -0.207    drawer/address_reg_n_0_[5]
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.162 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.497     0.336    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.575 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.575    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.422ns (66.161%)  route 0.727ns (33.839%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.243    -0.182    drawer/address_reg_n_0_[3]
    SLICE_X82Y136        LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.484     0.347    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.583 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.583    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.457ns (67.468%)  route 0.702ns (32.532%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.274    -0.129    drawer/address_reg_n_0_[5]
    SLICE_X86Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.084 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.344    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.592 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.592    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.433ns (66.337%)  route 0.727ns (33.663%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.232    -0.194    drawer/address_reg_n_0_[3]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.045    -0.149 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.496     0.347    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.594 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.594    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.433ns (65.861%)  route 0.743ns (34.139%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.314    -0.111    drawer/address_reg_n_0_[3]
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.045    -0.066 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.429     0.363    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.610 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.610    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.438ns (65.947%)  route 0.743ns (34.053%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.398    -0.027    drawer/address_reg_n_0_[3]
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.045     0.018 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.345     0.362    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.615 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.615    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.435ns (64.732%)  route 0.782ns (35.268%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.455     0.030    drawer/address_reg_n_0_[3]
    SLICE_X82Y135        LUT5 (Prop_lut5_I2_O)        0.045     0.075 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.402    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.651 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.651    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.431ns (64.527%)  route 0.787ns (35.473%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.294    -0.132    drawer/address_reg_n_0_[3]
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.045    -0.087 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.407    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.652 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.652    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.440ns (63.121%)  route 0.842ns (36.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.456     0.030    drawer/address_reg_n_0_[3]
    SLICE_X82Y134        LUT5 (Prop_lut5_I2_O)        0.045     0.075 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.461    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.716 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.716    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.506ns (64.137%)  route 0.842ns (35.863%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.414     0.011    drawer/address_reg_n_0_[5]
    SLICE_X87Y134        LUT6 (Prop_lut6_I4_O)        0.045     0.056 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.108    spaceship/p_0_in[0]
    SLICE_X87Y134        LUT3 (Prop_lut3_I1_O)        0.045     0.153 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.376     0.529    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.781 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.781    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.857ns  (logic 5.768ns (44.864%)  route 7.089ns (55.136%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          2.057     6.432    drawer/display_spaceship
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.556 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     8.469    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    12.016 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.016    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.749ns  (logic 5.766ns (45.225%)  route 6.983ns (54.775%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.815     6.191    drawer/display_spaceship
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.315 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.048     8.363    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.908 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.908    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.710ns  (logic 5.773ns (45.418%)  route 6.937ns (54.582%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          2.025     6.400    spaceship/display_spaceship
    SLICE_X87Y134        LUT3 (Prop_lut3_I0_O)        0.124     6.524 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.793     8.317    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.869 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.869    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 5.767ns (45.690%)  route 6.855ns (54.310%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.682     6.058    drawer/display_spaceship
    SLICE_X84Y135        LUT5 (Prop_lut5_I0_O)        0.124     6.182 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.054     8.235    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.782 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.782    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.514ns  (logic 5.756ns (45.996%)  route 6.758ns (54.004%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.581     5.957    drawer/display_spaceship
    SLICE_X82Y136        LUT5 (Prop_lut5_I0_O)        0.124     6.081 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.057     8.138    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.673 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.673    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.501ns  (logic 5.759ns (46.069%)  route 6.742ns (53.931%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.547     5.923    drawer/display_spaceship
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.047 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.075     8.122    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.660 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.660    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.161ns  (logic 5.775ns (47.486%)  route 6.386ns (52.514%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.384     5.759    drawer/display_spaceship
    SLICE_X82Y134        LUT5 (Prop_lut5_I0_O)        0.124     5.883 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.883     7.766    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    11.320 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.320    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.849ns  (logic 5.767ns (48.676%)  route 6.081ns (51.324%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.067     5.442    drawer/display_spaceship
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.124     5.566 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.895     7.461    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.008 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.008    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.809ns  (logic 5.769ns (48.854%)  route 6.040ns (51.146%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.240     5.616    drawer/display_spaceship
    SLICE_X82Y135        LUT5 (Prop_lut5_I0_O)        0.124     5.740 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.680     7.420    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.968 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.968    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.790ns  (logic 5.773ns (48.959%)  route 6.018ns (51.041%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.699    -0.841    VGA/hsync/clk108mhz
    SLICE_X74Y139        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  VGA/hsync/count_reg[4]/Q
                         net (fo=23, routed)          0.919     0.556    VGA/hsync/count_reg[4]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.301     0.857 r  VGA/hsync/address2_carry_i_13/O
                         net (fo=5, routed)           0.595     1.452    VGA/hsync/address2_carry_i_13_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I2_O)        0.120     1.572 f  VGA/hsync/address2_carry_i_10/O
                         net (fo=5, routed)           0.505     2.077    spaceship/address1_carry_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.327     2.404 r  spaceship/address1_carry_i_1/O
                         net (fo=1, routed)           0.499     2.904    drawer/address1_carry__0_0[3]
    SLICE_X72Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.289 r  drawer/address1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.289    drawer/address1_carry_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.446 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           0.601     4.047    spaceship/address_reg[10]_2[0]
    SLICE_X73Y138        LUT6 (Prop_lut6_I1_O)        0.329     4.376 r  spaceship/address[10]_i_2/O
                         net (fo=22, routed)          1.183     5.558    drawer/display_spaceship
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.124     5.682 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716     7.398    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.949 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.949    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.448ns (67.611%)  route 0.694ns (32.389%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.196    -0.207    drawer/address_reg_n_0_[5]
    SLICE_X84Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.162 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.497     0.336    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.575 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.575    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.422ns (66.161%)  route 0.727ns (33.839%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.243    -0.182    drawer/address_reg_n_0_[3]
    SLICE_X82Y136        LUT5 (Prop_lut5_I2_O)        0.045    -0.137 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.484     0.347    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.583 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.583    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.457ns (67.468%)  route 0.702ns (32.532%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.274    -0.129    drawer/address_reg_n_0_[5]
    SLICE_X86Y135        LUT6 (Prop_lut6_I2_O)        0.045    -0.084 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.344    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.592 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.592    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.433ns (66.337%)  route 0.727ns (33.663%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.232    -0.194    drawer/address_reg_n_0_[3]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.045    -0.149 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.496     0.347    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.594 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.594    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.433ns (65.861%)  route 0.743ns (34.139%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.314    -0.111    drawer/address_reg_n_0_[3]
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.045    -0.066 r  drawer/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.429     0.363    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.610 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.610    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.438ns (65.947%)  route 0.743ns (34.053%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.398    -0.027    drawer/address_reg_n_0_[3]
    SLICE_X87Y137        LUT5 (Prop_lut5_I2_O)        0.045     0.018 r  drawer/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.345     0.362    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.615 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.615    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.435ns (64.732%)  route 0.782ns (35.268%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.455     0.030    drawer/address_reg_n_0_[3]
    SLICE_X82Y135        LUT5 (Prop_lut5_I2_O)        0.045     0.075 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.402    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.651 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.651    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.431ns (64.527%)  route 0.787ns (35.473%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.294    -0.132    drawer/address_reg_n_0_[3]
    SLICE_X85Y136        LUT5 (Prop_lut5_I2_O)        0.045    -0.087 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.407    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.652 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.652    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.440ns (63.121%)  route 0.842ns (36.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.598    -0.566    drawer/clk108mhz
    SLICE_X83Y138        FDRE                                         r  drawer/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  drawer/address_reg[3]/Q
                         net (fo=14, routed)          0.456     0.030    drawer/address_reg_n_0_[3]
    SLICE_X82Y134        LUT5 (Prop_lut5_I2_O)        0.045     0.075 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.461    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.716 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.716    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.506ns (64.137%)  route 0.842ns (35.863%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X84Y137        FDRE                                         r  drawer/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  drawer/address_reg[5]/Q
                         net (fo=19, routed)          0.414     0.011    drawer/address_reg_n_0_[5]
    SLICE_X87Y134        LUT6 (Prop_lut6_I4_O)        0.045     0.056 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.052     0.108    spaceship/p_0_in[0]
    SLICE_X87Y134        LUT3 (Prop_lut3_I1_O)        0.045     0.153 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.376     0.529    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.781 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.781    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.659ns (22.121%)  route 5.841ns (77.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.869     7.500    accelerometer/SR[0]
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.489    -1.532    accelerometer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.659ns (22.121%)  route 5.841ns (77.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.869     7.500    accelerometer/SR[0]
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.489    -1.532    accelerometer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.659ns (22.365%)  route 5.759ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.788     7.418    spaceship/SR[0]
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.568    -1.453    spaceship/clk108mhz
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.659ns (22.365%)  route 5.759ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.788     7.418    spaceship/SR[0]
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.568    -1.453    spaceship/clk108mhz
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.276ns  (logic 1.659ns (22.802%)  route 5.617ns (77.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.645     7.276    spaceship/SR[0]
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.276ns  (logic 1.659ns (22.802%)  route 5.617ns (77.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.645     7.276    spaceship/SR[0]
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.271ns  (logic 1.659ns (22.816%)  route 5.612ns (77.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.641     7.271    spaceship/SR[0]
    SLICE_X73Y132        FDRE                                         r  spaceship/speed_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X73Y132        FDRE                                         r  spaceship/speed_x_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.247ns (16.648%)  route 1.239ns (83.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.239     1.487    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.827    -0.845    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y136        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.319ns (20.122%)  route 1.265ns (79.878%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.265     1.539    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X62Y143        LUT4 (Prop_lut4_I3_O)        0.044     1.583 r  accelerometer/adxl/spi/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.583    accelerometer/adxl/spi/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.832    -0.840    accelerometer/adxl/spi/clk108mhz
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.320ns (20.173%)  route 1.265ns (79.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.265     1.539    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X62Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.584 r  accelerometer/adxl/spi/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.584    accelerometer/adxl/spi/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.832    -0.840    accelerometer/adxl/spi/clk108mhz
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/initialization_data_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.364ns (20.088%)  route 1.446ns (79.912%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.255     1.530    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X64Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.575 f  accelerometer/adxl/initialization_data_address[1]_i_2/O
                         net (fo=2, routed)           0.191     1.766    accelerometer/adxl/initialization_data_address0
    SLICE_X64Y145        LUT5 (Prop_lut5_I4_O)        0.044     1.810 r  accelerometer/adxl/initialization_data_address[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    accelerometer/adxl/initialization_data_address[1]_i_1_n_0
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/initialization_data_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.365ns (20.132%)  route 1.446ns (79.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.255     1.530    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X64Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.575 f  accelerometer/adxl/initialization_data_address[1]_i_2/O
                         net (fo=2, routed)           0.191     1.766    accelerometer/adxl/initialization_data_address0
    SLICE_X64Y145        LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  accelerometer/adxl/initialization_data_address[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    accelerometer/adxl/initialization_data_address[0]_i_1_n_0
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/accel_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.650ns  (logic 1.659ns (21.687%)  route 5.991ns (78.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          3.019     7.650    accelerometer/adxl/SR[0]
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.485    -1.536    accelerometer/adxl/clk108mhz
    SLICE_X68Y130        FDRE                                         r  accelerometer/adxl/accel_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.659ns (22.121%)  route 5.841ns (77.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.869     7.500    accelerometer/SR[0]
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.489    -1.532    accelerometer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.659ns (22.121%)  route 5.841ns (77.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.869     7.500    accelerometer/SR[0]
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.489    -1.532    accelerometer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  accelerometer/accel_x_shifted_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.659ns (22.365%)  route 5.759ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.788     7.418    spaceship/SR[0]
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.568    -1.453    spaceship/clk108mhz
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.659ns (22.365%)  route 5.759ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.788     7.418    spaceship/SR[0]
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.568    -1.453    spaceship/clk108mhz
    SLICE_X73Y130        FDRE                                         r  spaceship/speed_x_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.276ns  (logic 1.659ns (22.802%)  route 5.617ns (77.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.645     7.276    spaceship/SR[0]
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.276ns  (logic 1.659ns (22.802%)  route 5.617ns (77.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.645     7.276    spaceship/SR[0]
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X72Y132        FDRE                                         r  spaceship/speed_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/speed_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.271ns  (logic 1.659ns (22.816%)  route 5.612ns (77.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          2.971     4.478    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.152     4.630 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          2.641     7.271    spaceship/SR[0]
    SLICE_X73Y132        FDRE                                         r  spaceship/speed_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         1.571    -1.450    spaceship/clk108mhz
    SLICE_X73Y132        FDRE                                         r  spaceship/speed_x_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.247ns (16.648%)  route 1.239ns (83.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.239     1.487    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X63Y136        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.827    -0.845    accelerometer/adxl/spi/clk108mhz
    SLICE_X63Y136        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.319ns (20.122%)  route 1.265ns (79.878%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.265     1.539    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X62Y143        LUT4 (Prop_lut4_I3_O)        0.044     1.583 r  accelerometer/adxl/spi/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.583    accelerometer/adxl/spi/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.832    -0.840    accelerometer/adxl/spi/clk108mhz
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.320ns (20.173%)  route 1.265ns (79.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.265     1.539    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X62Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.584 r  accelerometer/adxl/spi/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.584    accelerometer/adxl/spi/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.832    -0.840    accelerometer/adxl/spi/clk108mhz
    SLICE_X62Y143        FDRE                                         r  accelerometer/adxl/spi/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/initialization_data_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.364ns (20.088%)  route 1.446ns (79.912%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.255     1.530    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X64Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.575 f  accelerometer/adxl/initialization_data_address[1]_i_2/O
                         net (fo=2, routed)           0.191     1.766    accelerometer/adxl/initialization_data_address0
    SLICE_X64Y145        LUT5 (Prop_lut5_I4_O)        0.044     1.810 r  accelerometer/adxl/initialization_data_address[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    accelerometer/adxl/initialization_data_address[1]_i_1_n_0
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/initialization_data_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.365ns (20.132%)  route 1.446ns (79.868%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.255     1.530    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X64Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.575 f  accelerometer/adxl/initialization_data_address[1]_i_2/O
                         net (fo=2, routed)           0.191     1.766    accelerometer/adxl/initialization_data_address0
    SLICE_X64Y145        LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  accelerometer/adxl/initialization_data_address[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    accelerometer/adxl/initialization_data_address[0]_i_1_n_0
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y145        FDRE                                         r  accelerometer/adxl/initialization_data_address_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/adxl/current_state_transaction_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.319ns (17.554%)  route 1.496ns (82.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=29, routed)          1.275     1.550    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X63Y144        LUT1 (Prop_lut1_I0_O)        0.044     1.594 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=96, routed)          0.221     1.815    accelerometer/adxl/SR[0]
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=343, routed)         0.834    -0.839    accelerometer/adxl/clk108mhz
    SLICE_X64Y144        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[7]/C





