#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 15 14:04:24 2019
# Process ID: 614160
# Current directory: D:/Users/user/Documents/GitHub/Final_4/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent614004 D:\Users\user\Documents\GitHub\Final_4\final\final.xpr
# Log file: D:/Users/user/Documents/GitHub/Final_4/final/vivado.log
# Journal file: D:/Users/user/Documents/GitHub/Final_4/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/user/Documents/GitHub/Final_4/final/final.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
update_ip_catalog -rebuild
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Final:1.0 Final_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Final_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Final_0/S00_AXI]
startgroup
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_pins /Final_0/led] [get_bd_ports led]
endgroup
startgroup
create_bd_port -dir O led4_r
connect_bd_net [get_bd_pins /Final_0/led4_r] [get_bd_ports led4_r]
endgroup
startgroup
create_bd_port -dir O led4_g
connect_bd_net [get_bd_pins /Final_0/led4_g] [get_bd_ports led4_g]
endgroup
startgroup
create_bd_port -dir O led4_b
connect_bd_net [get_bd_pins /Final_0/led4_b] [get_bd_ports led4_b]
endgroup
startgroup
create_bd_port -dir O led5_r
connect_bd_net [get_bd_pins /Final_0/led5_r] [get_bd_ports led5_r]
endgroup
startgroup
create_bd_port -dir O led5_g
connect_bd_net [get_bd_pins /Final_0/led5_g] [get_bd_ports led5_g]
endgroup
startgroup
create_bd_port -dir O led5_b
connect_bd_net [get_bd_pins /Final_0/led5_b] [get_bd_ports led5_b]
endgroup
startgroup
create_bd_port -dir I -from 1 -to 0 sw
connect_bd_net [get_bd_pins /Final_0/sw] [get_bd_ports sw]
endgroup
validate_bd_design
make_wrapper -files [get_files D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Users/user/Documents/GitHub/Final_4/final/final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
file copy -force D:/Users/user/Documents/GitHub/Final_4/final/final.runs/impl_1/design_1_wrapper.sysdef D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Users/user/Documents/GitHub/Final_4/final/final.sdk -hwspec D:/Users/user/Documents/GitHub/Final_4/final/final.sdk/design_1_wrapper.hdf
