


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                                uC/CPU
    3 00000000         ;                                    CPU CONFIGURATION &
                        PORT LAYER
    4 00000000         ;
    5 00000000         ;                          (c) Copyright 2004-2011; Micr
                       ium, Inc.; Weston, FL
    6 00000000         ;
    7 00000000         ;               All rights reserved.  Protected by inter
                       national copyright laws.
    8 00000000         ;
    9 00000000         ;               uC/CPU is provided in source form to reg
                       istered licensees ONLY.  It is 
   10 00000000         ;               illegal to distribute this source code t
                       o any third party unless you receive 
   11 00000000         ;               written permission by an authorized Micr
                       ium representative.  Knowledge of 
   12 00000000         ;               the source code may NOT be used to devel
                       op a similar product.
   13 00000000         ;
   14 00000000         ;               Please help us continue to provide the E
                       mbedded community with the finest 
   15 00000000         ;               software available.  Your honesty is gre
                       atly appreciated.
   16 00000000         ;
   17 00000000         ;               You can contact us at www.micrium.com.
   18 00000000         ;*******************************************************
                       *************************************************
   19 00000000         
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         ;
   22 00000000         ;                                            CPU PORT FI
                       LE
   23 00000000         ;
   24 00000000         ;                                            ARM-Cortex-
                       M3
   25 00000000         ;                                      RealView Developm
                       ent Suite
   26 00000000         ;
   27 00000000         ; Filename      : cpu_a.asm
   28 00000000         ; Version       : V1.29.01.00
   29 00000000         ; Programmer(s) : BAN
   30 00000000         ;*******************************************************
                       *************************************************
   31 00000000         
   32 00000000         
   33 00000000         ;*******************************************************
                       *************************************************
   34 00000000         ;                                           PUBLIC FUNCT
                       IONS
   35 00000000         ;*******************************************************
                       *************************************************
   36 00000000         
   37 00000000                 EXPORT           CPU_IntDis
   38 00000000                 EXPORT           CPU_IntEn
   39 00000000         
   40 00000000                 EXPORT           CPU_SR_Save



ARM Macro Assembler    Page 2 


   41 00000000                 EXPORT           CPU_SR_Restore
   42 00000000         
   43 00000000                 EXPORT           CPU_WaitForInt
   44 00000000                 EXPORT           CPU_WaitForExcept
   45 00000000         
   46 00000000         
   47 00000000                 EXPORT           CPU_CntLeadZeros
   48 00000000                 EXPORT           CPU_CntTrailZeros
   49 00000000                 EXPORT           CPU_RevBits
   50 00000000         
   51 00000000         
   52 00000000         ;*******************************************************
                       *************************************************
   53 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   54 00000000         ;*******************************************************
                       *************************************************
   55 00000000         
   56 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   57 00000000                 THUMB
   58 00000000                 REQUIRE8
   59 00000000                 PRESERVE8
   60 00000000         
   61 00000000         
   62 00000000         ;$PAGE
   63 00000000         ;*******************************************************
                       *************************************************
   64 00000000         ;                                    DISABLE and ENABLE 
                       INTERRUPTS
   65 00000000         ;
   66 00000000         ; Description : Disable/Enable interrupts.
   67 00000000         ;
   68 00000000         ; Prototypes  : void  CPU_IntDis(void);
   69 00000000         ;               void  CPU_IntEn (void);
   70 00000000         ;*******************************************************
                       *************************************************
   71 00000000         
   72 00000000         CPU_IntDis
   73 00000000 B672            CPSID            I
   74 00000002 4770            BX               LR
   75 00000004         
   76 00000004         
   77 00000004         CPU_IntEn
   78 00000004 B662            CPSIE            I
   79 00000006 4770            BX               LR
   80 00000008         
   81 00000008         
   82 00000008         ;*******************************************************
                       *************************************************
   83 00000008         ;                                      CRITICAL SECTION 
                       FUNCTIONS
   84 00000008         ;
   85 00000008         ; Description : Disable/Enable interrupts by preserving 
                       the state of interrupts.  Generally speaking, the
   86 00000008         ;               state of the interrupt disable flag is s
                       tored in the local variable 'cpu_sr' & interrupts
   87 00000008         ;               are then disabled ('cpu_sr' is allocated
                        in all functions that need to disable interrupts).



ARM Macro Assembler    Page 3 


   88 00000008         ;               The previous interrupt state is restored
                        by copying 'cpu_sr' into the CPU's status register.
   89 00000008         ;
   90 00000008         ; Prototypes  : CPU_SR  CPU_SR_Save   (void);
   91 00000008         ;               void    CPU_SR_Restore(CPU_SR  cpu_sr);
   92 00000008         ;
   93 00000008         ; Note(s)     : (1) These functions are used in general 
                       like this :
   94 00000008         ;
   95 00000008         ;                       void  Task (void  *p_arg)
   96 00000008         ;                       {
   97 00000008         ;                           CPU_SR_ALLOC();             
                               /* Allocate storage for CPU status register */
   98 00000008         ;                               :
   99 00000008         ;                               :
  100 00000008         ;                           CPU_CRITICAL_ENTER();       
                               /* cpu_sr = CPU_SR_Save();                  */
  101 00000008         ;                               :
  102 00000008         ;                               :
  103 00000008         ;                           CPU_CRITICAL_EXIT();        
                               /* CPU_SR_Restore(cpu_sr);                  */
  104 00000008         ;                               :
  105 00000008         ;                       }
  106 00000008         ;*******************************************************
                       *************************************************
  107 00000008         
  108 00000008         CPU_SR_Save
  109 00000008 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
  110 0000000C B672            CPSID            I
  111 0000000E 4770            BX               LR
  112 00000010         
  113 00000010         
  114 00000010         CPU_SR_Restore                       ; See Note #2.
  115 00000010 F380 8810       MSR              PRIMASK, R0
  116 00000014 4770            BX               LR
  117 00000016         
  118 00000016         
  119 00000016         ;$PAGE
  120 00000016         ;*******************************************************
                       *************************************************
  121 00000016         ;                                         WAIT FOR INTER
                       RUPT
  122 00000016         ;
  123 00000016         ; Description : Enters sleep state, which will be exited
                        when an interrupt is received.
  124 00000016         ;
  125 00000016         ; Prototypes  : void  CPU_WaitForInt (void)
  126 00000016         ;
  127 00000016         ; Argument(s) : none.
  128 00000016         ;*******************************************************
                       *************************************************
  129 00000016         
  130 00000016         CPU_WaitForInt
  131 00000016 BF30            WFI                          ; Wait for interrup
                                                            t
  132 00000018 4770            BX               LR
  133 0000001A         



ARM Macro Assembler    Page 4 


  134 0000001A         
  135 0000001A         ;*******************************************************
                       *************************************************
  136 0000001A         ;                                         WAIT FOR EXCEP
                       TION
  137 0000001A         ;
  138 0000001A         ; Description : Enters sleep state, which will be exited
                        when an exception is received.
  139 0000001A         ;
  140 0000001A         ; Prototypes  : void  CPU_WaitForExcept (void)
  141 0000001A         ;
  142 0000001A         ; Argument(s) : none.
  143 0000001A         ;*******************************************************
                       *************************************************
  144 0000001A         
  145 0000001A         CPU_WaitForExcept
  146 0000001A BF20            WFE                          ; Wait for exceptio
                                                            n
  147 0000001C 4770            BX               LR
  148 0000001E         
  149 0000001E         
  150 0000001E         ;$PAGE
  151 0000001E         ;*******************************************************
                       *************************************************
  152 0000001E         ;                                         CPU_CntLeadZer
                       os()
  153 0000001E         ;                                        COUNT LEADING Z
                       EROS
  154 0000001E         ;
  155 0000001E         ; Description : Counts the number of contiguous, most-si
                       gnificant, leading zero bits before the 
  156 0000001E         ;                   first binary one bit in a data value
                       .
  157 0000001E         ;
  158 0000001E         ; Prototype   : CPU_DATA  CPU_CntLeadZeros(CPU_DATA  val
                       );
  159 0000001E         ;
  160 0000001E         ; Argument(s) : val         Data value to count leading 
                       zero bits.
  161 0000001E         ;
  162 0000001E         ; Return(s)   : Number of contiguous, most-significant, 
                       leading zero bits in 'val'.
  163 0000001E         ;
  164 0000001E         ; Caller(s)   : Application.
  165 0000001E         ;
  166 0000001E         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application 
  167 0000001E         ;               function(s).
  168 0000001E         ;
  169 0000001E         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h  
  170 0000001E         ;                       CPU WORD CONFIGURATION  Note #1'
                       ).
  171 0000001E         ;
  172 0000001E         ;                   (b) For 32-bit values :
  173 0000001E         ;
  174 0000001E         ;                             b31  b30  b29  ...  b04  b
                       03  b02  b01  b00    # Leading Zeros
  175 0000001E         ;                             ---  ---  ---       ---  -



ARM Macro Assembler    Page 5 


                       --  ---  ---  ---    ---------------
  176 0000001E         ;                              1    x    x         x    
                       x    x    x    x            0
  177 0000001E         ;                              0    1    x         x    
                       x    x    x    x            1
  178 0000001E         ;                              0    0    1         x    
                       x    x    x    x            2
  179 0000001E         ;                              :    :    :         :    
                       :    :    :    :            :
  180 0000001E         ;                              :    :    :         :    
                       :    :    :    :            :
  181 0000001E         ;                              0    0    0         1    
                       x    x    x    x           27
  182 0000001E         ;                              0    0    0         0    
                       1    x    x    x           28
  183 0000001E         ;                              0    0    0         0    
                       0    1    x    x           29
  184 0000001E         ;                              0    0    0         0    
                       0    0    1    x           30
  185 0000001E         ;                              0    0    0         0    
                       0    0    0    1           31
  186 0000001E         ;                              0    0    0         0    
                       0    0    0    0           32
  187 0000001E         ;
  188 0000001E         ;
  189 0000001E         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_LEAD_ZEROS_ASM_PRESENT is 
  190 0000001E         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  191 0000001E         ;*******************************************************
                       *************************************************
  192 0000001E         
  193 0000001E         CPU_CntLeadZeros
  194 0000001E FAB0 F080       CLZ              R0, R0      ; Count leading zer
                                                            os
  195 00000022 4770            BX               LR
  196 00000024         
  197 00000024         
  198 00000024         ;$PAGE
  199 00000024         ;*******************************************************
                       *************************************************
  200 00000024         ;                                         CPU_CntTrailZe
                       ros()
  201 00000024         ;                                        COUNT TRAILING 
                       ZEROS
  202 00000024         ;
  203 00000024         ; Description : Counts the number of contiguous, least-s
                       ignificant, trailing zero bits before the 
  204 00000024         ;                   first binary one bit in a data value
                       .
  205 00000024         ;
  206 00000024         ; Prototype   : CPU_DATA  CPU_CntTrailZeros(CPU_DATA  va
                       l);
  207 00000024         ;
  208 00000024         ; Argument(s) : val         Data value to count trailing
                        zero bits.
  209 00000024         ;
  210 00000024         ; Return(s)   : Number of contiguous, least-significant,
                        trailing zero bits in 'val'.



ARM Macro Assembler    Page 6 


  211 00000024         ;
  212 00000024         ; Caller(s)   : Application.
  213 00000024         ;
  214 00000024         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application 
  215 00000024         ;               function(s).
  216 00000024         ;
  217 00000024         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h  
  218 00000024         ;                       CPU WORD CONFIGURATION  Note #1'
                       ).
  219 00000024         ;
  220 00000024         ;                   (b) For 32-bit values :
  221 00000024         ;
  222 00000024         ;                             b31  b30  b29  b28  b27  .
                       ..  b02  b01  b00    # Trailing Zeros
  223 00000024         ;                             ---  ---  ---  ---  ---   
                           ---  ---  ---    ----------------
  224 00000024         ;                              x    x    x    x    x    
                            x    x    1            0
  225 00000024         ;                              x    x    x    x    x    
                            x    1    0            1
  226 00000024         ;                              x    x    x    x    x    
                            1    0    0            2
  227 00000024         ;                              :    :    :    :    :    
                            :    :    :            :
  228 00000024         ;                              :    :    :    :    :    
                            :    :    :            :
  229 00000024         ;                              x    x    x    x    1    
                            0    0    0           27
  230 00000024         ;                              x    x    x    1    0    
                            0    0    0           28
  231 00000024         ;                              x    x    1    0    0    
                            0    0    0           29
  232 00000024         ;                              x    1    0    0    0    
                            0    0    0           30
  233 00000024         ;                              1    0    0    0    0    
                            0    0    0           31
  234 00000024         ;                              0    0    0    0    0    
                            0    0    0           32
  235 00000024         ;
  236 00000024         ;
  237 00000024         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_TRAIL_ZEROS_ASM_PRESENT is 
  238 00000024         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  239 00000024         ;*******************************************************
                       *************************************************
  240 00000024         
  241 00000024         CPU_CntTrailZeros
  242 00000024 FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  243 00000028 FAB0 F080       CLZ              R0, R0      ; Count trailing ze
                                                            ros
  244 0000002C 4770            BX               LR
  245 0000002E         
  246 0000002E         
  247 0000002E         ;$PAGE
  248 0000002E         ;*******************************************************
                       *************************************************



ARM Macro Assembler    Page 7 


  249 0000002E         ;                                            CPU_RevBits
                       ()
  250 0000002E         ;                                            REVERSE BIT
                       S
  251 0000002E         ;
  252 0000002E         ; Description : Reverses the bits in a data value.
  253 0000002E         ;
  254 0000002E         ; Prototypes  : CPU_DATA  CPU_RevBits(CPU_DATA  val);
  255 0000002E         ;
  256 0000002E         ; Argument(s) : val         Data value to reverse bits.
  257 0000002E         ;
  258 0000002E         ; Return(s)   : Value with all bits in 'val' reversed (s
                       ee Note #1).
  259 0000002E         ;
  260 0000002E         ; Caller(s)   : Application.
  261 0000002E         ;
  262 0000002E         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application function(s).
  263 0000002E         ;
  264 0000002E         ; Note(s)     : (1) The final, reversed data value for '
                       val' is such that :
  265 0000002E         ;
  266 0000002E         ;                       'val's final bit  0       =  'va
                       l's original bit  N
  267 0000002E         ;                       'val's final bit  1       =  'va
                       l's original bit (N - 1)
  268 0000002E         ;                       'val's final bit  2       =  'va
                       l's original bit (N - 2)
  269 0000002E         ;
  270 0000002E         ;                               ...                     
                             ...
  271 0000002E         ;
  272 0000002E         ;                       'val's final bit (N - 2)  =  'va
                       l's original bit  2
  273 0000002E         ;                       'val's final bit (N - 1)  =  'va
                       l's original bit  1
  274 0000002E         ;                       'val's final bit  N       =  'va
                       l's original bit  0
  275 0000002E         ;*******************************************************
                       *************************************************
  276 0000002E         
  277 0000002E         CPU_RevBits
  278 0000002E FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  279 00000032 4770            BX               LR
  280 00000034         
  281 00000034         
  282 00000034         ;$PAGE
  283 00000034         ;*******************************************************
                       *************************************************
  284 00000034         ;                                     CPU ASSEMBLY PORT 
                       FILE END
  285 00000034         ;*******************************************************
                       *************************************************
  286 00000034         
  287 00000034                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=ua_os\cpu_a.d -oua_os\cpu_a.o -I.\RTE\_ua_os -ID:\environment\Stm3
2\Kali_v5_5.36\packs\ARM\CMSIS\5.8.0\CMSIS\Core\Include -ID:\environment\Stm32\
Kali_v5_5.36\packs\Keil\STM32F1xx_DFP\2.4.0\Device\Include --predefine="__MICRO



ARM Macro Assembler    Page 8 


LIB SETA 1" --predefine="__UVISION_VERSION SETA 536" --predefine="_RTE_ SETA 1"
 --predefine="STM32F10X_MD SETA 1" --predefine="_RTE_ SETA 1" --list=cpu_a.lst 
uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 56 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      None
Comment: .text unused
CPU_CntLeadZeros 0000001E

Symbol: CPU_CntLeadZeros
   Definitions
      At line 193 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 47 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_CntLeadZeros used once
CPU_CntTrailZeros 00000024

Symbol: CPU_CntTrailZeros
   Definitions
      At line 241 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 48 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_CntTrailZeros used once
CPU_IntDis 00000000

Symbol: CPU_IntDis
   Definitions
      At line 72 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 37 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_IntDis used once
CPU_IntEn 00000004

Symbol: CPU_IntEn
   Definitions
      At line 77 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 38 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_IntEn used once
CPU_RevBits 0000002E

Symbol: CPU_RevBits
   Definitions
      At line 277 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 49 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_RevBits used once
CPU_SR_Restore 00000010

Symbol: CPU_SR_Restore
   Definitions
      At line 114 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 41 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_SR_Restore used once
CPU_SR_Save 00000008

Symbol: CPU_SR_Save



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 108 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 40 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_SR_Save used once
CPU_WaitForExcept 0000001A

Symbol: CPU_WaitForExcept
   Definitions
      At line 145 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 44 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_WaitForExcept used once
CPU_WaitForInt 00000016

Symbol: CPU_WaitForInt
   Definitions
      At line 130 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
   Uses
      At line 43 in file uC-CPU\ARM-Cortex-M3\RealView\cpu_a.asm
Comment: CPU_WaitForInt used once
10 symbols
344 symbols in table
