

================================================================
== Vivado HLS Report for 'fc_layer2'
================================================================
* Date:           Mon Jun 18 15:53:14 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.69|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10490|  10490|  10490|  10490|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer2_label13   |  10320|  10320|        86|          -|          -|   120|    no    |
        | + fc_layer2_label41  |     84|     84|         4|          -|          -|    21|    no    |
        |- fc_layer2_label11   |    168|    168|         2|          -|          -|    84|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    269|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      4|     194|    508|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |nnet_mac_muladd_1bVr_U220  |nnet_mac_muladd_1bVr  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bVr_U221  |nnet_mac_muladd_1bVr  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bVr_U222  |nnet_mac_muladd_1bVr  | i0 * i1 + i2 |
    |nnet_mac_muladd_1bVr_U223  |nnet_mac_muladd_1bVr  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer2_weights_V_U  |fc_layer2_fc_layeh7b  |       11|  0|   0|  10080|   11|     1|       110880|
    |output_V_U             |fc_layer2_output_V    |        1|  0|   0|     84|   16|     1|         1344|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |       12|  0|   0|  10164|   27|     2|       112224|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_6_3_fu_422_p2      |     +    |      0|  0|  15|           7|           3|
    |i_fu_476_p2          |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_266_p2        |     +    |      0|  0|  15|           7|           1|
    |next_mul_fu_254_p2   |     +    |      0|  0|  21|          14|           7|
    |tmp_16_fu_291_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_17_fu_317_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_18_fu_385_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_19_fu_411_p2     |     +    |      0|  0|  21|          14|          14|
    |ap_block_state2      |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_276_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond2_fu_260_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_470_p2   |   icmp   |      0|  0|  11|           7|           7|
    |tmp_i_fu_491_p2      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1      |    or    |      0|  0|   8|           1|           1|
    |i_6_1_fu_370_p2      |    or    |      0|  0|  14|           7|           2|
    |i_6_2_fu_396_p2      |    or    |      0|  0|  14|           7|           2|
    |i_6_s_fu_302_p2      |    or    |      0|  0|  14|           7|           1|
    |tmp_V_fu_497_p3      |  select  |      0|  0|  15|           1|          15|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 269|         152|         110|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_done                       |   9|          2|    1|          2|
    |fc_layer2_weights_V_address0  |  15|          3|   14|         42|
    |fc_layer2_weights_V_address1  |  15|          3|   14|         42|
    |i1_reg_243                    |   9|          2|    7|         14|
    |i4_reg_231                    |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |j_reg_208                     |   9|          2|    7|         14|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |output_V_address0             |  33|          6|    7|         42|
    |output_V_address1             |  33|          6|    7|         42|
    |output_V_d0                   |  21|          4|   16|         64|
    |output_V_d1                   |  15|          3|   16|         48|
    |phi_mul_reg_219               |   9|          2|   14|         28|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 239|         48|  113|        365|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i1_reg_243               |   7|   0|    7|          0|
    |i4_reg_231               |   7|   0|    7|          0|
    |i_6_3_reg_618            |   7|   0|    7|          0|
    |i_reg_636                |   7|   0|    7|          0|
    |j_2_reg_550              |   7|   0|    7|          0|
    |j_reg_208                |   7|   0|    7|          0|
    |next_mul_reg_542         |  14|   0|   14|          0|
    |output_V_addr_6_reg_571  |   7|   0|    7|          0|
    |output_V_addr_7_reg_582  |   6|   0|    7|          1|
    |output_V_addr_8_reg_603  |   6|   0|    7|          1|
    |output_V_addr_9_reg_613  |   5|   0|    7|          2|
    |phi_mul_reg_219          |  14|   0|   14|          0|
    |tmp_11_cast_reg_555      |  27|   0|   27|          0|
    |tmp_13_reg_588           |  16|   0|   16|          0|
    |tmp_42_1_reg_593         |  16|   0|   16|          0|
    |tmp_42_2_reg_623         |  16|   0|   16|          0|
    |tmp_42_3_reg_628         |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 194|   0|  198|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   fc_layer2  | return value |
|out_V_V_din     | out |   16|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|in_V_V_dout     |  in |   16|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

