
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117237                       # Number of seconds simulated
sim_ticks                                117236574105                       # Number of ticks simulated
final_tick                               1168582554097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97221                       # Simulator instruction rate (inst/s)
host_op_rate                                   122590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3463966                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908788                       # Number of bytes of host memory used
host_seconds                                 33844.61                       # Real time elapsed on the host
sim_insts                                  3290420609                       # Number of instructions simulated
sim_ops                                    4148996620                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2416128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       988160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3920896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1458560                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1458560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18876                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7720                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30632                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11395                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11395                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4361779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20608995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8428769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33444307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12441169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12441169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12441169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4361779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20608995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8428769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45885476                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23671979                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19392810                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006659                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422183                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92374                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105047858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127058828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23671979                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11779089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27527222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6006694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3674913                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12289476                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140232734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112705512     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220770      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773341      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194609      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717186      1.22%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1514631      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927149      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324369      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12855167      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140232734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104385590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4847067                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26946317                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71220                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3982532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153156219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3982532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104911207                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599203                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3348979                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474831                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915975                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152119544                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93420                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214769608                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707705671                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707705671                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42779233                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666476                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14129359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147138190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138134760                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21894197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48543603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140232734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83866919     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636211     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648165      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653984      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438579      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3121913      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371058      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317202      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178703      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140232734                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123341     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164011     37.35%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151732     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116590810     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1869970      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12457331      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199562      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138134760                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439084                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417029240                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169066849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135185701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138573844                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2953552                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117541                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3982532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401495                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53508                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147172418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       763167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14129359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2221025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135982601                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12145048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152153                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966196                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135185762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135185701                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79928793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221425321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23908533                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023590                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136250202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86398876     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024562     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394673      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944313      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208218      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026529      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948814      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474832      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829385      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136250202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280593502                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298329577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710529                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710529                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611508626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188748591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142988366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23208291                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18807653                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2008036                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9402883                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8914560                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2480211                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89061                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101156500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127733367                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23208291                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11394771                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27910215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6527847                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3204054                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11804242                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1620367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    136745986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       108835771     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2614340      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2002035      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4918489      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1116010      0.82%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1587145      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1198067      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          755989      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13718140     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    136745986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164902                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907583                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        99965947                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4755754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27479810                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110560                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4433913                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4005868                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41309                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154121206                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76744                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4433913                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100814800                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1320018                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1988782                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26732049                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1456422                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152531543                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        20507                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268536                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       598318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       161163                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    214254839                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    710452495                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    710452495                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169137343                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45117462                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37095                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20712                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4952763                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14740622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7185274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121998                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1597909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149858300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139166559                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       186453                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27377089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59431116                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4310                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    136745986                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     78467308     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24479297     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11447019      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8392843      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7464399      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2963342      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2929464      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       454907      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147407      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    136745986                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         557068     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115202     14.17%     82.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140650     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116804154     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2092075      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16383      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13138066      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7115881      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139166559                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988819                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             812920                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    416078474                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    177272875                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135669573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139979479                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       343497                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3609136                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1013                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223575                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4433913                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         813898                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91142                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149895374                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14740622                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7185274                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20692                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         79322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1089457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238168                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136665794                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12626010                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2500762                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19740082                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19413645                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7114072                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.971050                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135848207                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135669573                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81385276                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225485461                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963972                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360934                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99087297                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121688680                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28208250                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2011066                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    132312073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     82406851     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23348860     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10288371      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5389974      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4298879      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1543574      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1312187      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       980368      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2743009      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    132312073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99087297                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121688680                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18093179                       # Number of memory references committed
system.switch_cpus1.commit.loads             11131484                       # Number of loads committed
system.switch_cpus1.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17484504                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109645715                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2477394                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2743009                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           279465994                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304228023                       # The number of ROB writes
system.switch_cpus1.timesIdled                  69862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3994200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99087297                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121688680                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99087297                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.420366                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.420366                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.704044                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.704044                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       616225660                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188963284                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144153974                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32764                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21816157                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17986465                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1938270                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8766253                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8352021                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2283779                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85647                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106059355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119892026                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21816157                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10635800                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25041996                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5765361                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3237272                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12304276                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1604477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138133318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.065375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113091322     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1301367      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1848071      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2413887      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2707255      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2019023      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1160518      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1697691      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11894184      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138133318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155010                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851868                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104884104                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4803988                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24593345                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57426                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3794454                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3482873                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144619972                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3794454                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105614688                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1048063                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2448399                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23922779                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1304928                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143662995                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          791                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        262746                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       539831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          583                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    200348875                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    671168625                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    671168625                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163529271                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36819600                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37888                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21924                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3946514                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13639232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7094583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117652                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1546942                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139667185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130590925                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26461                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20266242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47990389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5914                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138133318                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945398                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505670                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82892376     60.01%     60.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22236443     16.10%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12315366      8.92%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7959207      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7304768      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2913579      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1764403      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       504664      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       242512      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138133318                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62824     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91907     33.31%     56.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121223     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109631289     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1998730      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15964      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11906091      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7038851      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130590925                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927887                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             275954                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    399617583                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159971599                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128113085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130866879                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       320792                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2847479                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       177105                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3794454                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         791085                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       108120                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139705027                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1323966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13639232                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7094583                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21878                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1135949                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2237698                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128841734                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11744750                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1749191                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18781941                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18047855                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7037191                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915458                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128113314                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128113085                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75053220                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203898391                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.910281                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95772313                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117708008                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22005911                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1970058                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134338864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876202                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86629428     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22938034     17.07%     81.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9007786      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4639175      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4042634      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1942627      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1683893      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       792448      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2662839      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134338864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95772313                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117708008                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17709228                       # Number of memory references committed
system.switch_cpus2.commit.loads             10791750                       # Number of loads committed
system.switch_cpus2.commit.membars              15964                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16881605                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106098268                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2401743                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2662839                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271389944                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          283222338                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2606868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95772313                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117708008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95772313                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469529                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469529                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680490                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680490                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       580563304                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177753504                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135507332                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31928                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315446                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.918697                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791128                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.604335                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903442                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.782398                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181407                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769901                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28989                       # number of overall hits
system.l20.overall_hits::total                  28989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4017402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1126519395                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1130536797                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4017402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1126519395                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1130536797                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4017402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1126519395                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1130536797                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32984                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32999                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32984                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32999                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32984                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32999                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121119                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121119                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121119                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 267826.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281982.326658                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281929.375810                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 267826.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281982.326658                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281929.375810                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 267826.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281982.326658                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281929.375810                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3088153                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    879141151                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    882229304                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3088153                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    879141151                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    882229304                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3088153                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    879141151                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    882229304                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 205876.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 220060.363204                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 220007.307731                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 205876.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 220060.363204                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 220007.307731                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 205876.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 220060.363204                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 220007.307731                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18890                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          726434                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29130                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.937659                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          246.193281                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.356121                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3674.784020                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6310.666577                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024042                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000816                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.358866                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.616276                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53629                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53629                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19728                       # number of Writeback hits
system.l21.Writeback_hits::total                19728                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53629                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53629                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53629                       # number of overall hits
system.l21.overall_hits::total                  53629                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18876                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18889                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18876                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18889                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18876                       # number of overall misses
system.l21.overall_misses::total                18889                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3262869                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5224683870                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5227946739                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3262869                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5224683870                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5227946739                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3262869                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5224683870                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5227946739                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        72505                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              72518                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19728                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19728                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        72505                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               72518                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        72505                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              72518                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260341                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.260473                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260341                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.260473                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260341                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.260473                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 250989.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276789.779085                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276772.022818                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 250989.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276789.779085                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276772.022818                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 250989.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276789.779085                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276772.022818                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3535                       # number of writebacks
system.l21.writebacks::total                     3535                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18876                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18889                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18876                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18889                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18876                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18889                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2456897                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4055810993                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4058267890                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2456897                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4055810993                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4058267890                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2456897                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4055810993                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4058267890                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260341                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.260473                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260341                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.260473                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260341                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.260473                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188992.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214866.019972                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214848.212716                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 188992.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214866.019972                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214848.212716                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 188992.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214866.019972                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214848.212716                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7733                       # number of replacements
system.l22.tagsinuse                     12287.981774                       # Cycle average of tags in use
system.l22.total_refs                          589148                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20021                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.426502                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          956.966562                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.496723                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3612.163882                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7708.354607                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077878                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293959                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.627308                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42654                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42654                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24889                       # number of Writeback hits
system.l22.Writeback_hits::total                24889                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42654                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42654                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42654                       # number of overall hits
system.l22.overall_hits::total                  42654                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7715                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7728                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7720                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7733                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7720                       # number of overall misses
system.l22.overall_misses::total                 7733                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3201041                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2120967478                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2124168519                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1416972                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1416972                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3201041                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2122384450                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2125585491                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3201041                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2122384450                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2125585491                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50369                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50382                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24889                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24889                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50374                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50387                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50374                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50387                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153170                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.153388                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.153254                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.153472                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.153254                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.153472                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 246233.923077                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 274914.773558                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 274866.526786                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 283394.400000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 283394.400000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 246233.923077                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 274920.265544                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 274872.040735                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 246233.923077                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 274920.265544                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 274872.040735                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5268                       # number of writebacks
system.l22.writebacks::total                     5268                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7715                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7720                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7733                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7720                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7733                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2396279                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1643105536                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1645501815                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1107679                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1107679                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2396279                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1644213215                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1646609494                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2396279                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1644213215                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1646609494                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153170                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.153388                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.153254                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.153472                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.153254                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.153472                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184329.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 212975.442126                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 212927.253494                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 221535.800000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 221535.800000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 184329.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 212980.986399                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 212932.819604                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 184329.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 212980.986399                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 212932.819604                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997284                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012297113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195872.262473                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997284                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12289461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12289461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12289461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12289461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12289461                       # number of overall hits
system.cpu0.icache.overall_hits::total       12289461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4299402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4299402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4299402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4299402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4299402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4299402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 286626.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 286626.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 286626.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 286626.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 286626.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 286626.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4141902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4141902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4141902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4141902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4141902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4141902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 276126.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 276126.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 276126.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 276126.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 276126.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 276126.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32984                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339349                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33240                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4883.855265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416402                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583598                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16131595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16131595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16131595                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16131595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84368                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8382104876                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8382104876                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8382104876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8382104876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8382104876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8382104876                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99351.707709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99351.707709                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99351.707709                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99351.707709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99351.707709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99351.707709                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32984                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32984                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3051033221                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3051033221                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3051033221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3051033221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3051033221                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3051033221                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92500.400831                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92500.400831                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92500.400831                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92500.400831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92500.400831                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92500.400831                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996594                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010518663                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037336.014113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11804227                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11804227                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11804227                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11804227                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11804227                       # number of overall hits
system.cpu1.icache.overall_hits::total       11804227                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3867660                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3867660                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3867660                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3867660                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3867660                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3867660                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11804242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11804242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11804242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11804242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11804242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11804242                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       257844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       257844                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       257844                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       257844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       257844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       257844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3370769                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3370769                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3370769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3370769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3370769                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3370769                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 259289.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 259289.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 259289.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 259289.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 259289.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 259289.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72505                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179231730                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72761                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2463.293935                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.429742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.570258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900116                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099884                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9502991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9502991                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6928930                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6928930                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20444                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20444                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16431921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16431921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16431921                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16431921                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175781                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175781                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       175781                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        175781                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       175781                       # number of overall misses
system.cpu1.dcache.overall_misses::total       175781                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23499542835                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23499542835                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23499542835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23499542835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23499542835                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23499542835                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9678772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9678772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6928930                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6928930                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16607702                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16607702                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16607702                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16607702                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018161                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010584                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010584                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010584                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010584                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133686.478260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133686.478260                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 133686.478260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 133686.478260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 133686.478260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 133686.478260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19728                       # number of writebacks
system.cpu1.dcache.writebacks::total            19728                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103276                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103276                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103276                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103276                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72505                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72505                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72505                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8889280032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8889280032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8889280032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8889280032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8889280032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8889280032                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004366                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004366                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004366                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122602.303731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122602.303731                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 122602.303731                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 122602.303731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 122602.303731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 122602.303731                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996136                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009166052                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2034608.975806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996136                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12304257                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12304257                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12304257                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12304257                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12304257                       # number of overall hits
system.cpu2.icache.overall_hits::total       12304257                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4505559                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4505559                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4505559                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4505559                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4505559                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4505559                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12304276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12304276                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12304276                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12304276                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12304276                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12304276                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 237134.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 237134.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 237134.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 237134.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 237134.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 237134.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3308941                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3308941                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3308941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3308941                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3308941                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3308941                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 254533.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 254533.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 254533.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 254533.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 254533.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 254533.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50374                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171146636                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50630                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3380.340431                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.278496                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.721504                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911244                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088756                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8744551                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8744551                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6881476                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6881476                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16837                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16837                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15964                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15964                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15626027                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15626027                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15626027                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15626027                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       144941                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       144941                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3085                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3085                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148026                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148026                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148026                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148026                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17252793934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17252793934                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    671699046                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    671699046                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17924492980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17924492980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17924492980                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17924492980                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8889492                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8889492                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6884561                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6884561                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15964                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15774053                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15774053                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15774053                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15774053                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016305                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016305                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000448                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000448                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009384                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009384                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009384                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009384                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119033.219958                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119033.219958                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 217730.647002                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 217730.647002                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121090.166457                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121090.166457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121090.166457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121090.166457                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1574887                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 174987.444444                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24889                       # number of writebacks
system.cpu2.dcache.writebacks::total            24889                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94572                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3080                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3080                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        97652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        97652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        97652                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        97652                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50369                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50369                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50374                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50374                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4976958084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4976958084                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1458472                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1458472                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4978416556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4978416556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4978416556                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4978416556                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003193                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003193                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98809.944291                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98809.944291                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 291694.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 291694.400000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98829.089530                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98829.089530                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98829.089530                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98829.089530                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
