INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/counter8bit/counter8bit.srcs/sources_1/imports/counter_example/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/counter8bit/counter8bit.srcs/sim_1/imports/counter_example/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/counter8bit/counter8bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
