# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_3.srcs/sources_1/new/d_latch_gated_parametric.vhd" \
"../../../../lab_3.srcs/sources_1/new/d_latch_parametric.vhd" \
"../../../../lab_3.srcs/sources_1/new/rs_latch_parametric.vhd" \
"../../../../lab_3.srcs/sim_1/new/tb_delays.vhd" \

# Do not sort compile order
nosort
