-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Tue May 12 09:44:39 2020
-- Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_6/rom_lut_calo_inv_dr_sq_6_sim_netlist.vhdl
-- Design      : rom_lut_calo_inv_dr_sq_6
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"89BD037C17D5D6F940DA8778AD05A181B41ECCCE05A082C864469E4B4FB989BF",
      INIT_01 => X"88ABE048D28F6F71B72FDBA9BD038D4A4D841FEEF26B191C7422259E4C61ECBC",
      INIT_02 => X"788ABE149E3908093D841ECCBDF259F6C6FA520EE025A07F940EDDE15B2A4FCA",
      INIT_03 => X"77789BE149E3A181A3E9410EDDD036BF7E60A52FEEE038D4C5FB75557BF5C5FA",
      INIT_04 => X"666678AD049E3A181A4EA610EEDF036BF6E6F941ECBCD049F6F83FCBABE16C3B",
      INIT_05 => X"65445679CF38D39081A4E9510EDDE026AF5C4D72EB9889BE38F7F951FDDE048E",
      INIT_06 => X"543223468BE27C28F7093D841EDBCDE048D3A2A4FA7432357B06D5E840ECCDF2",
      INIT_07 => X"53100012469C05A07E6E70B630DBAAACE15A06E60A51ECBBCE26B180A4FC9878",
      INIT_08 => X"420FEDEE0147AE38E4C3C5F950CA96789BD16B291A4EA7432346AE3A192D841F",
      INIT_09 => X"41FDCBABBDF147B05B29192B61DA74433569D15C3A3C62EB97789CF49F6F82C8",
      INIT_0A => X"30DB9877789BE148D28E6C6F83E9521FFFE136AE5B2A3D830DBAABCF26C29093",
      INIT_0B => X"2FC9754334468AD049E4B29094E950EBA999ADF37D29192C730DBAABCF26B17E",
      INIT_0C => X"2EA75310FFF01369C05A06C4D5F83EB843122257AE29F6E60A51DB9888ACF27C",
      INIT_0D => X"1D9630ECBBABBDF147B05A18E7093D941DCAA9ACE148D3A192B50C964322357A",
      INIT_0E => X"1C840DB976555689CE26AF5B29092C61D96421012359B16C3A2B4E951ECA999A",
      INIT_0F => X"0B62EB8532100012469C049E4B292B4F951DA8766689CF38D39191B5FB731EDC",
      INIT_10 => X"FA50C852FDCBA9AACDF259D27C392A3C50B730ECBAAACE148D28E5D6F83E952F",
      INIT_11 => X"F94FA62FC97543334568BE26AF5B291A3C61D8520EDDDEF147BF4A07F7093D83",
      INIT_12 => X"F83D83FB8520EDCCCCDF136AE27C2908F92C61D9531FEEEF0258C05A07E5D6F9",
      INIT_13 => X"E81C61C841EB9765445579BE159E39F6D5E7094FC8520EDDDEF136AE27D39080",
      INIT_14 => X"E70A4FA51D9631FEDCCCDE0258BF49E4B2A2A3D62D9520ECB9ABCE0259D27C28",
      INIT_15 => X"D6F92C72D951EB97543334579BE159E39F6D5D6F93E951DC98666678ACE159D2",
      INIT_16 => X"D5E71A4FA50C9530ECBAAAABDE136AE27D3907E70A4E940C86300FEEFF12479D",
      INIT_17 => X"D5D6F82C61C840C97532100012468BE25B06C19071A3D70D841EB96654445679",
      INIT_18 => X"D4C4D6F93D83FA630DB976655678ACF259D27D3A17081A4E93FA730DCA876666",
      INIT_19 => X"C4B3C4D60A4FA51D9631EDBBAAABCDF248BF48E3907E6E70A2D83FB730EB9765",
      INIT_1A => X"C3B2A2B4D60A50B62FB86320FEEEEF02469D049D38E5B3B3B4D71B61C840DA74",
      INIT_1B => X"C3A19091A3C60A50C840DA8643211123468AD048C16C28F6E5E6F81C50B61D95",
      INIT_1C => X"C3907F6E7092C50A51C851EC976543344578AD027BF39E4AF7E5E6D60A3D72C7",
      INIT_1D => X"C29F6D4C4C5E71A5FA51C852FCA8765555678ACE148C049F4AF7C5B4C4C5E71A",
      INIT_1E => X"C28E5B2A191A3C5F93E940C852FDA9766556679ACF148AE48D28E4A08F6E5E6F",
      INIT_1F => X"D28D4A18F6E6F7093D72C73FB741ECA87655556779BDF369D04AF49E5B18F5D4",
      INIT_20 => X"D27D39F5C3B2A3B4D70A5FA51D952FDA8754433335679BD0359D158E37D38E3A",
      INIT_21 => X"D27C27D3A18F7E6F81A3D72C73EA630DA8643210001022469BD026AE15AE28D1",
      INIT_22 => X"E27C16C28E5C3A2A2B3C6F94E94FB730C97521FEDCCCCCDDF12469BD147BF26A",
      INIT_23 => X"D27B05A05B28F6D5D5D6F81B5FA50B73FB8520ECA98756666689ACDF1368BE04",
      INIT_24 => X"F37BF49E39F5C2908F7F8193C60A50B62EA630DA864310EFEDDEFF0024578ACE",
      INIT_25 => X"036BF38C27C28E5C3A19192B4D60A4FA50C740C9631FDB97764444344546689A",
      INIT_26 => X"037AE27B05AF5B17E5C3B2A3B4D60A4E83E950C851EB96420ECBA98775666666",
      INIT_27 => X"137AE26AE37D27D3906D4C3B3B4D6F82C61B61D840C852FC97420FDCA9876444",
      INIT_28 => X"157AD158C15AF49F5B17E5C4B3B3C5E70A4E82D83FA62EA730CA7520ECA87522",
      INIT_29 => X"358BC147BF37C16B06C28F5C3B2A2A3C5E70A4E93E94FB62EA63EC963FEA8540",
      INIT_2A => X"468AD036AD159E27C17D28F5C3A1919192B4D6093D82D83E950C840C942EB831",
      INIT_2B => X"578BD0359CF37BF48D27D38E5B2907F6E6F7081B4E71B50A50B61C83EB62DA62",
      INIT_2C => X"78ACE0246AE148C049E28D28E4A17E5C4B3B3B4C5E71A4D71B60B50A51C72D94",
      INIT_2D => X"89BCE02379CF269D159E27C27D28F5C2908F7E6E7F8092B5E81B5F93D82C71B6",
      INIT_2E => X"AACDE01368BD036AD159D27B06B16C29F6C3B291808191A3B4D6092C6F93C60A",
      INIT_2F => X"ABCDEF12579CE147AD159D16AF49E4AF5B28F6D4B2A1919192A3B4D5E70A3C5E",
      INIT_30 => X"DDEDEF23568ACF147AD148C049D27C16C27D4A07D4B2A1808F7F7F708091A2B3",
      INIT_31 => X"FFFF01234579BDF147AD037AE26BF49E38D39E4A17D4B18F6E5C4B3A2A291919",
      INIT_32 => X"F000112345689BDF1469CF259C048C15AF49E39E4A06C29F6C3A18F6D4B2A18F",
      INIT_33 => X"22122223445789BDF1358AD037AD159D16AF48D38D38E4AF6C28E5B28F5C3907",
      INIT_34 => X"443323334456789BCE02469BE147AE159D15AE37C16B05B06B17D28E4A06C29F",
      INIT_35 => X"5654443444456789ABDF02579CE147AE158C048C15AE38D27C16B16B16C17C27",
      INIT_36 => X"986655434444556789ACDF02479BE1369C037AE269E26AF38C16BF49E38D27C1",
      INIT_37 => X"BA967655344444556789ABDE02468ADF257AE147BE26AD159E26AF37C059D26B",
      INIT_38 => X"DBB98765534433444545689ACDF02468BD0258AD047AD148CF37BE26AE26AE15",
      INIT_39 => X"0ECBA876553333323223456789ABDE02468ACF1469CF258BE158BF259C037AD1",
      INIT_3A => X"31FCBA876543322100112223455789ACDF12468BDF2469CE147ACF258BE147AD",
      INIT_3B => X"531FCBA876423210FFFFFFF00112345678ABDE024579CE02579CE1368BD02479",
      INIT_3C => X"7631FCBA86542100EEEDDDDCDDDEEFF012345689BCEF13568ACE02468BDF1357",
      INIT_3D => X"B7641FCB9664310FDDCCB9AA9999AAABBCCDEF01234678ABDE0135689BDE0134",
      INIT_3E => X"EB8631FBA865300ECCBA98876655555566677889AABCDEF01245678ABCDEF123",
      INIT_3F => X"1EB7630EB975320EDBA9665442221110000001112233445667899ABCDDEF0012",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000FFFFFFF000000001FFFFFFF000000001FFFFFFF000000003FFFFFFF",
      INITP_01 => X"0000000001FFFFFF0000000003FFFFFF0000000003FFFFFF0000000007FFFFFF",
      INITP_02 => X"00000000003FFFFF00000000003FFFFF00000000007FFFFF0000000000FFFFFF",
      INITP_03 => X"000000000003FFFF000000000007FFFF00000000000FFFFF00000000001FFFFF",
      INITP_04 => X"0000000000003FFF0000000000007FFF000000000000FFFF000000000001FFFF",
      INITP_05 => X"00000000000001FF00000000000003FF0000000000000FFF0000000000001FFF",
      INITP_06 => X"000000000000000F000000000000003F000000000000007F00000000000000FF",
      INITP_07 => X"0000000000000000000000000000000000000000000000030000000000000007",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAFE0205090D11151A1E22272B3034393E43484D52575D62686D73797F858B91",
      INIT_01 => X"A2A4A6A8ABADAFB1B4B6B8BBBDC0C2C5C8CBCDD0D3D6D9DCDFE2E6E9ECF0F3F7",
      INIT_02 => X"F8FBFF03070A0E12161B1F23282C31353A3F44494E53585D63686E74797F858B",
      INIT_03 => X"A1A3A5A7A9ACAEB0B2B5B7B9BCBEC1C4C6C9CCCED1D4D7DADDE0E4E7EAEDF1F4",
      INIT_04 => X"F5F9FC0004080C0F13181C2024292D31363B4044494E53595E63696E74797F85",
      INIT_05 => X"A0A2A4A6A8AAADAFB1B3B6B8BBBDC0C2C5C7CACDD0D2D5D8DBDEE1E5E8EBEEF2",
      INIT_06 => X"F3F6FAFE0105090C1014181D2125292E32373B40454A4F54595E63696E74797F",
      INIT_07 => X"9FA1A3A5A7A9ABAEB0B2B4B7B9BCBEC1C3C6C8CBCED1D4D6D9DCDFE3E6E9ECEF",
      INIT_08 => X"F0F4F7FBFE02060A0D1115191D22262A2E33373C41454A4F54595E64696E7479",
      INIT_09 => X"9EA0A2A4A6A8AAACAFB1B3B5B8BABDBFC2C4C7C9CCCFD2D5D7DADDE0E4E7EAED",
      INIT_0A => X"EEF1F5F8FCFF03070A0E12161A1E22262B2F33383C41464B4F54595E64696E73",
      INIT_0B => X"9D9FA1A3A5A7A9ABADAFB2B4B6B9BBBEC0C3C5C8CACDD0D3D6D8DBDEE1E5E8EB",
      INIT_0C => X"ECEFF2F6F9FD0004070B0F13171B1F23272B3034383D41464B5054595E63686E",
      INIT_0D => X"9C9EA0A2A4A6A8AAACAEB0B3B5B7BABCBEC1C4C6C9CBCED1D4D6D9DCDFE2E5E9",
      INIT_0E => X"E9EDF0F3F7FAFD0105080C1013171B1F23272C3034393D42464B4F54595E6368",
      INIT_0F => X"9B9D9FA1A3A5A7A9ABADAFB1B4B6B8BBBDBFC2C4C7CACCCFD2D5D7DADDE0E3E6",
      INIT_10 => X"E7EAEDF1F4F7FBFE0205090C1014181C2024282C3034393D42464B4F54595E62",
      INIT_11 => X"9A9C9E9FA1A3A5A7AAACAEB0B2B4B7B9BBBEC0C3C5C8CACDD0D3D5D8DBDEE1E4",
      INIT_12 => X"E5E8EBEEF1F5F8FBFF0206090D1114181C2024282C3034393D41464A4F54585D",
      INIT_13 => X"999B9C9EA0A2A4A6A8AAACAFB1B3B5B8BABCBFC1C4C6C9CBCED1D3D6D9DCDFE2",
      INIT_14 => X"E2E5E8ECEFF2F5F8FCFF03060A0D1115191C2024282C3034393D41464A4F5358",
      INIT_15 => X"989A9B9D9FA1A3A5A7A9ABADAFB2B4B6B8BBBDBFC2C4C7C9CCCFD1D4D7DADDDF",
      INIT_16 => X"E0E3E6E9ECEFF2F6F9FC0003070A0E1115191D2024282C3034383D41454A4E52",
      INIT_17 => X"97989A9C9EA0A2A4A6A8AAACAEB0B2B5B7B9BBBEC0C3C5C8CACDCFD2D5D8DADD",
      INIT_18 => X"DEE1E4E7EAEDF0F3F6F9FD0003070A0E1215191D2024282C3034383C4045494D",
      INIT_19 => X"9697999B9D9FA1A3A4A6A8ABADAFB1B3B5B8BABCBFC1C3C6C8CBCDD0D3D5D8DB",
      INIT_1A => X"DCDEE1E4E7EAEDF0F3F7FAFD0004070B0E1215191D2024282C3034383C404448",
      INIT_1B => X"9596989A9C9E9FA1A3A5A7A9ABADAFB2B4B6B8BBBDBFC2C4C6C9CCCED1D3D6D9",
      INIT_1C => X"D9DCDFE2E5E8EBEEF1F4F7FAFD0104070B0E1215191C2024282B2F33373B3F43",
      INIT_1D => X"949597999B9C9EA0A2A4A6A8AAACAEB0B2B4B7B9BBBDC0C2C5C7CACCCFD1D4D7",
      INIT_1E => X"D7DADDDFE2E5E8EBEEF1F4F7FAFD0104070B0E1215191C2023272B2F33363A3E",
      INIT_1F => X"93949698999B9D9FA1A3A5A7A9ABADAFB1B3B5B7BABCBEC0C3C5C8CACDCFD2D4",
      INIT_20 => X"D5D8DADDE0E3E5E8EBEEF1F4F7FAFE0104070B0E1115181C1F23272A2E323639",
      INIT_21 => X"91939597989A9C9E9FA1A3A5A7A9ABADAFB1B3B6B8BABCBFC1C3C6C8CBCDD0D2",
      INIT_22 => X"D3D5D8DBDDE0E3E6E9EBEEF1F4F7FAFE0104070A0E1115181B1F23262A2D3135",
      INIT_23 => X"9092949597999B9C9EA0A2A4A6A8AAACAEB0B2B4B6B8BBBDBFC1C4C6C9CBCED0",
      INIT_24 => X"D0D3D6D8DBDEE0E3E6E9ECEEF1F4F7FAFE0104070A0E1114181B1E2225292C30",
      INIT_25 => X"8F9193949698999B9D9FA1A3A4A6A8AAACAEB0B2B5B7B9BBBDC0C2C4C7C9CCCE",
      INIT_26 => X"CED1D3D6D9DBDEE0E3E6E9ECEFF1F4F7FAFD0004070A0D1014171A1E2125282C",
      INIT_27 => X"8E9092939597989A9C9E9FA1A3A5A7A9ABADAFB1B3B5B7B9BCBEC0C2C5C7C9CC",
      INIT_28 => X"CCCFD1D4D6D9DBDEE1E3E6E9ECEFF1F4F7FAFD0003060A0D1013161A1D202427",
      INIT_29 => X"8D8F9192949597999B9C9EA0A2A4A5A7A9ABADAFB1B3B6B8BABCBEC0C3C5C7CA",
      INIT_2A => X"CACCCFD1D4D6D9DBDEE1E3E6E9ECEEF1F4F7FAFD000306090C0F1216191C1F23",
      INIT_2B => X"8C8E8F9193949698999B9D9FA0A2A4A6A8AAACAEB0B2B4B6B8BABCBFC1C3C5C8",
      INIT_2C => X"C8CACDCFD2D4D6D9DCDEE1E3E6E9ECEEF1F4F7FAFDFF0205080B0F1215181B1E",
      INIT_2D => X"8B8D8E9092939596989A9C9D9FA1A3A5A6A8AAACAEB0B2B4B6B8BBBDBFC1C3C6",
      INIT_2E => X"C6C8CBCDCFD2D4D7D9DCDEE1E3E6E9EBEEF1F4F6F9FCFF0205080B0E1114171A",
      INIT_2F => X"8A8C8D8F9092949597999A9C9EA0A1A3A5A7A9ABADAFB1B3B5B7B9BBBDBFC1C4",
      INIT_30 => X"C4C6C8CBCDCFD2D4D7D9DCDEE1E3E6E8EBEEF0F3F6F9FCFE0104070A0D101316",
      INIT_31 => X"898B8C8E8F9192949697999B9C9EA0A2A4A5A7A9ABADAFB1B3B5B7B9BBBDBFC2",
      INIT_32 => X"C2C4C6C8CBCDCFD2D4D7D9DBDEE0E3E6E8EBEDF0F3F5F8FBFE010306090C0F12",
      INIT_33 => X"888A8B8D8E909193959698999B9D9FA0A2A4A6A8A9ABADAFB1B3B5B7B9BBBDC0",
      INIT_34 => X"C0C2C4C6C9CBCDCFD2D4D6D9DBDEE0E3E5E8EAEDF0F2F5F8FAFD000305080B0E",
      INIT_35 => X"87898A8C8D8F9092939597989A9C9D9FA1A2A4A6A8AAACAEAFB1B3B5B7B9BCBE",
      INIT_36 => X"BEC0C2C4C6C9CBCDCFD2D4D6D9DBDDE0E2E5E7EAECEFF2F4F7FAFCFF0204070A",
      INIT_37 => X"8688898B8C8E8F9192949597999A9C9E9FA1A3A5A6A8AAACAEB0B2B4B6B8BABC",
      INIT_38 => X"BCBEC0C2C4C6C9CBCDCFD1D4D6D8DBDDDFE2E4E7E9ECEEF1F4F6F9FBFE010306",
      INIT_39 => X"8587888A8B8C8E8F9193949697999B9C9EA0A1A3A5A7A8AAACAEB0B2B4B6B8BA",
      INIT_3A => X"BABCBEC0C2C4C6C8CBCDCFD1D4D6D8DADDDFE1E4E6E9EBEEF0F3F5F8FAFD0002",
      INIT_3B => X"848687888A8B8D8E909193949698999B9C9EA0A2A3A5A7A9AAACAEB0B2B4B6B8",
      INIT_3C => X"B8BABCBEC0C2C4C6C8CACDCFD1D3D5D8DADCDFE1E3E6E8EBEDEFF2F4F7F9FCFE",
      INIT_3D => X"83858687898A8C8D8F909293959698999B9D9EA0A2A4A5A7A9ABACAEB0B2B4B6",
      INIT_3E => X"B6B8BABCBEC0C2C4C6C8CACCCED1D3D5D7DADCDEE0E3E5E7EAECEFF1F3F6F8FB",
      INIT_3F => X"8284858688898B8C8D8F9092939597989A9B9D9FA0A2A4A5A7A9ABADAEB0B2B4",
      INIT_40 => X"B4B6B8BABCBEC0C2C4C6C8CACCCED0D3D5D7D9DBDEE0E2E4E7E9EBEEF0F2F5F7",
      INIT_41 => X"818384858788898B8C8E8F9192949597989A9C9D9FA0A2A4A6A7A9ABADAEB0B2",
      INIT_42 => X"B2B4B6B8BABCBEC0C2C4C6C8CACCCED0D2D4D6D9DBDDDFE1E4E6E8EAEDEFF1F4",
      INIT_43 => X"808283848687888A8B8D8E8F9192949597999A9C9D9FA1A2A4A6A7A9ABADAFB0",
      INIT_44 => X"B0B2B4B6B8BABBBDBFC1C3C5C7C9CBCDCFD2D4D6D8DADCDEE1E3E5E7E9ECEEF0",
      INIT_45 => X"7F818283858687898A8B8D8E909193949697999A9C9D9FA1A2A4A6A7A9ABADAF",
      INIT_46 => X"AEB0B2B4B6B8B9BBBDBFC1C3C5C7C9CBCDCFD1D3D5D7D9DBDEE0E2E4E6E8EBED",
      INIT_47 => X"7E80818284858688898A8C8D8E909193949697999A9C9E9FA1A2A4A6A8A9ABAD",
      INIT_48 => X"ADAEB0B2B4B6B7B9BBBDBFC1C3C5C6C8CACCCED0D2D4D7D9DBDDDFE1E3E5E7E9",
      INIT_49 => X"7D7F80818284858688898A8C8D8F909293949697999B9C9E9FA1A3A4A6A8A9AB",
      INIT_4A => X"ABADAEB0B2B4B5B7B9BBBDBEC0C2C4C6C8CACCCED0D2D4D6D8DADCDEE0E2E4E6",
      INIT_4B => X"7D7E7F80818384858788898B8C8D8F909293959698999B9C9E9FA1A3A4A6A7A9",
      INIT_4C => X"A9ABACAEB0B2B3B5B7B9BABCBEC0C2C4C6C7C9CBCDCFD1D3D5D7D9DBDDDFE1E3",
      INIT_4D => X"7C7D7E7F80828384868788898B8C8E8F909293959698999B9C9E9FA1A3A4A6A7",
      INIT_4E => X"A7A9ABACAEB0B1B3B5B7B8BABCBEBFC1C3C5C7C9CBCCCED0D2D4D6D8DADCDEE0",
      INIT_4F => X"7B7C7D7E7F818283848687888A8B8C8E8F919293959698999B9C9E9FA1A2A4A6",
      INIT_50 => X"A6A7A9AAACAEAFB1B3B4B6B8BABBBDBFC1C3C4C6C8CACCCECFD1D3D5D7D9DBDD",
      INIT_51 => X"7A7B7C7D7E80818283858687888A8B8C8E8F919293959698999B9C9E9FA1A2A4",
      INIT_52 => X"A4A5A7A9AAACADAFB1B2B4B6B7B9BBBDBEC0C2C4C5C7C9CBCDCED0D2D4D6D8DA",
      INIT_53 => X"797A7B7C7D7F80818283858687898A8B8D8E8F919293959698999B9C9E9FA1A2",
      INIT_54 => X"A2A4A5A7A8AAACADAFB0B2B4B5B7B9BABCBEC0C1C3C5C7C8CACCCECFD1D3D5D7",
      INIT_55 => X"78797A7B7C7E7F80818284858687898A8B8D8E8F919293959698999B9C9E9FA1",
      INIT_56 => X"A0A2A3A5A7A8AAABADAEB0B2B3B5B7B8BABCBDBFC1C2C4C6C7C9CBCDCED0D2D4",
      INIT_57 => X"7778797A7B7D7E7F80818284858687898A8B8D8E8F919293959698999B9C9D9F",
      INIT_58 => X"9FA0A2A3A5A6A8A9ABACAEB0B1B3B4B6B8B9BBBDBEC0C2C3C5C7C8CACCCDCFD1",
      INIT_59 => X"767778797A7C7D7E7F80818384858688898A8B8D8E8F919293959698999A9C9D",
      INIT_5A => X"9D9FA0A1A3A4A6A7A9AAACAEAFB1B2B4B5B7B9BABCBDBFC1C2C4C6C7C9CBCCCE",
      INIT_5B => X"75767778797B7C7D7E7F80818384858688898A8B8D8E8F919293959697999A9C",
      INIT_5C => X"9B9D9EA0A1A3A4A6A7A9AAACADAFB0B2B3B5B6B8BABBBDBEC0C1C3C5C6C8CACB",
      INIT_5D => X"74757677787A7B7C7D7E7F80828384858688898A8B8D8E8F919293959697999A",
      INIT_5E => X"9A9B9D9E9FA1A2A4A5A7A8AAABADAEB0B1B3B4B6B7B9BABCBDBFC1C2C4C5C7C8",
      INIT_5F => X"7374757677787A7B7C7D7E7F80828384858688898A8B8D8E8F90929394969798",
      INIT_60 => X"989A9B9C9E9FA1A2A3A5A6A8A9ABACAEAFB0B2B3B5B6B8BABBBDBEC0C1C3C4C6",
      INIT_61 => X"727374757677797A7B7C7D7E7F80828384858688898A8B8D8E8F909293949697",
      INIT_62 => X"9798999B9C9D9FA0A2A3A4A6A7A9AAABADAEB0B1B3B4B6B7B9BABCBDBFC0C2C3",
      INIT_63 => X"71727374767778797A7B7C7D7E7F80828384858688898A8B8C8E8F9091939495",
      INIT_64 => X"959698999A9C9D9EA0A1A3A4A5A7A8A9ABACAEAFB1B2B3B5B6B8B9BBBCBEBFC0",
      INIT_65 => X"7072737475767778797A7B7C7D7E7F80828384858687898A8B8C8E8F90919394",
      INIT_66 => X"94959697999A9B9D9E9FA1A2A3A5A6A7A9AAACADAEB0B1B3B4B5B7B8BABBBDBE",
      INIT_67 => X"707172737475767778797A7B7C7D7E7F80828384858687898A8B8C8D8F909192",
      INIT_68 => X"9293959697989A9B9C9E9FA0A2A3A4A6A7A8AAABACAEAFB0B2B3B5B6B7B9BABB",
      INIT_69 => X"6F707172737475767778797A7B7C7D7E7F80828384858687888A8B8C8D8E9091",
      INIT_6A => X"91929394969798999B9C9D9EA0A1A2A4A5A6A8A9AAACADAEB0B1B2B4B5B6B8B9",
      INIT_6B => X"6E6F707172737475767778797A7B7C7D7E7F8081838485868788898B8C8D8E8F",
      INIT_6C => X"8F90929394959698999A9B9D9E9FA0A2A3A4A6A7A8A9ABACADAFB0B1B3B4B5B7",
      INIT_6D => X"6D6E6F707172737475767778797A7B7C7D7E7F8081828485868788898A8C8D8E",
      INIT_6E => X"8E8F90919294959697989A9B9C9D9FA0A1A2A4A5A6A7A9AAABADAEAFB0B2B3B4",
      INIT_6F => X"6C6D6E6F707172737475767778797A7B7C7D7E7F8081828385868788898A8B8C",
      INIT_70 => X"8C8D8F9091929394969798999A9C9D9E9FA0A2A3A4A5A7A8A9AAACADAEAFB1B2",
      INIT_71 => X"6B6C6D6E6F707172737475767778797A7B7C7D7E7F8081828384858788898A8B",
      INIT_72 => X"8B8C8D8E8F90929394959697999A9B9C9D9FA0A1A2A3A5A6A7A8AAABACADAEB0",
      INIT_73 => X"6B6B6C6D6E6F707172737475767778797A7B7C7D7E7F8081828384858687898A",
      INIT_74 => X"898A8C8D8E8F9091929395969798999A9C9D9E9FA0A1A3A4A5A6A7A9AAABACAD",
      INIT_75 => X"6A6B6B6C6D6E6F707172737475767778797A7B7C7D7E7F808182838485868788",
      INIT_76 => X"88898A8B8C8D8F9091929394959698999A9B9C9D9EA0A1A2A3A4A5A7A8A9AAAB",
      INIT_77 => X"696A6B6B6C6D6E6F70717273747576777778797A7B7C7D7F8081828384858687",
      INIT_78 => X"8788898A8B8C8D8E8F9091929495969798999A9B9D9E9FA0A1A2A3A4A6A7A8A9",
      INIT_79 => X"68696A6B6B6C6D6E6F70717273747576767778797A7B7C7D7E7F808182838486",
      INIT_7A => X"85868788898A8C8D8E8F9091929394959697999A9B9C9D9E9FA0A1A2A4A5A6A7",
      INIT_7B => X"6768696A6B6B6C6D6E6F70717273747475767778797A7B7C7D7E7F8081828384",
      INIT_7C => X"8485868788898A8B8C8D8E8F9091929495969798999A9B9C9D9E9FA0A1A3A4A5",
      INIT_7D => X"666768696A6B6B6C6D6E6F70717273737475767778797A7B7C7D7E7F80818283",
      INIT_7E => X"838485868788898A8B8C8D8E8F909192939495969798999A9B9C9D9EA0A1A2A3",
      INIT_7F => X"66666768696A6B6B6C6D6E6F70717272737475767778797A7B7C7D7E7F808182",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_6_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     3.538399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(12 downto 0) => douta(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_6 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_calo_inv_dr_sq_6 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_calo_inv_dr_sq_6 : entity is "rom_lut_calo_inv_dr_sq_6,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_calo_inv_dr_sq_6 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_calo_inv_dr_sq_6;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_6 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.538399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_calo_inv_dr_sq_6.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_calo_inv_dr_sq_6.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 13;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 13;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 13;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 13;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_calo_inv_dr_sq_6_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(12 downto 0) => B"0000000000000",
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => douta(12 downto 0),
      doutb(12 downto 0) => NLW_U0_doutb_UNCONNECTED(12 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(12 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(12 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(12 downto 0) => B"0000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
