Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1de7d8304af9446db21c0d61c911fe85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sc_four_bit_ALU__behav xil_defaultlib.sc_four_bit_ALU_ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_bit_ALU
Compiling module xil_defaultlib.sc_four_bit_ALU_
Compiling module xil_defaultlib.glbl
Built simulation snapshot sc_four_bit_ALU__behav
