[2025-09-17 06:14:16] START suite=qualcomm_srv trace=srv765_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2610024 heartbeat IPC: 3.831 cumulative IPC: 3.831 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5041634 heartbeat IPC: 4.113 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5041634 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5041634 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13597955 heartbeat IPC: 1.169 cumulative IPC: 1.169 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22035438 heartbeat IPC: 1.185 cumulative IPC: 1.177 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30769358 heartbeat IPC: 1.145 cumulative IPC: 1.166 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 39106368 heartbeat IPC: 1.199 cumulative IPC: 1.174 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 47425345 heartbeat IPC: 1.202 cumulative IPC: 1.18 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55856158 heartbeat IPC: 1.186 cumulative IPC: 1.181 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 64095400 heartbeat IPC: 1.214 cumulative IPC: 1.185 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 72614962 heartbeat IPC: 1.174 cumulative IPC: 1.184 (Simulation time: 00 hr 09 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 81006959 heartbeat IPC: 1.192 cumulative IPC: 1.185 (Simulation time: 00 hr 11 min 00 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 84471716 cumulative IPC: 1.184 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 84471716 cumulative IPC: 1.184 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv765_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.184 instructions: 100000002 cycles: 84471716
CPU 0 Branch Prediction Accuracy: 91.54% MPKI: 14.91 Average ROB Occupancy at Mispredict: 27.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2854
BRANCH_INDIRECT: 0.422
BRANCH_CONDITIONAL: 12.51
BRANCH_DIRECT_CALL: 0.7172
BRANCH_INDIRECT_CALL: 0.5154
BRANCH_RETURN: 0.4574


====Backend Stall Breakdown====
ROB_STALL: 168143
LQ_STALL: 0
SQ_STALL: 526435


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 105.04348
REPLAY_LOAD: 65.50704
NON_REPLAY_LOAD: 15.29557

== Total ==
ADDR_TRANS: 12080
REPLAY_LOAD: 9302
NON_REPLAY_LOAD: 146761

== Counts ==
ADDR_TRANS: 115
REPLAY_LOAD: 142
NON_REPLAY_LOAD: 9595

cpu0->cpu0_STLB TOTAL        ACCESS:    1752078 HIT:    1747326 MISS:       4752 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1752078 HIT:    1747326 MISS:       4752 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 211.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7617160 HIT:    6662717 MISS:     954443 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6177362 HIT:    5397127 MISS:     780235 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     532047 HIT:     376704 MISS:     155343 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     898856 HIT:     887986 MISS:      10870 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8895 HIT:        900 MISS:       7995 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14400433 HIT:    8082524 MISS:    6317909 MSHR_MERGE:    1516771
cpu0->cpu0_L1I LOAD         ACCESS:   14400433 HIT:    8082524 MISS:    6317909 MSHR_MERGE:    1516771
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.62 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29890462 HIT:   26605645 MISS:    3284817 MSHR_MERGE:    1367575
cpu0->cpu0_L1D LOAD         ACCESS:   16871521 HIT:   15154356 MISS:    1717165 MSHR_MERGE:     340878
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13009059 HIT:   11450320 MISS:    1558739 MSHR_MERGE:    1026679
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9882 HIT:        969 MISS:       8913 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12054911 HIT:   10341055 MISS:    1713856 MSHR_MERGE:     863792
cpu0->cpu0_ITLB LOAD         ACCESS:   12054911 HIT:   10341055 MISS:    1713856 MSHR_MERGE:     863792
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.119 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28268248 HIT:   27064401 MISS:    1203847 MSHR_MERGE:     301833
cpu0->cpu0_DTLB LOAD         ACCESS:   28268248 HIT:   27064401 MISS:    1203847 MSHR_MERGE:     301833
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.013 cycles
cpu0->LLC TOTAL        ACCESS:    1167319 HIT:    1098008 MISS:      69311 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     780235 HIT:     754359 MISS:      25876 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     155343 HIT:     116259 MISS:      39084 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     223746 HIT:     223532 MISS:        214 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7995 HIT:       3858 MISS:       4137 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3871
  ROW_BUFFER_MISS:      65225
  AVG DBUS CONGESTED CYCLE: 3.669
Channel 0 WQ ROW_BUFFER_HIT:       1677
  ROW_BUFFER_MISS:      33208
  FULL:          0
Channel 0 REFRESHES ISSUED:       7039

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535870       409163        73102         4798
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          179          289          203
  STLB miss resolved @ L2C                0          228          238          530          146
  STLB miss resolved @ LLC                0           76          299         2028          858
  STLB miss resolved @ MEM                0            4          184         1950         2276

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155517        55120      1133359       116995          595
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          136          112           59
  STLB miss resolved @ L2C                0           31           52           31            5
  STLB miss resolved @ LLC                0          134          210          506           78
  STLB miss resolved @ MEM                0            1           82          234          151
[2025-09-17 06:26:18] END   suite=qualcomm_srv trace=srv765_ap (rc=0)
