23:21:58 INFO  : Registering command handlers for SDK TCF services
23:21:59 INFO  : Launching XSCT server: xsct.bat -interactive F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\temp_xsdb_launch_script.tcl
23:22:01 INFO  : XSCT server has started successfully.
23:22:01 INFO  : Successfully done setting XSCT server connection channel  
23:22:02 INFO  : Successfully done setting SDK workspace  
23:22:02 INFO  : Processing command line option -hwspec F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper.hdf.
23:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:10 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:51:10 INFO  : 'jtag frequency' command is executed.
23:51:10 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:10 INFO  : Context for 'APU' is selected.
23:51:11 INFO  : System reset is completed.
23:51:14 INFO  : 'after 3000' command is executed.
23:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:51:17 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
23:51:17 INFO  : Context for 'APU' is selected.
23:51:17 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
23:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:17 INFO  : Context for 'APU' is selected.
23:51:18 INFO  : 'ps7_init' command is executed.
23:51:18 INFO  : 'ps7_post_config' command is executed.
23:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:18 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:18 INFO  : Memory regions updated for context APU
23:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:18 INFO  : 'con' command is executed.
23:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:51:18 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
23:53:52 INFO  : Disconnected from the channel tcfchan#1.
23:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:53:53 INFO  : 'jtag frequency' command is executed.
23:53:53 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:53 INFO  : Context for 'APU' is selected.
23:53:53 INFO  : System reset is completed.
23:53:56 INFO  : 'after 3000' command is executed.
23:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:54:00 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
23:54:00 INFO  : Context for 'APU' is selected.
23:54:03 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
23:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:03 INFO  : Context for 'APU' is selected.
23:54:03 INFO  : 'ps7_init' command is executed.
23:54:03 INFO  : 'ps7_post_config' command is executed.
23:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:03 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:03 INFO  : Memory regions updated for context APU
23:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:03 INFO  : 'con' command is executed.
23:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:54:03 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
23:56:04 INFO  : Disconnected from the channel tcfchan#2.
23:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:56:05 INFO  : 'jtag frequency' command is executed.
23:56:05 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:05 INFO  : Context for 'APU' is selected.
23:56:05 INFO  : System reset is completed.
23:56:08 INFO  : 'after 3000' command is executed.
23:56:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:56:12 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
23:56:12 INFO  : Context for 'APU' is selected.
23:56:14 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
23:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:14 INFO  : Context for 'APU' is selected.
23:56:15 INFO  : 'ps7_init' command is executed.
23:56:15 INFO  : 'ps7_post_config' command is executed.
23:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:15 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:15 INFO  : Memory regions updated for context APU
23:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:15 INFO  : 'con' command is executed.
23:56:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:56:15 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
23:57:08 INFO  : Disconnected from the channel tcfchan#3.
23:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:09 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:57:09 INFO  : 'jtag frequency' command is executed.
23:57:09 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:09 INFO  : Context for 'APU' is selected.
23:57:10 INFO  : System reset is completed.
23:57:13 INFO  : 'after 3000' command is executed.
23:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:57:16 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
23:57:16 INFO  : Context for 'APU' is selected.
23:57:19 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
23:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:19 INFO  : Context for 'APU' is selected.
23:57:19 INFO  : 'ps7_init' command is executed.
23:57:19 INFO  : 'ps7_post_config' command is executed.
23:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:20 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:20 INFO  : Memory regions updated for context APU
23:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:20 INFO  : 'con' command is executed.
23:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:57:20 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
23:58:28 INFO  : Disconnected from the channel tcfchan#4.
23:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:29 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
23:58:29 INFO  : 'jtag frequency' command is executed.
23:58:29 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:29 INFO  : Context for 'APU' is selected.
23:58:30 INFO  : System reset is completed.
23:58:33 INFO  : 'after 3000' command is executed.
23:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
23:58:36 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
23:58:36 INFO  : Context for 'APU' is selected.
23:58:39 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
23:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:39 INFO  : Context for 'APU' is selected.
23:58:39 INFO  : 'ps7_init' command is executed.
23:58:39 INFO  : 'ps7_post_config' command is executed.
23:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:39 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:39 INFO  : Memory regions updated for context APU
23:58:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:40 INFO  : 'con' command is executed.
23:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

23:58:40 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
00:38:42 INFO  : Disconnected from the channel tcfchan#5.
00:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:43 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
00:38:43 INFO  : 'jtag frequency' command is executed.
00:38:43 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:43 INFO  : Context for 'APU' is selected.
00:39:14 INFO  : System reset is completed.
00:39:17 INFO  : 'after 3000' command is executed.
00:39:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
----------------End of Script----------------

00:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210249855373' is selected.
00:41:49 INFO  : 'jtag frequency' command is executed.
00:41:49 INFO  : Sourcing of 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:49 INFO  : Context for 'APU' is selected.
00:41:50 INFO  : System reset is completed.
00:41:53 INFO  : 'after 3000' command is executed.
00:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1' command is executed.
00:41:56 INFO  : FPGA configured successfully with bitstream "F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit"
00:41:56 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : Hardware design information is loaded from 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf'.
00:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:59 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : 'ps7_init' command is executed.
00:41:59 INFO  : 'ps7_post_config' command is executed.
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:59 INFO  : The application 'F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249855373" && level==0} -index 1
fpga -file F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/AXI_DMA_LOOP_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
loadhw -hw F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
dow F:/ZYNQ7020/FPGA_EXAMPLE/AXI_DMA_LOOP/AXI_DMA_LOOP/AXI_DMA_LOOP.sdk/AXI_DMA_LOOP_TEST/Debug/AXI_DMA_LOOP_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:59 INFO  : Memory regions updated for context APU
00:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:00 INFO  : 'con' command is executed.
00:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249855373"} -index 0
con
----------------End of Script----------------

00:42:00 INFO  : Launch script is exported to file 'F:\ZYNQ7020\FPGA_EXAMPLE\AXI_DMA_LOOP\AXI_DMA_LOOP\AXI_DMA_LOOP.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_dma_loop_test.elf_on_local.tcl'
02:26:26 INFO  : Disconnected from the channel tcfchan#6.
