
*** Running vivado
    with args -log logic_ex.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source logic_ex.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source logic_ex.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.383 ; gain = 0.023 ; free physical = 187 ; free virtual = 11918
Command: synth_design -top logic_ex -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9619
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/acg/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1946.285 ; gain = 372.770 ; free physical = 170 ; free virtual = 10712
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2911.875; parent = 1946.289; children = 965.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_ex' [/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/sources_1/new/example.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'logic_ex' (0#1) [/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/sources_1/new/example.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2011.254 ; gain = 437.738 ; free physical = 254 ; free virtual = 10720
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2976.844; parent = 2011.258; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2029.066 ; gain = 455.551 ; free physical = 254 ; free virtual = 10720
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2994.656; parent = 2029.070; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2029.066 ; gain = 455.551 ; free physical = 253 ; free virtual = 10720
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2994.656; parent = 2029.070; children = 965.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.066 ; gain = 0.000 ; free physical = 253 ; free virtual = 10721
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/logic_ex_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/logic_ex_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.926 ; gain = 0.000 ; free physical = 237 ; free virtual = 10700
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.926 ; gain = 0.000 ; free physical = 237 ; free virtual = 10700
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/acg/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 210 ; free virtual = 10638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 210 ; free virtual = 10638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 210 ; free virtual = 10638
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 226 ; free virtual = 10653
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 237 ; free virtual = 10703
Synthesis current peak Physical Memory [PSS] (MB): peak = 1382.218; parent = 1171.537; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 150 ; free virtual = 10589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1464.551; parent = 1253.930; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 147 ; free virtual = 10586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1464.684; parent = 1254.062; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 123 ; free virtual = 10565
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.180; parent = 1254.559; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 311 ; free virtual = 10586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.332; parent = 1254.711; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 311 ; free virtual = 10586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.348; parent = 1254.727; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 311 ; free virtual = 10586
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.363; parent = 1254.742; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 311 ; free virtual = 10587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.441; parent = 1254.820; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 310 ; free virtual = 10587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.441; parent = 1254.820; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 310 ; free virtual = 10588
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.473; parent = 1254.852; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     1|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.926 ; gain = 502.410 ; free physical = 309 ; free virtual = 10589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1465.488; parent = 1254.867; children = 210.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3041.516; parent = 2075.930; children = 965.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2075.926 ; gain = 455.551 ; free physical = 348 ; free virtual = 10594
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.934 ; gain = 502.410 ; free physical = 364 ; free virtual = 10610
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.934 ; gain = 0.000 ; free physical = 361 ; free virtual = 10612
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.934 ; gain = 0.000 ; free physical = 389 ; free virtual = 10640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e06a9b72
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2075.934 ; gain = 789.551 ; free physical = 574 ; free virtual = 10823
INFO: [Common 17-1381] The checkpoint '/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.runs/synth_1/logic_ex.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file logic_ex_utilization_synth.rpt -pb logic_ex_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 11:30:03 2024...
