{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598189587787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598189587789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:33:07 2020 " "Processing started: Sun Aug 23 21:33:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598189587789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598189587789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598189587789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1598189588726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled128x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oled128x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OLED128x32-beh " "Found design unit 1: OLED128x32-beh" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189589585 ""} { "Info" "ISGN_ENTITY_NAME" "1 OLED128x32 " "Found entity 1: OLED128x32" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189589585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189589585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189589598 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189589598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189589598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OLED128x32 " "Elaborating entity \"OLED128x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598189589656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug OLED128x32.vhd(32) " "VHDL Signal Declaration warning at OLED128x32.vhd(32): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 OLED128x32.vhd(269) " "Verilog HDL or VHDL warning at OLED128x32.vhd(269): object \"d0\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_error OLED128x32.vhd(273) " "Verilog HDL or VHDL warning at OLED128x32.vhd(273): object \"DHT11_error\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error OLED128x32.vhd(282) " "Verilog HDL or VHDL warning at OLED128x32.vhd(282): object \"sd178_ack_error\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd OLED128x32.vhd(284) " "Verilog HDL or VHDL warning at OLED128x32.vhd(284): object \"sd178_data_rd\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol OLED128x32.vhd(286) " "Verilog HDL or VHDL warning at OLED128x32.vhd(286): object \"var_vol\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last OLED128x32.vhd(286) " "Verilog HDL or VHDL warning at OLED128x32.vhd(286): object \"var_vol_last\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 OLED128x32.vhd(289) " "Verilog HDL or VHDL warning at OLED128x32.vhd(289): object \"d3\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589666 "|OLED128x32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop OLED128x32.vhd(550) " "Verilog HDL or VHDL warning at OLED128x32.vhd(550): object \"vol_loop\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189589676 "|OLED128x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u0\"" {  } { { "OLED128x32.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590375 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u1 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u1\"" {  } { { "OLED128x32.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189590378 "|OLED128x32|TSL2561:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u1\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/tsl2561.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590470 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590470 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u2 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u2\"" {  } { { "OLED128x32.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590506 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u2\|DHT11_BASIC:u0 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u2\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189590510 "|OLED128x32|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(47) " "VHDL Process Statement warning at dht11_basic.vhd(47): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590510 "|OLED128x32|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(191) " "VHDL Process Statement warning at dht11_basic.vhd(191): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590516 "|OLED128x32|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(203) " "VHDL Process Statement warning at dht11_basic.vhd(203): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590516 "|OLED128x32|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "sync_segscan.vhd 2 1 " "Using design file sync_segscan.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_segscan-beh " "Found design unit 1: sync_segscan-beh" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590620 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_segscan " "Found entity 1: sync_segscan" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_segscan sync_segscan:u3 " "Elaborating entity \"sync_segscan\" for hierarchy \"sync_segscan:u3\"" {  } { { "OLED128x32.vhd" "u3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_0 sync_segscan.vhd(52) " "VHDL Process Statement warning at sync_segscan.vhd(52): signal \"ch_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590624 "|OLED128x32|sync_segscan:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_1 sync_segscan.vhd(53) " "VHDL Process Statement warning at sync_segscan.vhd(53): signal \"ch_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590624 "|OLED128x32|sync_segscan:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_2 sync_segscan.vhd(54) " "VHDL Process Statement warning at sync_segscan.vhd(54): signal \"ch_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590624 "|OLED128x32|sync_segscan:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_3 sync_segscan.vhd(55) " "VHDL Process Statement warning at sync_segscan.vhd(55): signal \"ch_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/sync_segscan.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1598189590624 "|OLED128x32|sync_segscan:u3"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu2.vhd 2 1 " "Using design file up_mdu2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu2-beh " "Found design unit 1: up_mdu2-beh" {  } { { "up_mdu2.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590674 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu2 " "Found entity 1: up_mdu2" {  } { { "up_mdu2.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu2 up_mdu2:u5 " "Elaborating entity \"up_mdu2\" for hierarchy \"up_mdu2:u5\"" {  } { { "OLED128x32.vhd" "u5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu3.vhd 2 1 " "Using design file up_mdu3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu3-beh " "Found design unit 1: up_mdu3-beh" {  } { { "up_mdu3.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590721 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu3 " "Found entity 1: up_mdu3" {  } { { "up_mdu3.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu3 up_mdu3:u6 " "Elaborating entity \"up_mdu3\" for hierarchy \"up_mdu3:u6\"" {  } { { "OLED128x32.vhd" "u6" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu4.vhd 2 1 " "Using design file up_mdu4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu4-beh " "Found design unit 1: up_mdu4-beh" {  } { { "up_mdu4.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590765 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu4 " "Found entity 1: up_mdu4" {  } { { "up_mdu4.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu4 up_mdu4:u7 " "Elaborating entity \"up_mdu4\" for hierarchy \"up_mdu4:u7\"" {  } { { "OLED128x32.vhd" "u7" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590806 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189590806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189590806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u8 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u8\"" {  } { { "OLED128x32.vhd" "u8" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189590810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189590812 "|OLED128x32|LCD_DRV:u8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1598189590812 "|OLED128x32|LCD_DRV:u8"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189591009 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189591009 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189591009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u8\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u8\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189591009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189591067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189591067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u8\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u8\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189591067 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1598189591086 "|OLED128x32|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1598189591087 "|OLED128x32|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1598189591088 "|OLED128x32|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/raminfr.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189591129 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/raminfr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189591129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1598189591129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u8\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u8\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189591129 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/OLED128x32.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/OLED128x32.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1598189595095 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u8\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u8\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1598189608322 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1598189608322 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1598189608322 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "OLED128x32.vhd" "Mod6" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "OLED128x32.vhd" "Div4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "OLED128x32.vhd" "Mod7" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "OLED128x32.vhd" "Div5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "OLED128x32.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "OLED128x32.vhd" "Mod3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "OLED128x32.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "OLED128x32.vhd" "Mod2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "OLED128x32.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "OLED128x32.vhd" "Mod1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "OLED128x32.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "OLED128x32.vhd" "Mod4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "OLED128x32.vhd" "Mod5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 497 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "OLED128x32.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "OLED128x32.vhd" "Div6" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "OLED128x32.vhd" "Mod8" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189608332 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1598189608332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189610610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189610611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189610611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189610694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189610694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189610828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189610828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189610920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189610920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189611154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611154 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189611154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189611640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611641 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189611641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189611835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189611835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189611993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189611993 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189611993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189612271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612271 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189612271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189612516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189612516 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189612516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rhm " "Found entity 1: lpm_divide_rhm" {  } { { "db/lpm_divide_rhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_rhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_26f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_26f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_26f " "Found entity 1: alt_u_div_26f" {  } { { "db/alt_u_div_26f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_26f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189612691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189612691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189613075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613075 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189613075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189613669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189613669 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189613669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189613849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189613849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189614206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614206 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189614206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189614293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189614293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189614463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189614463 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189614463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189614562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189614562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189614597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189614597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189614648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189614648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189615086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615086 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189615086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189615179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189615179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189615217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189615217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598189615282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598189615282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1346 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189615646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615646 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1346 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189615646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1350 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189615676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598189615676 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 1350 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598189615676 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1598189617598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1598189617598 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1598189617598 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1598189617728 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1598189617728 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1598189617728 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 12 -1 0 } } { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 470 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/i2c_master.vhd" 50 -1 0 } } { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 307 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 27 -1 0 } } { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/lcd_drv.vhd" 13 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1598189617798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1598189617798 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "TSL2561_scl~synth " "Node \"TSL2561_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189622518 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD178_scl~synth " "Node \"SD178_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189622518 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1598189622518 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug GND " "Pin \"debug\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1598189622518 "|OLED128x32|debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[7\] GND " "Pin \"segout\[7\]\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1598189622518 "|OLED128x32|segout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1598189622518 "|OLED128x32|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1598189622518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1598189622929 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189631693 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1598189631693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598189632327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632327 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[0\] " "No output dependent on input pin \"dipsw1\[0\]\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632771 "|OLED128x32|dipsw1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[1\] " "No output dependent on input pin \"dipsw1\[1\]\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632771 "|OLED128x32|dipsw1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[2\] " "No output dependent on input pin \"dipsw1\[2\]\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632771 "|OLED128x32|dipsw1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632771 "|OLED128x32|dipsw1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[4\] " "No output dependent on input pin \"dipsw1\[4\]\"" {  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598189632771 "|OLED128x32|dipsw1[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1598189632771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4716 " "Implemented 4716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598189632772 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598189632772 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1598189632772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4634 " "Implemented 4634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598189632772 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1598189632772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598189632772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598189632852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:33:52 2020 " "Processing ended: Sun Aug 23 21:33:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598189632852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598189632852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598189632852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598189632852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598189634344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598189634353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:33:53 2020 " "Processing started: Sun Aug 23 21:33:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598189634353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598189634353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598189634353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598189634490 ""}
{ "Info" "0" "" "Project  = OLED128x32" {  } {  } 0 0 "Project  = OLED128x32" 0 0 "Fitter" 0 0 1598189634490 ""}
{ "Info" "0" "" "Revision = OLED128x32" {  } {  } 0 0 "Revision = OLED128x32" 0 0 "Fitter" 0 0 1598189634490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598189634664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OLED128x32 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"OLED128x32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598189634704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598189634754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598189634754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598189634909 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598189634919 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1598189635324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1598189635324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598189635324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8826 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598189635334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8828 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598189635334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8830 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598189635334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8832 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598189635334 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8834 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1598189635334 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598189635334 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598189635334 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598189635334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OLED128x32.sdc " "Synopsys Design Constraints File file not found: 'OLED128x32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1598189636666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1598189636666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1598189636706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598189636716 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1598189636716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 149 (CLK7, DIFFCLK_3n)) " "Automatically promoted node fin~input (placed in PIN 149 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637096 ""}  } { { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8815 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u2\|clk_1M  " "Automatically promoted node DHT11:u2\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u2\|clk_1M~0 " "Destination node DHT11:u2\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 5883 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637096 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637096 ""}  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u2|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 718 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_mdu2:u5\|fout  " "Automatically promoted node up_mdu2:u5\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "up_mdu2:u5\|fout~0 " "Destination node up_mdu2:u5\|fout~0" {  } { { "up_mdu2.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu2.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu2:u5|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 3182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637096 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637096 ""}  } { { "up_mdu2.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu2.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu2:u5|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u8\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u8\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u8\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u8\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u8|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 8309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637097 ""}  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u8|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u2\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u2\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637097 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u2\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u2\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u2|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 6520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637097 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637097 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u2|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_mdu3:u6\|fout  " "Automatically promoted node up_mdu3:u6\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "up_mdu3:u6\|fout~0 " "Destination node up_mdu3:u6\|fout~0" {  } { { "up_mdu3.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu3.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu3:u6|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 3372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637098 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637098 ""}  } { { "up_mdu3.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu3.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu3:u6|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637098 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "up_mdu4:u7\|fout  " "Automatically promoted node up_mdu4:u7\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1598189637098 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "up_mdu4:u7\|fout~0 " "Destination node up_mdu4:u7\|fout~0" {  } { { "up_mdu4.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu4.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu4:u7|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 5314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1598189637098 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1598189637098 ""}  } { { "up_mdu4.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/up_mdu4.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up_mdu4:u7|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598189637098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598189637909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598189637919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598189637919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598189637919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598189637929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598189637929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598189637929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598189637939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598189638744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1598189638744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598189638744 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598189638834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598189639984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598189641522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598189641562 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598189647558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598189647558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598189648586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1598189652184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598189652184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598189658510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1598189658510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598189658510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.44 " "Total time spent on timing analysis during the Fitter is 6.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1598189658630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598189658673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598189659306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598189659357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598189659929 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598189661115 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1598189661633 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "OLED128x32.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1598189661633 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1598189661633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/LCD_108v2/OLED128x32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598189662000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5623 " "Peak virtual memory: 5623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598189663279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:34:23 2020 " "Processing ended: Sun Aug 23 21:34:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598189663279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598189663279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598189663279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598189663279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598189664402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598189664408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:34:24 2020 " "Processing started: Sun Aug 23 21:34:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598189664408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598189664408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598189664408 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598189665554 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598189665592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598189666125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:34:26 2020 " "Processing ended: Sun Aug 23 21:34:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598189666125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598189666125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598189666125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598189666125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598189666954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598189667740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598189667742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 21:34:27 2020 " "Processing started: Sun Aug 23 21:34:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598189667742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598189667742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta OLED128x32 -c OLED128x32 " "Command: quartus_sta OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598189667742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1598189667904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1598189668248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598189668293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1598189668293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OLED128x32.sdc " "Synopsys Design Constraints File file not found: 'OLED128x32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1598189668772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1598189668772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name up_mdu4:u7\|fout up_mdu4:u7\|fout " "create_clock -period 1.000 -name up_mdu4:u7\|fout up_mdu4:u7\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name up_mdu2:u5\|fout up_mdu2:u5\|fout " "create_clock -period 1.000 -name up_mdu2:u5\|fout up_mdu2:u5\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_DRV:u8\|up_mdu5:u0\|fout LCD_DRV:u8\|up_mdu5:u0\|fout " "create_clock -period 1.000 -name LCD_DRV:u8\|up_mdu5:u0\|fout LCD_DRV:u8\|up_mdu5:u0\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u2\|clk_1M DHT11:u2\|clk_1M " "create_clock -period 1.000 -name DHT11:u2\|clk_1M DHT11:u2\|clk_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u2\|DHT11_BASIC:u0\|clks DHT11:u2\|DHT11_BASIC:u0\|clks " "create_clock -period 1.000 -name DHT11:u2\|DHT11_BASIC:u0\|clks DHT11:u2\|DHT11_BASIC:u0\|clks" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name up_mdu3:u6\|fout up_mdu3:u6\|fout " "create_clock -period 1.000 -name up_mdu3:u6\|fout up_mdu3:u6\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668782 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1598189668912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598189668912 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1598189668912 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1598189668934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598189669199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598189669199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.791 " "Worst-case setup slack is -35.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.791      -740.318 up_mdu2:u5\|fout  " "  -35.791      -740.318 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.540     -2769.142 fin  " "  -15.540     -2769.142 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.404      -390.774 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -6.404      -390.774 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.803      -569.353 DHT11:u2\|clk_1M  " "   -5.803      -569.353 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.716       -87.598 up_mdu4:u7\|fout  " "   -4.716       -87.598 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.835       -56.085 up_mdu3:u6\|fout  " "   -2.835       -56.085 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459       -61.578 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -1.459       -61.578 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189669209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.218 " "Worst-case hold slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -0.672 fin  " "   -0.218        -0.672 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 DHT11:u2\|clk_1M  " "   -0.034        -0.034 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.017 up_mdu3:u6\|fout  " "   -0.017        -0.017 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks  " "    0.097         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout  " "    0.435         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 up_mdu2:u5\|fout  " "    0.455         0.000 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 up_mdu4:u7\|fout  " "    0.455         0.000 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189669234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.903 " "Worst-case recovery slack is -1.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903       -11.945 DHT11:u2\|clk_1M  " "   -1.903       -11.945 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189669240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.078 " "Worst-case removal slack is 2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.078         0.000 DHT11:u2\|clk_1M  " "    2.078         0.000 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189669246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1020.095 fin  " "   -3.201     -1020.095 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u2\|clk_1M  " "   -1.487      -179.927 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -150.187 up_mdu2:u5\|fout  " "   -1.487      -150.187 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -135.317 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -1.487      -135.317 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -117.473 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -1.487      -117.473 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -50.558 up_mdu3:u6\|fout  " "   -1.487       -50.558 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 up_mdu4:u7\|fout  " "   -1.487       -32.714 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189669252 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1598189670061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1598189670099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1598189671009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598189671342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598189671342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.624 " "Worst-case setup slack is -32.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.624      -675.166 up_mdu2:u5\|fout  " "  -32.624      -675.166 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.078     -2550.886 fin  " "  -14.078     -2550.886 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.930      -360.838 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -5.930      -360.838 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.380      -526.700 DHT11:u2\|clk_1M  " "   -5.380      -526.700 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.409       -79.934 up_mdu4:u7\|fout  " "   -4.409       -79.934 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646       -50.442 up_mdu3:u6\|fout  " "   -2.646       -50.442 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485       -54.946 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -1.485       -54.946 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189671351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.216 " "Worst-case hold slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216        -0.580 fin  " "   -0.216        -0.580 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044        -0.066 up_mdu3:u6\|fout  " "   -0.044        -0.066 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks  " "    0.012         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 DHT11:u2\|clk_1M  " "    0.039         0.000 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout  " "    0.383         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 up_mdu2:u5\|fout  " "    0.403         0.000 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 up_mdu4:u7\|fout  " "    0.403         0.000 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189671375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.704 " "Worst-case recovery slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704       -10.548 DHT11:u2\|clk_1M  " "   -1.704       -10.548 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189671385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.898 " "Worst-case removal slack is 1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898         0.000 DHT11:u2\|clk_1M  " "    1.898         0.000 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189671394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1020.095 fin  " "   -3.201     -1020.095 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u2\|clk_1M  " "   -1.487      -179.927 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -150.187 up_mdu2:u5\|fout  " "   -1.487      -150.187 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -135.317 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -1.487      -135.317 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -117.473 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -1.487      -117.473 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -50.558 up_mdu3:u6\|fout  " "   -1.487       -50.558 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 up_mdu4:u7\|fout  " "   -1.487       -32.714 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189671404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1598189672264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1598189672558 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1598189672558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.955 " "Worst-case setup slack is -14.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.955      -265.731 up_mdu2:u5\|fout  " "  -14.955      -265.731 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.078      -873.135 fin  " "   -6.078      -873.135 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088      -117.839 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -2.088      -117.839 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.792      -166.403 DHT11:u2\|clk_1M  " "   -1.792      -166.403 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -26.105 up_mdu4:u7\|fout  " "   -1.457       -26.105 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659        -9.159 up_mdu3:u6\|fout  " "   -0.659        -9.159 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516        -8.841 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -0.516        -8.841 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189672580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.278 " "Worst-case hold slack is -0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -1.162 fin  " "   -0.278        -1.162 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169        -0.169 DHT11:u2\|clk_1M  " "   -0.169        -0.169 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019        -0.032 up_mdu3:u6\|fout  " "   -0.019        -0.032 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks  " "    0.005         0.000 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout  " "    0.179         0.000 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 up_mdu2:u5\|fout  " "    0.187         0.000 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 up_mdu4:u7\|fout  " "    0.187         0.000 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189672616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.249 " "Worst-case recovery slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -1.209 DHT11:u2\|clk_1M  " "   -0.249        -1.209 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189672630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.928 " "Worst-case removal slack is 0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928         0.000 DHT11:u2\|clk_1M  " "    0.928         0.000 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189672643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -646.166 fin  " "   -3.000      -646.166 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -121.000 DHT11:u2\|clk_1M  " "   -1.000      -121.000 DHT11:u2\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -101.000 up_mdu2:u5\|fout  " "   -1.000      -101.000 up_mdu2:u5\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -91.000 LCD_DRV:u8\|up_mdu5:u0\|fout  " "   -1.000       -91.000 LCD_DRV:u8\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -79.000 DHT11:u2\|DHT11_BASIC:u0\|clks  " "   -1.000       -79.000 DHT11:u2\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.000 up_mdu3:u6\|fout  " "   -1.000       -34.000 up_mdu3:u6\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 up_mdu4:u7\|fout  " "   -1.000       -22.000 up_mdu4:u7\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1598189672656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598189674028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1598189674030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598189674375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 21:34:34 2020 " "Processing ended: Sun Aug 23 21:34:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598189674375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598189674375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598189674375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598189674375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598189675244 ""}
