design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/bka,bka,auto_pnr,flow completed,0h0m31s0ms,0h0m22s0ms,66498.62902254559,0.0063760713,33249.314511272794,-1,52.898599999999995,497.35,154,0,0,0,0,0,0,0,0,0,0,0,3912,1259,0.0,0.0,0.0,0.0,-0.0,0.0,0.0,0.0,0.0,-0.0,3154272.0,0.0,18.03,25.63,1.22,2.22,0.0,681,771,539,629,0,0,0,209,9,50,8,20,22,56,18,0,33,17,8,198,50,0,110,212,570,3971.3088,0.000557,0.000167,1.46e-06,0.000702,0.000217,1.32e-09,0.000807,0.000258,2.09e-09,1.62,4.75,210.52631578947367,4.75,1,50,15.635,15.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
