/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [27:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [34:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[108] | in_data[109]);
  assign celloutsig_1_19z = ~(celloutsig_1_17z | celloutsig_1_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_17z | celloutsig_0_14z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_10z[1]) & (celloutsig_1_1z[0] | in_data[158]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[23] | celloutsig_0_0z));
  assign celloutsig_0_23z = celloutsig_0_17z | celloutsig_0_2z[3];
  assign celloutsig_0_0z = in_data[29] ^ in_data[18];
  assign celloutsig_0_47z = celloutsig_0_2z[4] ^ celloutsig_0_12z[0];
  assign celloutsig_1_2z = in_data[140] ^ celloutsig_1_1z[2];
  assign celloutsig_1_6z = celloutsig_1_5z ^ celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_6z[3] ^ celloutsig_0_3z[7];
  assign celloutsig_0_17z = celloutsig_0_2z[2] ^ celloutsig_0_2z[3];
  assign celloutsig_1_9z = in_data[150:116] & { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_17z } & in_data[73:61];
  assign celloutsig_0_2z = in_data[73:69] & in_data[21:17];
  assign celloutsig_0_21z = { celloutsig_0_13z[9:0], celloutsig_0_17z } / { 1'h1, celloutsig_0_3z[3:0], celloutsig_0_2z[4:1], celloutsig_0_4z[0], celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_12z[1:0], celloutsig_0_3z } / { 1'h1, celloutsig_0_8z[19:14], celloutsig_0_8z[23:22], celloutsig_0_8z[11:10] };
  assign celloutsig_0_31z = ! { celloutsig_0_25z[13:7], celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_4z[0] = in_data[39] ? celloutsig_0_2z[0] : celloutsig_0_1z;
  assign celloutsig_1_10z = in_data[151] ? celloutsig_1_3z[27:22] : { celloutsig_1_7z[5:2], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_0z ? { celloutsig_0_2z[4:1], celloutsig_0_1z } : { celloutsig_0_8z[15:14], celloutsig_0_8z[23:22], celloutsig_0_8z[11] };
  assign celloutsig_0_48z = { celloutsig_0_2z[4:3], celloutsig_0_17z, celloutsig_0_44z } !== celloutsig_0_3z[4:1];
  assign celloutsig_1_4z = { in_data[111], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } !== celloutsig_1_3z[9:3];
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z } !== celloutsig_1_10z[4:2];
  assign celloutsig_0_33z = & celloutsig_0_25z[21:16];
  assign celloutsig_0_5z = & celloutsig_0_3z[3:0];
  assign celloutsig_1_13z = & { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z[25:0], celloutsig_1_1z };
  assign celloutsig_1_17z = | { celloutsig_1_9z[34:24], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_1z[1];
  assign celloutsig_1_1z = in_data[171:168] <<< in_data[113:110];
  assign celloutsig_0_9z = celloutsig_0_6z[6:1] <<< celloutsig_0_3z[7:2];
  assign celloutsig_0_10z = celloutsig_0_3z[5:1] <<< { celloutsig_0_2z[4:1], celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_8z[23:14], celloutsig_0_8z[23:22], celloutsig_0_8z[11:1] } <<< in_data[22:0];
  assign celloutsig_0_3z = { celloutsig_0_2z[4:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } - in_data[34:26];
  assign celloutsig_0_32z = { celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_10z } ^ { celloutsig_0_3z[4:1], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[174:152], celloutsig_1_2z, celloutsig_1_1z } ^ { in_data[165:144], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_7z[13:6] ^ { in_data[153:147], celloutsig_1_6z };
  assign celloutsig_0_25z = { celloutsig_0_18z[3:0], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } ^ { in_data[61:55], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_39z = ~((celloutsig_0_13z[10] & celloutsig_0_0z) | celloutsig_0_31z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[17] & in_data[166]) | celloutsig_1_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_3z[7]) | celloutsig_0_3z[8]);
  assign celloutsig_0_20z = ~((celloutsig_0_18z[6] & celloutsig_0_2z[1]) | celloutsig_0_14z);
  assign celloutsig_0_24z = ~((celloutsig_0_0z & celloutsig_0_23z) | celloutsig_0_6z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_3z[14:7], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_6z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_3z[7:1];
  assign celloutsig_0_44z = ~((celloutsig_0_39z & celloutsig_0_32z[1]) | (celloutsig_0_16z[14] & celloutsig_0_33z));
  assign celloutsig_0_14z = ~((celloutsig_0_12z[2] & celloutsig_0_5z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { celloutsig_0_8z[21:15], celloutsig_0_8z[9:1], celloutsig_0_8z[14], celloutsig_0_8z[23:22], celloutsig_0_8z[11:10], celloutsig_0_8z[0] } = ~ { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z[4:1] = celloutsig_0_2z[4:1];
  assign celloutsig_0_8z[13:12] = celloutsig_0_8z[23:22];
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
