Optimizing Linkage Editor (V.10.02.00.000)        08-Dec-2016 22:58:56

*** Options ***

-subcommand=C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.hlk
-noprelink
-rom=D=R,D_1=R_1,D_2=R_2
-nomessage
-list="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.map"
-nooptimize
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/01000,PResetPRG/0FFFF8000,C_1,C_2,C,C$*,D*,P,PIntPRG,W*/0FFFF8100,FIXEDVECT/0FFFFFFD0
-nologo
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\dbsct.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\hwsetup.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\intprg.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\resetprg.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\sbrk.obj"
-input="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\vecttbl.obj"
-library="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.lib"
-output="C:\WorkSpace\MCUCarRally\kit12_rx62t\kit12_rx62t\Debug\kit12_rx62t.abs"
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN

B_1
                                  00001000  00001000         0   1
R_1
                                  00001000  00001000         0   1
B_2
                                  00001000  00001000         0   2
R_2
                                  00001000  00001000         0   2
B
                                  00001000  0000140b       40c   4
R
                                  0000140c  00001417         c   4
SU
                                  00001418  00001717       300   4
SI
                                  00001718  00001817       100   4
PResetPRG
                                  ffff8000  ffff8033        34   4
C_1
                                  ffff8100  ffff8100         0   1
C_2
                                  ffff8100  ffff8100         0   2
C
                                  ffff8100  ffff8117        18   4
C$DSEC
                                  ffff8118  ffff813b        24   4
C$BSEC
                                  ffff813c  ffff8153        18   4
C$VECT
                                  ffff8154  ffff8553       400   4
D
                                  ffff8554  ffff855f         c   4
D_2
                                  ffff8560  ffff8560         0   2
D_1
                                  ffff8560  ffff8560         0   1
P
                                  ffff8560  ffff8be4       685   4
PIntPRG
                                  ffff8be5  ffff8bf3         f   1
W_1
                                  ffff8bf4  ffff8bf4         0   4
W_2
                                  ffff8bf4  ffff8bf4         0   2
W
                                  ffff8bf4  ffff8bf4         0   4
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
