Analysis & Elaboration report for PipelineCPU_Hazards
Sat May 31 19:44:31 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ID:U1_ID|MainControl:U2_MainControl
  5. Parameter Settings for User Entity Instance: EX:U2_EX|ALU:U0_ALU
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "EX:U2_EX|ADD:U3_ADD_Branch"
  8. Port Connectivity Checks: "EX:U2_EX|R_EX_MEM:U1_EX_MEM"
  9. Port Connectivity Checks: "EX:U2_EX|ALU:U0_ALU|cla32:U1_cla32"
 10. Port Connectivity Checks: "EX:U2_EX|ALU:U0_ALU|cla32:U0_cla32"
 11. Port Connectivity Checks: "ID:U1_ID|ADD:U3_ADD_PC"
 12. Port Connectivity Checks: "ID:U1_ID|RF:U0_RF|dec532:U34_dec532"
 13. Port Connectivity Checks: "IF:U0_IF|ADD:U3_ADD_PC|cla32:U0_cla32"
 14. Port Connectivity Checks: "IF:U0_IF|ADD:U3_ADD_PC"
 15. Port Connectivity Checks: "IF:U0_IF"
 16. Analysis & Elaboration Messages
 17. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat May 31 19:44:31 2014      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; PipelineCPU_Hazards                        ;
; Top-level Entity Name              ; PipelineCPU_Hazards                        ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID:U1_ID|MainControl:U2_MainControl ;
+----------------+--------+--------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                   ;
+----------------+--------+--------------------------------------------------------+
; R_format       ; 000000 ; Unsigned Binary                                        ;
; lw             ; 100011 ; Unsigned Binary                                        ;
; sw             ; 101011 ; Unsigned Binary                                        ;
; beq            ; 000100 ; Unsigned Binary                                        ;
; addi           ; 001000 ; Unsigned Binary                                        ;
+----------------+--------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX:U2_EX|ALU:U0_ALU ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; AND            ; 0000  ; Unsigned Binary                         ;
; OR             ; 0001  ; Unsigned Binary                         ;
; ADD            ; 0010  ; Unsigned Binary                         ;
; SUB            ; 0110  ; Unsigned Binary                         ;
; SLT            ; 0111  ; Unsigned Binary                         ;
; NOR            ; 1100  ; Unsigned Binary                         ;
; SLL            ; 1000  ; Unsigned Binary                         ;
; SRL            ; 1001  ; Unsigned Binary                         ;
; SRA            ; 1010  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                        ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP2C70F896C6        ;                     ;
; Top-level entity name                                                      ; PipelineCPU_Hazards ; PipelineCPU_Hazards ;
; Family name                                                                ; Cyclone II          ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                 ; Off                 ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "EX:U2_EX|ADD:U3_ADD_Branch" ;
+---------------+-------+----------+---------------------+
; Port          ; Type  ; Severity ; Details             ;
+---------------+-------+----------+---------------------+
; i_data2[1..0] ; Input ; Info     ; Stuck at GND        ;
+---------------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:U2_EX|R_EX_MEM:U1_EX_MEM"                                                                                                                                                             ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_write_reg ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:U2_EX|ALU:U0_ALU|cla32:U1_cla32"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; co   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:U2_EX|ALU:U0_ALU|cla32:U0_cla32"                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; co   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID:U1_ID|ADD:U3_ADD_PC"                                                                                                                                   ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                           ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data1[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; i_data2       ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "i_data2[31..1]" will be connected to GND. ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID:U1_ID|RF:U0_RF|dec532:U34_dec532"                                                                                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; y    ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "y[32..32]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "IF:U0_IF|ADD:U3_ADD_PC|cla32:U0_cla32" ;
+------+--------+----------+----------------------------------------+
; Port ; Type   ; Severity ; Details                                ;
+------+--------+----------+----------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                           ;
; co   ; Output ; Info     ; Explicitly unconnected                 ;
+------+--------+----------+----------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "IF:U0_IF|ADD:U3_ADD_PC" ;
+----------------+-------+----------+----------------+
; Port           ; Type  ; Severity ; Details        ;
+----------------+-------+----------+----------------+
; i_data2[31..3] ; Input ; Info     ; Stuck at GND   ;
; i_data2[1..0]  ; Input ; Info     ; Stuck at GND   ;
; i_data2[2]     ; Input ; Info     ; Stuck at VCC   ;
+----------------+-------+----------+----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "IF:U0_IF"                ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; i_jump_addr[1..0] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat May 31 19:44:26 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU_Hazards -c PipelineCPU_Hazards --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file pipelinecpu_hazards.v
    Info (12023): Found entity 1: PipelineCPU_Hazards
Info (12021): Found 1 design units, including 1 entities, in source file wb.v
    Info (12023): Found entity 1: WB
Info (12021): Found 1 design units, including 1 entities, in source file seu.v
    Info (12023): Found entity 1: SEU
Info (12021): Found 3 design units, including 3 entities, in source file rf.v
    Info (12023): Found entity 1: RF
    Info (12023): Found entity 2: dec532
    Info (12023): Found entity 3: _register32
Info (12021): Found 4 design units, including 4 entities, in source file reg.v
    Info (12023): Found entity 1: R_IF_ID
    Info (12023): Found entity 2: R_ID_EX
    Info (12023): Found entity 3: R_EX_MEM
    Info (12023): Found entity 4: R_MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 5 design units, including 5 entities, in source file mux.v
    Info (12023): Found entity 1: MUX32_1
    Info (12023): Found entity 2: MUX4_1
    Info (12023): Found entity 3: MUX3_1
    Info (12023): Found entity 4: MUX2_1
    Info (12023): Found entity 5: MUX2_1_5bits
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: MEM
Info (12021): Found 1 design units, including 1 entities, in source file maincontrol.v
    Info (12023): Found entity 1: MainControl
Info (12021): Found 1 design units, including 1 entities, in source file im.v
    Info (12023): Found entity 1: IM
Info (12021): Found 1 design units, including 1 entities, in source file if.v
    Info (12023): Found entity 1: IF
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: ID
Info (12021): Found 1 design units, including 1 entities, in source file ex.v
    Info (12023): Found entity 1: EX
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUControl
Info (12021): Found 2 design units, including 2 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
    Info (12023): Found entity 2: ASR32
Info (12021): Found 3 design units, including 3 entities, in source file add.v
    Info (12023): Found entity 1: ADD
    Info (12023): Found entity 2: cla32
    Info (12023): Found entity 3: cla4
Info (12021): Found 1 design units, including 1 entities, in source file fu.v
    Info (12023): Found entity 1: FU
Info (12021): Found 1 design units, including 1 entities, in source file hdu.v
    Info (12023): Found entity 1: HDU
Warning (10236): Verilog HDL Implicit Net warning at ID.v(44): created implicit net for "i_next_pc"
Info (12127): Elaborating entity "PipelineCPU_Hazards" for the top level hierarchy
Info (12128): Elaborating entity "IF" for hierarchy "IF:U0_IF"
Info (12128): Elaborating entity "PC" for hierarchy "IF:U0_IF|PC:U0_PC"
Info (12128): Elaborating entity "IM" for hierarchy "IF:U0_IF|IM:U1_IM"
Warning (10850): Verilog HDL warning at IM.v(21): number of words (76) in memory file does not match the number of elements in the address range [0:2047]
Warning (10855): Verilog HDL warning at IM.v(20): initial value for variable inst_mem should be constant
Warning (10030): Net "inst_mem" at IM.v(18) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "R_IF_ID" for hierarchy "IF:U0_IF|R_IF_ID:U2_IF_ID"
Info (12128): Elaborating entity "ADD" for hierarchy "IF:U0_IF|ADD:U3_ADD_PC"
Info (12128): Elaborating entity "cla32" for hierarchy "IF:U0_IF|ADD:U3_ADD_PC|cla32:U0_cla32"
Info (12128): Elaborating entity "cla4" for hierarchy "IF:U0_IF|ADD:U3_ADD_PC|cla32:U0_cla32|cla4:U0_cla4"
Info (12128): Elaborating entity "ID" for hierarchy "ID:U1_ID"
Info (12128): Elaborating entity "RF" for hierarchy "ID:U1_ID|RF:U0_RF"
Info (12128): Elaborating entity "MUX32_1" for hierarchy "ID:U1_ID|RF:U0_RF|MUX32_1:U0_MUX32_1"
Info (12128): Elaborating entity "_register32" for hierarchy "ID:U1_ID|RF:U0_RF|_register32:U2_register32"
Info (12128): Elaborating entity "dec532" for hierarchy "ID:U1_ID|RF:U0_RF|dec532:U34_dec532"
Info (12128): Elaborating entity "R_ID_EX" for hierarchy "ID:U1_ID|R_ID_EX:U1_ID_EX"
Info (12128): Elaborating entity "MainControl" for hierarchy "ID:U1_ID|MainControl:U2_MainControl"
Info (12128): Elaborating entity "SEU" for hierarchy "ID:U1_ID|SEU:U3_SEU"
Info (12128): Elaborating entity "EX" for hierarchy "EX:U2_EX"
Info (12128): Elaborating entity "ALU" for hierarchy "EX:U2_EX|ALU:U0_ALU"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(58): variable "w_sll" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(59): variable "w_srl" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(60): variable "w_sra" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "ASR32" for hierarchy "EX:U2_EX|ALU:U0_ALU|ASR32:U2_ASR32"
Info (12128): Elaborating entity "R_EX_MEM" for hierarchy "EX:U2_EX|R_EX_MEM:U1_EX_MEM"
Info (12128): Elaborating entity "ALUControl" for hierarchy "EX:U2_EX|ALUControl:U6_ALUControl"
Info (12128): Elaborating entity "MEM" for hierarchy "MEM:U3_MEM"
Info (12128): Elaborating entity "DM" for hierarchy "MEM:U3_MEM|DM:U0_DM"
Warning (10850): Verilog HDL warning at DM.v(22): number of words (76) in memory file does not match the number of elements in the address range [0:2047]
Warning (10855): Verilog HDL warning at DM.v(21): initial value for variable data_mem should be constant
Warning (10240): Verilog HDL Always Construct warning at DM.v(41): inferring latch(es) for variable "o_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "o_data[0]" at DM.v(41)
Info (10041): Inferred latch for "o_data[1]" at DM.v(41)
Info (10041): Inferred latch for "o_data[2]" at DM.v(41)
Info (10041): Inferred latch for "o_data[3]" at DM.v(41)
Info (10041): Inferred latch for "o_data[4]" at DM.v(41)
Info (10041): Inferred latch for "o_data[5]" at DM.v(41)
Info (10041): Inferred latch for "o_data[6]" at DM.v(41)
Info (10041): Inferred latch for "o_data[7]" at DM.v(41)
Info (10041): Inferred latch for "o_data[8]" at DM.v(41)
Info (10041): Inferred latch for "o_data[9]" at DM.v(41)
Info (10041): Inferred latch for "o_data[10]" at DM.v(41)
Info (10041): Inferred latch for "o_data[11]" at DM.v(41)
Info (10041): Inferred latch for "o_data[12]" at DM.v(41)
Info (10041): Inferred latch for "o_data[13]" at DM.v(41)
Info (10041): Inferred latch for "o_data[14]" at DM.v(41)
Info (10041): Inferred latch for "o_data[15]" at DM.v(41)
Info (10041): Inferred latch for "o_data[16]" at DM.v(41)
Info (10041): Inferred latch for "o_data[17]" at DM.v(41)
Info (10041): Inferred latch for "o_data[18]" at DM.v(41)
Info (10041): Inferred latch for "o_data[19]" at DM.v(41)
Info (10041): Inferred latch for "o_data[20]" at DM.v(41)
Info (10041): Inferred latch for "o_data[21]" at DM.v(41)
Info (10041): Inferred latch for "o_data[22]" at DM.v(41)
Info (10041): Inferred latch for "o_data[23]" at DM.v(41)
Info (10041): Inferred latch for "o_data[24]" at DM.v(41)
Info (10041): Inferred latch for "o_data[25]" at DM.v(41)
Info (10041): Inferred latch for "o_data[26]" at DM.v(41)
Info (10041): Inferred latch for "o_data[27]" at DM.v(41)
Info (10041): Inferred latch for "o_data[28]" at DM.v(41)
Info (10041): Inferred latch for "o_data[29]" at DM.v(41)
Info (10041): Inferred latch for "o_data[30]" at DM.v(41)
Info (10041): Inferred latch for "o_data[31]" at DM.v(41)
Info (12128): Elaborating entity "R_MEM_WB" for hierarchy "MEM:U3_MEM|R_MEM_WB:U1_MEM_WB"
Info (12128): Elaborating entity "WB" for hierarchy "WB:U4_WB"
Info (12128): Elaborating entity "MUX2_1" for hierarchy "WB:U4_WB|MUX2_1:U4_MUX_data"
Info (12128): Elaborating entity "FU" for hierarchy "FU:U5_FU"
Info (12128): Elaborating entity "HDU" for hierarchy "HDU:U6_HDU"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 545 megabytes
    Info: Processing ended: Sat May 31 19:44:31 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg.


