# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../KNIGHT_RIDER.srcs/sources_1/imports/new/CE_N_Hz.vhd" \
"../../../../KNIGHT_RIDER.srcs/sources_1/new/FSM_EX00.vhd" \
"../../../../KNIGHT_RIDER.srcs/sources_1/new/KITT.vhd" \
"../../../../KNIGHT_RIDER.srcs/sources_1/new/ROT_REG.vhd" \
"../../../../KNIGHT_RIDER.srcs/sim_1/new/FSM_EX00_TB.vhd" \

# Do not sort compile order
nosort
