# Partâ€¯Vâ€¯/â€¯Projectâ€¯â€œBCDâ€¯Adder (0â€¯â€“â€¯19)â€

DE10â€‘Liteâ€¯FPGA Â· VHDL

Author:â€¯Sanjidaâ€¯Orinâ€¯Tawhid
Date:â€¯05â€¯Julâ€¯2025
Quartus:â€¯16.1 Lite
Board:â€¯Terasicâ€¯DE10â€‘LiteÂ (MAXâ€¯10Â 10M50DAF484C7G)


### âž¤ Objective:

Adds two BCD digits X and Y (SWâ€¯7â€‘4, SWâ€¯3â€‘0) plus an optional carryâ€‘in Cin (SWâ€¯8) and displays the twoâ€‘digit decimal result 0â€‘19 on HEX1â€¯(tens) and HEX0â€¯(ones).
If either input digit is >â€¯9 the design blanks all HEX displays and turns on LEDRâ€¯9 as an error flag.

Algorithm implemented (pseudoâ€‘code from the lab):

<pre>
  T0 = A + B + Cin
if T0 > 9 then
    S0 = T0 â€“ 10   -- ones digit
    S1 = 1         -- tens digit
else
    S0 = T0
    S1 = 0
end if

</pre>

## Switch / LED / HEX map

| Switch     | Function          |
| ---------- | ----------------- |
| **SWâ€¯3â€‘0** | X (BCD digit 0â€‘9) |
| **SWâ€¯7â€‘4** | Y (BCD digit 0â€‘9) |
| **SWâ€¯8**   | Cin (carryâ€‘in)    |

| Output       | Purpose                            |
| ------------ | ---------------------------------- |
| **HEX0**     | Ones digit (0â€‘9)                   |
| **HEX1**     | Tens digit (0â€¯orâ€¯1)                |
| **HEX3**     | Echo X (blank if Xâ€¯>â€¯9)            |
| **HEX5**     | Echo Y (blank if Yâ€¯>â€¯9)            |
| **LEDRâ€¯4â€‘0** | Raw 5â€‘bit binary sum for debugging |
| **LEDRâ€¯9**   | Error flag (1Â when Xâ€¯orâ€¯Yâ€¯>â€¯9)     |

### ðŸ›  How to Run

1. Open C4M1P4.qpf in Quartus.
2. Compile the project.
3. Program DE10-Lite.
4. Test with valid and invalid BCD inputs.

### ðŸ“Š Resource Utilization (from Quartus)

| Resource       | Used | %     |
| -------------- | ---- | ----- |
| Logic Elements | 46   | <â€¯1â€¯% |
| Registers      | 0    | 0â€¯%   |
| Pins           | 164  | 46â€¯%  |
| Memory bits    | 0    | 0â€¯%   |
| Embedded mults | 0    | 0â€¯%   |
| PLLs           | 0    | 0â€¯%   |

Only 46 LEs are used to implement the BCD Adder. This is extremely efficient â€” less than 1% of the chipâ€™s total capacity. Most usage comes from I/O pins, not from logic or memory. This includes all I/O used (e.g., switches, HEX displays, LEDs). High usage (46%) is due to the DE10-Lite board using many output pins for 7-segment displays and switches.

| X  | Y | Cin | Expected | HEX1 HEX0 | LEDRâ€¯9 |
| -- | - | --- | -------- | --------- | ------ |
| 9  | 9 | 1   | 19       | 1â€¯   9    | 0      |
| 11 | 9 | 1   | --       | -â€¯   -    | 1      |
| 8  | 5 | 1   | 14       | 1â€¯   4    | 0      |
| 15 | 10| 0   | --       | -    -    | 1      |

### ðŸ“ˆ Fmax Estimation
Reported as â€œNo paths to reportâ€ â†’ because the design contains no clocked logic (no flip-flops or timing paths).


### Notes

- Behavioral, conditional statements used.
- Proper BCD behavior, including overflow and input error detection.


