<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: /cygdrive/e/share/contiki/platform/jcreate/platform-jcreate-conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 2.5</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_6f72636004b77baf120e4acfef1c9494.html">platform</a>      </li>
      <li class="navelem"><a class="el" href="dir_9affbff1bc13b3f2fb4eb9695858c557.html">jcreate</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">platform-jcreate-conf.h</div>  </div>
</div>
<div class="contents">
<a href="a01444.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2011, Swedish Institute of Computer Science.</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00007"></a>00007 <span class="comment"> * are met:</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the Institute nor the names of its contributors</span>
<a name="l00014"></a>00014 <span class="comment"> *    may be used to endorse or promote products derived from this software</span>
<a name="l00015"></a>00015 <span class="comment"> *    without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span>
<a name="l00018"></a>00018 <span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00019"></a>00019 <span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00020"></a>00020 <span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE</span>
<a name="l00021"></a>00021 <span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span>
<a name="l00022"></a>00022 <span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span>
<a name="l00023"></a>00023 <span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span>
<a name="l00024"></a>00024 <span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span>
<a name="l00025"></a>00025 <span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span>
<a name="l00026"></a>00026 <span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00027"></a>00027 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00028"></a>00028 <span class="comment"> */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/**</span>
<a name="l00031"></a>00031 <span class="comment"> * \file</span>
<a name="l00032"></a>00032 <span class="comment"> *         Platform configuration for the Sentilla JCreate</span>
<a name="l00033"></a>00033 <span class="comment"> * \author</span>
<a name="l00034"></a>00034 <span class="comment"> *         Niclas Finne &lt;nfi@sics.se&gt;</span>
<a name="l00035"></a>00035 <span class="comment"> *         Joakim Eriksson &lt;joakime@sics.se&gt;</span>
<a name="l00036"></a>00036 <span class="comment"> */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#ifndef __PLATFORM_CONF_H__</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define __PLATFORM_CONF_H__</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="comment">/*</span>
<a name="l00042"></a>00042 <span class="comment"> * Definitions below are dictated by the hardware and not really</span>
<a name="l00043"></a>00043 <span class="comment"> * changeable!</span>
<a name="l00044"></a>00044 <span class="comment"> */</span>
<a name="l00045"></a>00045 <span class="comment">/* Platform TMOTE_SKY */</span>
<a name="l00046"></a>00046 <span class="preprocessor">#define TMOTE_SKY 1</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor">#define LEDS_CONF_ALL     255</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define PLATFORM_HAS_LEDS   1</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define PLATFORM_HAS_BUTTON 0</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 <span class="comment">/* CPU target speed in Hz */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define F_CPU 3900000uL </span><span class="comment">/*2457600uL*/</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="comment">/* Our clock resolution, this is the same as Unix HZ. */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define CLOCK_CONF_SECOND 128UL</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="preprocessor">#define BAUD2UBR(baud) ((F_CPU/baud))</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="preprocessor">#define CCIF</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#define CLIF</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="preprocessor">#define CC_CONF_INLINE inline</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="preprocessor">#define HAVE_STDINT_H</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define MSP430_MEMCPY_WORKAROUND 1</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#include &quot;msp430def.h&quot;</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/* Types for clocks and uip_stats */</span>
<a name="l00071"></a>00071 <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="a01725.html#ga727459e5c4f777543c81ffffa3df3f0c" title="The statistics data type.">uip_stats_t</a>;
<a name="l00072"></a>00072 <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> clock_time_t;
<a name="l00073"></a>00073 <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> off_t;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="comment">/* the low-level radio driver */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define NETSTACK_CONF_RADIO   cc2420_driver</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 <span class="comment">/* LED ports */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define LEDS_PxDIR P5DIR</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define LEDS_PxOUT P5OUT</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define LEDS_CONF_RED    0x10</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define LEDS_CONF_GREEN  0x20</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define LEDS_CONF_YELLOW 0x40</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="comment">/* DCO speed resynchronization for more robust UART, etc. */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#ifndef DCOSYNCH_CONF_ENABLED</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define DCOSYNCH_CONF_ENABLED 1</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* DCOSYNCH_CONF_ENABLED */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#ifndef DCOSYNCH_CONF_PERIOD</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define DCOSYNCH_CONF_PERIOD 30</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* DCOSYNCH_CONF_PERIOD */</span>
<a name="l00092"></a>00092 
<a name="l00093"></a>00093 <span class="preprocessor">#define ROM_ERASE_UNIT_SIZE  512</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define XMEM_ERASE_UNIT_SIZE (64*1024L)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="preprocessor">#define CFS_CONF_OFFSET_TYPE    long</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/* Use the first 64k of external flash for node configuration */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define NODE_ID_XMEM_OFFSET     (0 * XMEM_ERASE_UNIT_SIZE)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="comment">/* Use the second 64k of external flash for codeprop. */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define EEPROMFS_ADDR_CODEPROP  (1 * XMEM_ERASE_UNIT_SIZE)</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#define CFS_XMEM_CONF_OFFSET    (2 * XMEM_ERASE_UNIT_SIZE)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define CFS_XMEM_CONF_SIZE      (1 * XMEM_ERASE_UNIT_SIZE)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#define CFS_RAM_CONF_SIZE 4096</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="comment">/*</span>
<a name="l00112"></a>00112 <span class="comment"> * SPI bus configuration for the TMote Sky.</span>
<a name="l00113"></a>00113 <span class="comment"> */</span>
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="comment">/* SPI input/output registers. */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define SPI_TXBUF U0TXBUF</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define SPI_RXBUF U0RXBUF</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119                                 <span class="comment">/* USART0 Tx ready? */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define SPI_WAITFOREOTx() while ((U0TCTL &amp; TXEPT) == 0)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>                                <span class="comment">/* USART0 Rx ready? */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define SPI_WAITFOREORx() while ((IFG1 &amp; URXIFG0) == 0)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>                                <span class="comment">/* USART0 Tx buffer ready? */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#define SPI_WAITFORTxREADY() while ((IFG1 &amp; UTXIFG0) == 0)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#define SCK            1  </span><span class="comment">/* P3.1 - Output: SPI Serial Clock (SCLK) */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define MOSI           2  </span><span class="comment">/* P3.2 - Output: SPI Master out - slave in (MOSI) */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define MISO           3  </span><span class="comment">/* P3.3 - Input:  SPI Master in - slave out (MISO) */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="comment">/*</span>
<a name="l00131"></a>00131 <span class="comment"> * SPI bus - M25P80 external flash configuration.</span>
<a name="l00132"></a>00132 <span class="comment"> */</span>
<a name="l00133"></a>00133 
<a name="l00134"></a>00134 <span class="preprocessor">#define FLASH_PWR       3       </span><span class="comment">/* P4.3 Output */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#define FLASH_CS        4       </span><span class="comment">/* P4.4 Output */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#define FLASH_HOLD      7       </span><span class="comment">/* P4.7 Output */</span>
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="comment">/* Enable/disable flash access to the SPI bus (active low). */</span>
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="preprocessor">#define SPI_FLASH_ENABLE()  ( P4OUT &amp;= ~BV(FLASH_CS) )</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SPI_FLASH_DISABLE() ( P4OUT |=  BV(FLASH_CS) )</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#define SPI_FLASH_HOLD()                ( P4OUT &amp;= ~BV(FLASH_HOLD) )</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define SPI_FLASH_UNHOLD()              ( P4OUT |=  BV(FLASH_HOLD) )</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="comment">/*</span>
<a name="l00147"></a>00147 <span class="comment"> * SPI bus - CC2420 pin configuration.</span>
<a name="l00148"></a>00148 <span class="comment"> */</span>
<a name="l00149"></a>00149 
<a name="l00150"></a>00150 <span class="preprocessor">#define CC2420_CONF_SYMBOL_LOOP_COUNT 800</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a>00152 <span class="comment">/* P1.0 - Input: FIFOP from CC2420 */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define CC2420_FIFOP_PORT(type)   P1##type</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_FIFOP_PIN          0</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="comment">/* P1.3 - Input: FIFO from CC2420 */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define CC2420_FIFO_PORT(type)     P1##type</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_FIFO_PIN            3</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="comment">/* P1.4 - Input: CCA from CC2420 */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define CC2420_CCA_PORT(type)      P1##type</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_CCA_PIN             4</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="comment">/* P4.1 - Input:  SFD from CC2420 */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define CC2420_SFD_PORT(type)      P4##type</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_SFD_PIN             1</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="comment">/* P4.2 - Output: SPI Chip Select (CS_N) */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define CC2420_CSN_PORT(type)      P4##type</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_CSN_PIN             2</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="comment">/* P4.5 - Output: VREG_EN to CC2420 */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define CC2420_VREG_PORT(type)     P4##type</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_VREG_PIN            5</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="comment">/* P4.6 - Output: RESET_N to CC2420 */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define CC2420_RESET_PORT(type)    P4##type</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_RESET_PIN           6</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#define CC2420_IRQ_VECTOR PORT1_VECTOR</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176 <span class="comment">/* Pin status. */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define CC2420_FIFOP_IS_1 (!!(CC2420_FIFOP_PORT(IN) &amp; BV(CC2420_FIFOP_PIN)))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_FIFO_IS_1  (!!(CC2420_FIFO_PORT(IN) &amp; BV(CC2420_FIFO_PIN)))</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_CCA_IS_1   (!!(CC2420_CCA_PORT(IN) &amp; BV(CC2420_CCA_PIN)))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_SFD_IS_1   (!!(CC2420_SFD_PORT(IN) &amp; BV(CC2420_SFD_PIN)))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="comment">/* The CC2420 reset pin. */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#define SET_RESET_INACTIVE()   (CC2420_RESET_PORT(OUT) |=  BV(CC2420_RESET_PIN))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define SET_RESET_ACTIVE()     (CC2420_RESET_PORT(OUT) &amp;= ~BV(CC2420_RESET_PIN))</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="comment">/* CC2420 voltage regulator enable pin. */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define SET_VREG_ACTIVE()       (CC2420_VREG_PORT(OUT) |=  BV(CC2420_VREG_PIN))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define SET_VREG_INACTIVE()     (CC2420_VREG_PORT(OUT) &amp;= ~BV(CC2420_VREG_PIN))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="comment">/* CC2420 rising edge trigger for external interrupt 0 (FIFOP). */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define CC2420_FIFOP_INT_INIT() do {                  \</span>
<a name="l00192"></a>00192 <span class="preprocessor">    CC2420_FIFOP_PORT(IES) &amp;= ~BV(CC2420_FIFOP_PIN);  \</span>
<a name="l00193"></a>00193 <span class="preprocessor">    CC2420_CLEAR_FIFOP_INT();                         \</span>
<a name="l00194"></a>00194 <span class="preprocessor">  } while(0)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="comment">/* FIFOP on external interrupt 0. */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define CC2420_ENABLE_FIFOP_INT()  do {CC2420_FIFOP_PORT(IE) |= BV(CC2420_FIFOP_PIN);} while(0)</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_DISABLE_FIFOP_INT() do {CC2420_FIFOP_PORT(IE) &amp;= ~BV(CC2420_FIFOP_PIN);} while(0)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_CLEAR_FIFOP_INT()   do {CC2420_FIFOP_PORT(IFG) &amp;= ~BV(CC2420_FIFOP_PIN);} while(0)</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="comment">/*</span>
<a name="l00202"></a>00202 <span class="comment"> * Enables/disables CC2420 access to the SPI bus (not the bus).</span>
<a name="l00203"></a>00203 <span class="comment"> * (Chip Select)</span>
<a name="l00204"></a>00204 <span class="comment"> */</span>
<a name="l00205"></a>00205 
<a name="l00206"></a>00206  <span class="comment">/* ENABLE CSn (active low) */</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define CC2420_SPI_ENABLE()     (CC2420_CSN_PORT(OUT) &amp;= ~BV(CC2420_CSN_PIN))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span> <span class="comment">/* DISABLE CSn (active low) */</span>
<a name="l00209"></a>00209 <span class="preprocessor">#define CC2420_SPI_DISABLE()    (CC2420_CSN_PORT(OUT) |=  BV(CC2420_CSN_PIN))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CC2420_SPI_IS_ENABLED() ((CC2420_CSN_PORT(OUT) &amp; BV(CC2420_CSN_PIN)) != BV(CC2420_CSN_PIN))</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>
<a name="l00212"></a>00212 <span class="preprocessor">#endif </span><span class="comment">/* __PLATFORM_CONF_H__ */</span>
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 20:13:12 for Contiki 2.5 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
