// Seed: 1282971952
`timescale 1ps / 1ps
module module_0;
  reg id_0;
  always @(posedge id_0) begin
    #1;
    id_0 <= id_0;
    id_0 <= 1;
    id_0 = 1;
    id_0 = id_0;
    id_0 <= 1;
  end
  logic id_1;
  always @(posedge id_0) begin
    id_0 <= 1;
    id_0 <= #1 1;
  end
  logic id_3;
  logic id_4;
  type_9 id_5 (
      !id_2,
      1'b0
  );
endmodule
