$date
	Sat Jan 18 20:02:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stack_tb $end
$var wire 16 ! dataout [15:0] $end
$var reg 1 " clk $end
$var reg 16 # datain [15:0] $end
$var reg 1 $ pop $end
$var reg 1 % push $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 & datain [15:0] $end
$var wire 1 $ pop $end
$var wire 1 % push $end
$var reg 16 ' dataout [15:0] $end
$var reg 5 ( sp [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
1%
b1010101010101010 #
b1010101010101010 &
#15
b1 (
1"
#20
0"
0%
#25
1"
#30
0"
1%
b1011101110111011 #
b1011101110111011 &
#35
b10 (
1"
#40
0"
0%
#45
1"
#50
0"
1%
b1100110011001100 #
b1100110011001100 &
#55
b11 (
1"
#60
0"
0%
#65
1"
#70
b1100110011001100 !
b1100110011001100 '
0"
1$
#75
b1011101110111011 !
b1011101110111011 '
b10 (
1"
#80
b0 !
b0 '
0"
0$
#85
1"
#90
b1011101110111011 !
b1011101110111011 '
0"
1$
#95
b1010101010101010 !
b1010101010101010 '
b1 (
1"
#100
b0 !
b0 '
0"
0$
#105
1"
#110
b1010101010101010 !
b1010101010101010 '
0"
1$
#115
b0 !
b0 '
b0 (
1"
#120
0"
0$
