library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity sqrt_5 is
	generic(
	N: integer := 32 );
    Port (
        clk    : in  std_logic;
        reset  : in  std_logic;
        start  : in  std_logic;
        A      : in  std_logic_vector(2*N-1 downto 0);
        result : out std_logic_vector(N-1 downto 0);
        done   : out std_logic
    );
end sqrt_5;

architecture Structural of sqrt_5 is
    signal sel_addsub : std_logic;
    signal in1_addsub, in2_addsub, out_addsub : std_logic_vector(N+1 downto 0);
begin
    -- Datapath
    AddSub : entity work.AddSub
        Port map (
            A => in1_addsub,
            B => in2_addsub,
            sel => sel_addsub,
            result => out_addsub
        );

    -- Control Unit
    CU : entity work.ControlUnit
        Port map (
            A => A,
            clk => clk,
            reset => reset,
            start => start,
            done => done,
            result => result,
            in1_addsub => in1_addsub,
            in2_addsub => in2_addsub,
            sel_addsub => sel_addsub,
            out_addsub => out_addsub
        );
end Structural;
