
module mux8to1_delay_sefunmi(enable,select, mux_in, mux_out);
	input enable;
	input [2:0] select;
	input [7:0] mux_in;
	output mux_out; 
	wire  outs;

	assign outs = (select == 4'b0000) ? mux_in[0] : 
		      (select == 4'b0001) ? mux_in[1] :
		      (select == 4'b0010) ? mux_in[2] :
		      (select == 4'b0011) ? mux_in[3] :
		      (select == 4'b0100) ? mux_in[4] :
		      (select == 4'b0101) ? mux_in[5] :
		      (select == 4'b0110) ? mux_in[6] : 
		      (select == 4'b0111) ? mux_in[7] :
		      1'bx;
	assign mux_out = enable ? outs  : 1'b0;

	specify
		(enable => mux_out) = (15,10);
		(select *> mux_out) = (25,25);
		(mux_in *> mux_out) = (20,15);
	endspecify
endmodule