// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2049\sampleModel2049_5_sub\Mysubsystem_34.v
// Created: 2024-08-16 22:31:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_34
// Source Path: sampleModel2049_5_sub/Subsystem/Mysubsystem_34
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_34
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk81_out1;  // uint16
  wire [31:0] cfblk60_add_temp;  // ufix32
  wire [31:0] cfblk60_1;  // ufix32
  wire [31:0] cfblk60_2;  // ufix32
  wire [15:0] cfblk60_out1;  // uint16


  DotProduct u_cfblk81_inst (.in1(In2),  // uint8
                             .in2(In3),  // uint8
                             .out1(cfblk81_out1)  // uint16
                             );

  assign cfblk60_1 = {24'b0, In1};
  assign cfblk60_2 = {16'b0, cfblk81_out1};
  assign cfblk60_add_temp = cfblk60_1 + cfblk60_2;
  assign cfblk60_out1 = cfblk60_add_temp[15:0];



  assign Out1 = cfblk60_out1;

endmodule  // Mysubsystem_34

