{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713801521937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713801521943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 11:58:41 2024 " "Processing started: Mon Apr 22 11:58:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713801521943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801521943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc_mips -c proc_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc_mips -c proc_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801521943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713801522086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713801522086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "signext.vhd" "" { Text "/u/larocm/Downloads/filesInit/signext.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523382 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "/u/larocm/Downloads/filesInit/signext.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "/u/larocm/Downloads/filesInit/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/u/larocm/Downloads/filesInit/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "/u/larocm/Downloads/filesInit/dmem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "/u/larocm/Downloads/filesInit/dmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "adder.vhd" "" { Text "/u/larocm/Downloads/filesInit/adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/u/larocm/Downloads/filesInit/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sra2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra2-behave " "Found design unit 1: sra2-behave" {  } { { "sra2.vhd" "" { Text "/u/larocm/Downloads/filesInit/sra2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra2 " "Found entity 1: sra2" {  } { { "sra2.vhd" "" { Text "/u/larocm/Downloads/filesInit/sra2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "imem.vhd" "" { Text "/u/larocm/Downloads/filesInit/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "/u/larocm/Downloads/filesInit/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-test " "Found design unit 1: mips-test" {  } { { "mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/mips.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "sl2.vhd" "" { Text "/u/larocm/Downloads/filesInit/sl2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.vhd" "" { Text "/u/larocm/Downloads/filesInit/sl2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "controller.vhd" "" { Text "/u/larocm/Downloads/filesInit/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/u/larocm/Downloads/filesInit/controller.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "mux2.vhd" "" { Text "/u/larocm/Downloads/filesInit/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/u/larocm/Downloads/filesInit/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/u/larocm/Downloads/filesInit/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/u/larocm/Downloads/filesInit/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "maindec.vhd" "" { Text "/u/larocm/Downloads/filesInit/maindec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "/u/larocm/Downloads/filesInit/maindec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-asynchronous " "Found design unit 1: flopr-asynchronous" {  } { { "flopr.vhd" "" { Text "/u/larocm/Downloads/filesInit/flopr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.vhd" "" { Text "/u/larocm/Downloads/filesInit/flopr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behave " "Found design unit 1: mux4-behave" {  } { { "mux4.vhd" "" { Text "/u/larocm/Downloads/filesInit/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/u/larocm/Downloads/filesInit/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_mips-struct " "Found design unit 1: proc_mips-struct" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc_mips " "Found entity 1: proc_mips" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "regfile.vhd" "" { Text "/u/larocm/Downloads/filesInit/regfile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/u/larocm/Downloads/filesInit/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "aludec.vhd" "" { Text "/u/larocm/Downloads/filesInit/aludec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "/u/larocm/Downloads/filesInit/aludec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713801523387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_mips " "Elaborating entity \"proc_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713801523429 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jal proc_mips.vhd(42) " "VHDL Signal Declaration warning at proc_mips.vhd(42): used implicit default value for signal \"jal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713801523429 "|proc_mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shiftlog proc_mips.vhd(42) " "VHDL Signal Declaration warning at proc_mips.vhd(42): used implicit default value for signal \"shiftlog\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713801523429 "|proc_mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "proc_mips.vhd" "cont" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:cont\|maindec:md\"" {  } { { "controller.vhd" "md" { Text "/u/larocm/Downloads/filesInit/controller.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523459 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct maindec.vhd(22) " "VHDL Process Statement warning at maindec.vhd(22): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "maindec.vhd" "" { Text "/u/larocm/Downloads/filesInit/maindec.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713801523462 "|proc_mips|controller:cont|maindec:md"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE maindec.vhd(22) " "VHDL warning at maindec.vhd(22): comparison between unequal length operands always returns FALSE" {  } { { "maindec.vhd" "" { Text "/u/larocm/Downloads/filesInit/maindec.vhd" 22 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801523462 "|proc_mips|controller:cont|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:cont\|aludec:ad\"" {  } { { "controller.vhd" "ad" { Text "/u/larocm/Downloads/filesInit/controller.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "proc_mips.vhd" "dp" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftmux_y datapath.vhd(71) " "Verilog HDL or VHDL warning at datapath.vhd(71): object \"shiftmux_y\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713801523468 "|proc_mips|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "datapath.vhd" "pcreg" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "datapath.vhd" "pcadd1" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|sl2:immsh\"" {  } { { "datapath.vhd" "immsh" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcbrmux\"" {  } { { "datapath.vhd" "pcbrmux" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "datapath.vhd" "rf" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:wrmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:wrmux\"" {  } { { "datapath.vhd" "wrmux" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux4:wrmux\|mux2:lowmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux4:wrmux\|mux2:lowmux\"" {  } { { "mux4.vhd" "lowmux" { Text "/u/larocm/Downloads/filesInit/mux4.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:se\"" {  } { { "datapath.vhd" "se" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:mainalu\"" {  } { { "datapath.vhd" "mainalu" { Text "/u/larocm/Downloads/filesInit/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713801523493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713801524494 "|proc_mips|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713801524494 "|proc_mips|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[0\] GND " "Pin \"writedata\[0\]\" is stuck at GND" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713801524494 "|proc_mips|writedata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata\[1\] GND " "Pin \"writedata\[1\]\" is stuck at GND" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713801524494 "|proc_mips|writedata[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713801524494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[0\] " "No output dependent on input pin \"readdata\[0\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[1\] " "No output dependent on input pin \"readdata\[1\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[2\] " "No output dependent on input pin \"readdata\[2\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[3\] " "No output dependent on input pin \"readdata\[3\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[4\] " "No output dependent on input pin \"readdata\[4\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[5\] " "No output dependent on input pin \"readdata\[5\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[6\] " "No output dependent on input pin \"readdata\[6\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[7\] " "No output dependent on input pin \"readdata\[7\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[8\] " "No output dependent on input pin \"readdata\[8\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[9\] " "No output dependent on input pin \"readdata\[9\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[10\] " "No output dependent on input pin \"readdata\[10\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[11\] " "No output dependent on input pin \"readdata\[11\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[12\] " "No output dependent on input pin \"readdata\[12\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[13\] " "No output dependent on input pin \"readdata\[13\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[14\] " "No output dependent on input pin \"readdata\[14\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[15\] " "No output dependent on input pin \"readdata\[15\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[16\] " "No output dependent on input pin \"readdata\[16\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[17\] " "No output dependent on input pin \"readdata\[17\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[18\] " "No output dependent on input pin \"readdata\[18\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[19\] " "No output dependent on input pin \"readdata\[19\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[20\] " "No output dependent on input pin \"readdata\[20\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[21\] " "No output dependent on input pin \"readdata\[21\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[22\] " "No output dependent on input pin \"readdata\[22\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[23\] " "No output dependent on input pin \"readdata\[23\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[24\] " "No output dependent on input pin \"readdata\[24\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[25\] " "No output dependent on input pin \"readdata\[25\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[26\] " "No output dependent on input pin \"readdata\[26\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[27\] " "No output dependent on input pin \"readdata\[27\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[28\] " "No output dependent on input pin \"readdata\[28\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[29\] " "No output dependent on input pin \"readdata\[29\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[30\] " "No output dependent on input pin \"readdata\[30\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata\[31\] " "No output dependent on input pin \"readdata\[31\]\"" {  } { { "proc_mips.vhd" "" { Text "/u/larocm/Downloads/filesInit/proc_mips.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713801524819 "|proc_mips|readdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713801524819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2801 " "Implemented 2801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713801524820 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713801524820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2638 " "Implemented 2638 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713801524820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713801524820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713801525019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 11:58:45 2024 " "Processing ended: Mon Apr 22 11:58:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713801525019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713801525019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713801525019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713801525019 ""}
