<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_cpu_rom_table.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_rom_table.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__rom__table_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_cpu_rom_table_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_ROM_TABLE_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_CPU_ROM_TABLE_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CPU_ROM_TABLE component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// System Control Space Component</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a7b444cd31cc9941d87af720904f481b6">   47</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_SCS                                         0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Data Watchpoint and Trace Component</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a50c36a0cc2fcff3e8030bc2e87de232e">   50</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_DWT                                         0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Flash Patch and Breakpoint Component</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#af709b6edac2a27bf5f96c906a59f328c">   53</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_FPB                                         0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Instrumentation Trace Component</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a6fd2f3d64c5dc9e44d525d553a4e3f73">   56</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_ITM                                         0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Trace Port Interface Component</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a930bea574c37a2892df10beff07805ca">   59</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_TPIU                                        0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Enhanced Trace Component</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a64437f3aff492a656363821e67b16ba9">   62</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_ETM                                         0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// End Marker</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a7ed73048698e5ab079c579af6a523be2">   65</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_END                                         0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// System Memory Map Access for DAP</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a9cc5ff4b5c06fb1c1493c50280fadeb5">   68</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_O_SYSTEM_ACCESS                               0x00000FCC</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_SCS</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// Field:  [31:0] SCS</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">// Points to the SCS at 0xE000E000.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// (SCS + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE000E000.</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a04503a98e7993c572818ed34f8cf0ed8">   79</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SCS_SCS_W                                             32</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#abc622a8ce2ed5f09feaf967bc02e2627">   80</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SCS_SCS_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ae2dbce8d75d0750c513a6226e8ca2009">   81</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SCS_SCS_S                                              0</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_DWT</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// Field:  [31:1] DWT</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Points to the Data Watchpoint and Trace block at 0xE0001000.</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// (2*DWT + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE0001000.</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ae5215c9153c6e6f0c6d7dba2375dc065">   92</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_W                                             31</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a354ba72469001d0e9977f703216c89e4">   93</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_M                                     0xFFFFFFFE</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a2afccd188eca3195d8717970929d9609">   94</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_S                                              1</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// Field:     [0] DWT_PRESENT</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// 0: DWT is not present</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// 1: DWT is present.</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#afaf8f30bbe7df08f9bdb800a5b37c4af">  100</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_PRESENT                               0x00000001</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a678d2511a7559f887db00bf60e84f4a5">  101</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_BITN                                   0</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#acc664414ceec6bd472624d2c6333192e">  102</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_M                             0x00000001</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#abfb5c43f64066d90ed3617897eb9aacb">  103</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_DWT_DWT_PRESENT_S                                      0</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_FPB</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// Field:  [31:1] FPB</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Points to the Flash Patch and Breakpoint block at 0xE0002000.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// (2*FPB + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE0002000.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a42508aae9820978aae6a597a010e2c79">  114</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_W                                             31</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a5a3530f40c5ba7fcd978df3e482363d9">  115</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_M                                     0xFFFFFFFE</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a5d92273fb5d6600ba047304c0b2ba3dd">  116</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_S                                              1</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// Field:     [0] FPB_PRESENT</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// 0: FPB is not present</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// 1: FPB is present.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a77be50589d19ff71082180e4be758e48">  122</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_PRESENT                               0x00000001</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ac3a1ccbf841bc9ed876e756902b17f5a">  123</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_BITN                                   0</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a04fe31ba18d7f68cfc66a4d57b37d5c5">  124</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_M                             0x00000001</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a50e6e4bae6adf0a9d10dd5e0429b39ee">  125</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_FPB_FPB_PRESENT_S                                      0</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_ITM</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// Field:  [31:1] ITM</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Points to the Instrumentation Trace block at 0xE0000000.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// (2*ITM + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE0000000.</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ae98a9821aae7234299a025694cfecafc">  136</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_W                                             31</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a587b473c2ae304db3988eef3b08809a1">  137</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_M                                     0xFFFFFFFE</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#aa211dca9845733527dea2aa98948bfcd">  138</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_S                                              1</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// Field:     [0] ITM_PRESENT</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// 0: ITM is not present</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// 1: ITM is present.</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#aae351110a5c02c5a547dec7cba32ade9">  144</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_PRESENT                               0x00000001</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#acf1046f1e990a1fce375e46d45c20a6d">  145</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_BITN                                   0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a1532e40de2249337ca177a18529bb4e8">  146</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_M                             0x00000001</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ae32e37645f12f99f7d017cbfef74552c">  147</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ITM_ITM_PRESENT_S                                      0</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_TPIU</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Field:  [31:1] TPIU</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Points to the TPIU. TPIU is at 0xE0040000.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// (2*TPIU + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE0040000.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a15919dbbf4db3b10dd3df288d847bd0b">  158</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_W                                           31</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a557b911ca6b24eac0d52f32c7e9b88ae">  159</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_M                                   0xFFFFFFFE</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#aefc19b899cd012a098f8c41064a27d95">  160</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_S                                            1</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// Field:     [0] TPIU_PRESENT</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// 0: TPIU is not present</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// 1: TPIU is present.</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a314b7d07553557f63d13aa3275a0843c">  166</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT                             0x00000001</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#adf3c2fcb8946ad6891a12bf959b510c1">  167</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_BITN                                 0</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ac73ae1a0fdd6b3faa140413d4045a5a2">  168</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_M                           0x00000001</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a4e03303238f929eafdcaf7ea6094d505">  169</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_TPIU_TPIU_PRESENT_S                                    0</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_ETM</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// Field:  [31:1] ETM</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Points to the ETM. ETM is at 0xE0041000.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// (2*ETM + Base address for ROM_TABLE) &amp; 0x0FFFFFFF0 = 0xE0041000.</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a1b8d0945c8f1236790179c7114978ac1">  180</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_W                                             31</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a0f327f509bf97c57fea93d636571c6b4">  181</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_M                                     0xFFFFFFFE</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#aa02ff2fe3907f70e2af369bca8e11ef2">  182</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_S                                              1</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Field:     [0] ETM_PRESENT</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// 0: ETM is not present</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// 1: ETM is present.</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a3355d5ff79909d70674b093dc2545015">  188</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_PRESENT                               0x00000001</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a5981b77cde5b6c12c5e9f2705cb89f19">  189</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_BITN                                   0</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a06a6986e1033ed0f25b41805765fa3b5">  190</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_M                             0x00000001</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#aa9f9d12cd31c17b52802d8c290d8976c">  191</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_ETM_ETM_PRESENT_S                                      0</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_END</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Field:  [31:0] END</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// End of the ROM table</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a9d6a84373aa7a0540601f9f46a176129">  201</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_END_END_W                                             32</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ab1baa2d2b86a7234b36a5ca5b6209801">  202</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_END_END_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a5a1ed0bb944f965ec0b247faa87d85eb">  203</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_END_END_S                                              0</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// Register: CPU_ROM_TABLE_O_SYSTEM_ACCESS</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Field:     [0] SYSTEM_ACCESS</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// 1: The system memory map is accessible using the DAP</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// 0: Only debug resources are accessible using the DAP</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#ae331ccea417ae0a1db53544d4a2bde59">  214</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS                   0x00000001</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#abee11b1376a40e2cee2c4623c85d9ca8">  215</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_BITN                       0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#a558d3f352aa1d5d361a521097978aa87">  216</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_M                 0x00000001</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__cpu__rom__table_8h.html#afea910807e36b402a5f6b7d800d053fe">  217</a></span>&#160;<span class="preprocessor">#define CPU_ROM_TABLE_SYSTEM_ACCESS_SYSTEM_ACCESS_S                          0</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif // __CPU_ROM_TABLE__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
