Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fbf73700000,32768
launching memcpy command : MemcpyHtoD,0x00007fbf73708000,98304
launching memcpy command : MemcpyHtoD,0x00007fbf73720000,4096
launching memcpy command : MemcpyHtoD,0x00007fbf73721000,4096
launching memcpy command : MemcpyHtoD,0x00007fbf73722000,4096
launching memcpy command : MemcpyHtoD,0x00007fbf73723000,16384
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 11314
gpu_sim_insn = 41219
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 4325
gpu_bytes_leidos_Desde_MemFetch = 5216
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       3.6432
gpu_tot_sim_cycle = 11314
gpu_tot_sim_insn = 41219
gpu_tot_ipc =       3.6432
gpu_tot_issued_cta = 8
gpu_occupancy = 9.9923% 
gpu_tot_occupancy = 9.9923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0144
partiton_level_parallism_total  =       0.0144
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.6671 GB/Sec
L2_BW_total  =       0.6671 GB/Sec
gpu_total_sim_rate=13739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 41219
gpgpu_n_tot_w_icount = 1798
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:882	W0_Idle:18192	W0_Scoreboard:16958	W1:260	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1279
single_issue_nums: WS0:646	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 352 
max_icnt2mem_latency = 23 
maxmrqlatency = 32 
max_icnt2sh_latency = 2 
averagemflatency = 323 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 2 
mrq_lat_table:5 	25 	0 	0 	104 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      5351         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110         0      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736         0      5351         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/28 = 5.071429
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         8         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none         342    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         366    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         342       521    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         343       325    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none         342       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        325    none         343       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        335    none         342    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none         342       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         366    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         365       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none         365       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         342       335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none         343       334    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none         336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       348         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335         0       348       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0       187       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       187       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       187         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6634 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001505
n_activity=93 dram_eff=0.1075
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 2a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001505 
total_CMD = 6646 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6605 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6634 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001505 
Either_Row_CoL_Bus_Util = 0.001806 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6632 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001655
n_activity=133 dram_eff=0.08271
bk0: 2a 6634i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001655 
total_CMD = 6646 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 6592 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6632 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000451 
CoL_Bus_Util = 0.001655 
Either_Row_CoL_Bus_Util = 0.002107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 1a 6634i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6637 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001204
n_activity=40 dram_eff=0.2
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001204 
total_CMD = 6646 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 6619 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6637 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.001204 
Either_Row_CoL_Bus_Util = 0.001354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0153476
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6635 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001354
n_activity=80 dram_eff=0.1125
bk0: 0a 6646i bk1: 0a 6646i bk2: 8a 6627i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001354 
total_CMD = 6646 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 6606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6635 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001354 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.015799
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6644 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001505
n_activity=40 dram_eff=0.025
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 1a 6634i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 6646 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 6633 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6644 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000150 
CoL_Bus_Util = 0.000150 
Either_Row_CoL_Bus_Util = 0.000301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6646 n_nop=6646 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 6646i bk1: 0a 6646i bk2: 0a 6646i bk3: 0a 6646i bk4: 0a 6646i bk5: 0a 6646i bk6: 0a 6646i bk7: 0a 6646i bk8: 0a 6646i bk9: 0a 6646i bk10: 0a 6646i bk11: 0a 6646i bk12: 0a 6646i bk13: 0a 6646i bk14: 0a 6646i bk15: 0a 6646i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 6646 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 6646 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 6646 
n_nop = 6646 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 11314
Req_Network_injected_packets_per_cycle =       0.0144 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 11314
Reply_Network_injected_packets_per_cycle =        0.0144
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 13739 (inst/sec)
gpgpu_simulation_rate = 3771 (cycle/sec)
gpgpu_silicon_slowdown = 383717x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5665
gpu_sim_insn = 45196
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 8461
gpu_bytes_leidos_Desde_MemFetch = 10592
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       7.9781
gpu_tot_sim_cycle = 16979
gpu_tot_sim_insn = 86415
gpu_tot_ipc =       5.0895
gpu_tot_issued_cta = 16
gpu_occupancy = 18.6660% 
gpu_tot_occupancy = 12.9205% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0297
partiton_level_parallism_total  =       0.0195
partiton_level_parallism_util =       3.9070
partiton_level_parallism_util_total  =       3.5213
L2_BW  =       1.3732 GB/Sec
L2_BW_total  =       0.9027 GB/Sec
gpu_total_sim_rate=17283

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 316
	L1D_total_cache_miss_rate = 0.8564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 86415
gpgpu_n_tot_w_icount = 3612
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1914	W0_Idle:23285	W0_Scoreboard:28439	W1:410	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2677
single_issue_nums: WS0:1077	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 352 
max_icnt2mem_latency = 24 
maxmrqlatency = 33 
max_icnt2sh_latency = 3 
averagemflatency = 330 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 2 
mrq_lat_table:12 	34 	0 	0 	208 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      5351         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110         0      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736         0      5351         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      5360         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0      5353         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0      5366         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 270/44 = 6.136364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         8         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none         342    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         366    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         365       708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         390       512    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none         365       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        325    none         366       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        335    none         342    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none         365       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         366    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         388       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none         388       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         365       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none         366       521    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none         339    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none         386    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none         437    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none         386    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none         390    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none         339    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none         383    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none         344    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none         410       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none         410    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none         343    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none         410    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none         390    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0       348         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335         0       348       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0       341         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0       351       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       352       188         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       351         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9962 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001003
n_activity=93 dram_eff=0.1075
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 2a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001003 
total_CMD = 9974 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9933 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9962 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9960 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001103
n_activity=133 dram_eff=0.08271
bk0: 2a 9962i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001103 
total_CMD = 9974 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 9920 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9960 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000301 
CoL_Bus_Util = 0.001103 
Either_Row_CoL_Bus_Util = 0.001404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 1a 9962i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0102266
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00812112
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9963 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009023
n_activity=80 dram_eff=0.1125
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 1a 9962i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000902 
total_CMD = 9974 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 9934 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9963 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0094245
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9974 n_nop=9965 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008021
n_activity=40 dram_eff=0.2
bk0: 0a 9974i bk1: 0a 9974i bk2: 8a 9955i bk3: 0a 9974i bk4: 0a 9974i bk5: 0a 9974i bk6: 0a 9974i bk7: 0a 9974i bk8: 0a 9974i bk9: 0a 9974i bk10: 0a 9974i bk11: 0a 9974i bk12: 0a 9974i bk13: 0a 9974i bk14: 0a 9974i bk15: 0a 9974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000802 
total_CMD = 9974 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9947 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9974 
n_nop = 9965 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000802 
Either_Row_CoL_Bus_Util = 0.000902 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3, Miss = 2, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 18, Miss = 9, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 291
L2_total_cache_miss_rate = 0.8792
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 16979
Req_Network_injected_packets_per_cycle =       0.0195 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0213
Req_Bank_Level_Parallism =       3.5213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 16979
Reply_Network_injected_packets_per_cycle =        0.0195
Reply_Network_conflicts_per_cycle =        0.0019
Reply_Network_conflicts_per_cycle_util =       0.3113
Reply_Bank_Level_Parallism =       3.1226
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 17283 (inst/sec)
gpgpu_simulation_rate = 3395 (cycle/sec)
gpgpu_silicon_slowdown = 426215x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 10732
gpu_sim_insn = 42690
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 14017
gpu_bytes_leidos_Desde_MemFetch = 22112
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       3.9778
gpu_tot_sim_cycle = 27711
gpu_tot_sim_insn = 129105
gpu_tot_ipc =       4.6590
gpu_tot_issued_cta = 24
gpu_occupancy = 3.9264% 
gpu_tot_occupancy = 6.8640% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0335
partiton_level_parallism_total  =       0.0249
partiton_level_parallism_util =       1.5721
partiton_level_parallism_util_total  =       2.1393
L2_BW  =       1.5532 GB/Sec
L2_BW_total  =       1.1546 GB/Sec
gpu_total_sim_rate=14345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 662
	L1D_total_cache_miss_rate = 0.6846
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 129105
gpgpu_n_tot_w_icount = 7018
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2925	W0_Idle:96654	W0_Scoreboard:67911	W1:2150	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:3947
single_issue_nums: WS0:1698	WS1:1361	WS2:2269	WS3:1690	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 352 
max_icnt2mem_latency = 24 
maxmrqlatency = 33 
max_icnt2sh_latency = 3 
averagemflatency = 264 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:33 	96 	0 	0 	209 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	337 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569         0      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915         0      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110         0      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736         0      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816         0      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954         0      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940         0      5353         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  3.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  2.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  3.000000  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  1.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  2.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  1.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/72 = 4.916667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         3         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         9         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         2         8         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         3         9         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         2         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         1         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         2         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        335    none         552       446    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         548       521    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         599       397    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         321       694       553    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        335    none         575       413    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        321    none         623       506    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        335    none         529       397    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        335    none         530       383    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        335       338       575       633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         548       506    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         599       758    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         325       577       511    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        335       328       567       356    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        325    none         530       521    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         599       508    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         336       623       632    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none         409    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none         413    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none         336       526    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none         325       554       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        334       337       480    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none         507    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none         503    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        325    none         437    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        336    none         477    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none         531       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none         420       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none         484    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none         544    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        324       335       413    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none         482    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none         483    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        335         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335         0       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0       336       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        335         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        336         0       341       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       352       188         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        335       335       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       351         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16263 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007372
n_activity=146 dram_eff=0.08219
bk0: 1a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000737 
total_CMD = 16278 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16263 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16266 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=93 dram_eff=0.1075
bk0: 0a 16278i bk1: 0a 16278i bk2: 9a 16259i bk3: 1a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 16278 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16237 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16266 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16261 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009215
n_activity=153 dram_eff=0.09804
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 7a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 16278 
util_bw = 15 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16232 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16261 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16260 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009215
n_activity=175 dram_eff=0.08571
bk0: 0a 16278i bk1: 3a 16266i bk2: 8a 16259i bk3: 4a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 16278 
util_bw = 15 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16220 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16260 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16262 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007986
n_activity=150 dram_eff=0.08667
bk0: 1a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 4a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000799 
total_CMD = 16278 
util_bw = 13 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16222 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16262 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.000983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16260 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009215
n_activity=185 dram_eff=0.08108
bk0: 3a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 4a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 16278 
util_bw = 15 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16220 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16260 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16259 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009829
n_activity=198 dram_eff=0.08081
bk0: 1a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 7a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000983 
total_CMD = 16278 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16219 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16259 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000983 
Either_Row_CoL_Bus_Util = 0.001167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16263 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007372
n_activity=146 dram_eff=0.08219
bk0: 1a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000737 
total_CMD = 16278 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16263 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16261 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007986
n_activity=149 dram_eff=0.08725
bk0: 1a 16266i bk1: 1a 16264i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206897
Bank_Level_Parallism_Col = 1.163636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163636 

BW Util details:
bwutil = 0.000799 
total_CMD = 16278 
util_bw = 13 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 16220 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16261 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16263 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007986
n_activity=132 dram_eff=0.09848
bk0: 0a 16278i bk1: 0a 16278i bk2: 9a 16259i bk3: 4a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000799 
total_CMD = 16278 
util_bw = 13 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16234 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16263 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16265 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=106 dram_eff=0.1038
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000676 
total_CMD = 16278 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16265 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16263 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007372
n_activity=146 dram_eff=0.08219
bk0: 0a 16278i bk1: 2a 16266i bk2: 8a 16259i bk3: 2a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000737 
total_CMD = 16278 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16263 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16256 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001106
n_activity=238 dram_eff=0.07563
bk0: 1a 16266i bk1: 3a 16265i bk2: 9a 16259i bk3: 5a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001106 
total_CMD = 16278 
util_bw = 18 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 16204 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16256 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.001106 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00694188
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16264 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=133 dram_eff=0.08271
bk0: 2a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 1a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000676 
total_CMD = 16278 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16224 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16264 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16265 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=106 dram_eff=0.1038
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000676 
total_CMD = 16278 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16265 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00626613
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16263 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007372
n_activity=146 dram_eff=0.08219
bk0: 0a 16278i bk1: 1a 16266i bk2: 8a 16259i bk3: 3a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000737 
total_CMD = 16278 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16223 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16263 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16267 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=80 dram_eff=0.1125
bk0: 0a 16278i bk1: 1a 16266i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000553 
total_CMD = 16278 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16267 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16264 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=133 dram_eff=0.08271
bk0: 0a 16278i bk1: 2a 16266i bk2: 8a 16259i bk3: 1a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000676 
total_CMD = 16278 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16224 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16264 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16265 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=83 dram_eff=0.1205
bk0: 1a 16266i bk1: 1a 16265i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255814
Bank_Level_Parallism_Col = 1.219512
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219512 

BW Util details:
bwutil = 0.000614 
total_CMD = 16278 
util_bw = 10 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 16235 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16265 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16266 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=93 dram_eff=0.1075
bk0: 2a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 16278 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16237 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16266 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16267 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=80 dram_eff=0.1125
bk0: 1a 16266i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000553 
total_CMD = 16278 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16267 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00497604
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16267 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=80 dram_eff=0.1125
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 1a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000553 
total_CMD = 16278 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16267 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16266 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=93 dram_eff=0.1075
bk0: 0a 16278i bk1: 0a 16278i bk2: 9a 16259i bk3: 1a 16266i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 16278 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16237 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16266 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16268 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=53 dram_eff=0.1698
bk0: 0a 16278i bk1: 0a 16278i bk2: 9a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000553 
total_CMD = 16278 
util_bw = 9 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16250 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16268 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16264 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=133 dram_eff=0.08271
bk0: 2a 16266i bk1: 1a 16266i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000676 
total_CMD = 16278 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 16224 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16264 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16268 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=53 dram_eff=0.1698
bk0: 0a 16278i bk1: 0a 16278i bk2: 9a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000553 
total_CMD = 16278 
util_bw = 9 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16250 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16268 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00577467
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16278 n_nop=16269 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004915
n_activity=40 dram_eff=0.2
bk0: 0a 16278i bk1: 0a 16278i bk2: 8a 16259i bk3: 0a 16278i bk4: 0a 16278i bk5: 0a 16278i bk6: 0a 16278i bk7: 0a 16278i bk8: 0a 16278i bk9: 0a 16278i bk10: 0a 16278i bk11: 0a 16278i bk12: 0a 16278i bk13: 0a 16278i bk14: 0a 16278i bk15: 0a 16278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000491 
total_CMD = 16278 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16278 
n_nop = 16269 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00645042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 17, Miss = 9, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 18, Miss = 8, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 17, Miss = 9, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9, Miss = 3, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 20, Miss = 9, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 18, Miss = 10, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 4, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 19, Miss = 9, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 12, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 9, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 10, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 11, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 15, Miss = 8, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 14, Miss = 10, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 13, Miss = 9, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 14, Miss = 8, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 21, Miss = 9, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 9, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 13, Miss = 9, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 13, Miss = 9, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.6281
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 27711
Req_Network_injected_packets_per_cycle =       0.0249 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0062
Req_Bank_Level_Parallism =       2.1393
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 27711
Reply_Network_injected_packets_per_cycle =        0.0249
Reply_Network_conflicts_per_cycle =        0.0012
Reply_Network_conflicts_per_cycle_util =       0.0973
Reply_Bank_Level_Parallism =       2.0383
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 14345 (inst/sec)
gpgpu_simulation_rate = 3079 (cycle/sec)
gpgpu_silicon_slowdown = 469957x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5545
gpu_sim_insn = 45896
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 18353
gpu_bytes_leidos_Desde_MemFetch = 32480
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.2770
gpu_tot_sim_cycle = 33256
gpu_tot_sim_insn = 175001
gpu_tot_ipc =       5.2622
gpu_tot_issued_cta = 32
gpu_occupancy = 17.3755% 
gpu_tot_occupancy = 7.7964% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0584
partiton_level_parallism_total  =       0.0305
partiton_level_parallism_util =       4.0500
partiton_level_parallism_util_total  =       2.5186
L2_BW  =       2.7056 GB/Sec
L2_BW_total  =       1.4132 GB/Sec
gpu_total_sim_rate=17500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 896
	L1D_total_cache_miss_rate = 0.6940
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 175001
gpgpu_n_tot_w_icount = 9417
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4261	W0_Idle:103676	W0_Scoreboard:74330	W1:2750	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5306
single_issue_nums: WS0:2384	WS1:2002	WS2:2820	WS3:2211	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 352 
max_icnt2mem_latency = 32 
maxmrqlatency = 33 
max_icnt2sh_latency = 9 
averagemflatency = 247 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:33 	96 	0 	0 	209 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1010 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	983 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569         0      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915         0      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110         0      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736         0      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816         0      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954         0      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940         0      5353         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  3.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  3.000000      -nan  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  2.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  3.000000  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  1.000000  8.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  2.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  1.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  1.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 354/72 = 4.916667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         3         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         0         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         9         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         2         8         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         3         9         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         8         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         2         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         1         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         2         1         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 18/8 = 2.25
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        335    none         622       634    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         568       708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         717       532    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         321       790       745    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        335    none         646       554    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        321    none         717       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        335    none         672       561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        335    none         602       573    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        335       338       646       822    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         632       697    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         622       820    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         325       623       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        335       328       650       505    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        325    none         553       708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         669       695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         336       670       758    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none         667    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none         624    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none         336       833    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none         325       837       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        334       337       738    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none         788    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none         834    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        325    none         696    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        336    none         735    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none         814       522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none         607       336    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none         719    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none         794    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        324       335       624    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none         712    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none         718    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        335         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335         0       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335         0       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335         0       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0       336       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        335         0       352         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        336         0       341       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0       352       196         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        335       335       352       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0       344         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0       351         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19520 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=146 dram_eff=0.08219
bk0: 1a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 19535 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19520 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19523 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005119
n_activity=93 dram_eff=0.1075
bk0: 0a 19535i bk1: 0a 19535i bk2: 9a 19516i bk3: 1a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 19535 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19523 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19518 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007679
n_activity=153 dram_eff=0.09804
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 7a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000768 
total_CMD = 19535 
util_bw = 15 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19489 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19518 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000768 
Either_Row_CoL_Bus_Util = 0.000870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19517 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007679
n_activity=175 dram_eff=0.08571
bk0: 0a 19535i bk1: 3a 19523i bk2: 8a 19516i bk3: 4a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000768 
total_CMD = 19535 
util_bw = 15 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19517 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000768 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19519 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006655
n_activity=150 dram_eff=0.08667
bk0: 1a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 4a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000665 
total_CMD = 19535 
util_bw = 13 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19479 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19519 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19517 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007679
n_activity=185 dram_eff=0.08108
bk0: 3a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 4a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000768 
total_CMD = 19535 
util_bw = 15 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19517 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000768 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19516 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000819
n_activity=198 dram_eff=0.08081
bk0: 1a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 7a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000819 
total_CMD = 19535 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19476 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19516 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000819 
Either_Row_CoL_Bus_Util = 0.000973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19520 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=146 dram_eff=0.08219
bk0: 1a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 19535 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19520 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19518 n_act=4 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006655
n_activity=149 dram_eff=0.08725
bk0: 1a 19523i bk1: 1a 19521i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692308
Row_Buffer_Locality_read = 0.692308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.206897
Bank_Level_Parallism_Col = 1.163636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163636 

BW Util details:
bwutil = 0.000665 
total_CMD = 19535 
util_bw = 13 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 19477 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19518 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 13 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000870 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19520 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006655
n_activity=132 dram_eff=0.09848
bk0: 0a 19535i bk1: 0a 19535i bk2: 9a 19516i bk3: 4a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000665 
total_CMD = 19535 
util_bw = 13 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19491 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19520 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000665 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19522 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005631
n_activity=106 dram_eff=0.1038
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000563 
total_CMD = 19535 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19522 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19520 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=146 dram_eff=0.08219
bk0: 0a 19535i bk1: 2a 19523i bk2: 8a 19516i bk3: 2a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 19535 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19520 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19513 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009214
n_activity=238 dram_eff=0.07563
bk0: 1a 19523i bk1: 3a 19522i bk2: 9a 19516i bk3: 5a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 19535 
util_bw = 18 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 19461 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19513 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000205 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00578449
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19521 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005631
n_activity=133 dram_eff=0.08271
bk0: 2a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 1a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000563 
total_CMD = 19535 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19481 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19521 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19522 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005631
n_activity=106 dram_eff=0.1038
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000563 
total_CMD = 19535 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19522 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0052214
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19520 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006143
n_activity=146 dram_eff=0.08219
bk0: 0a 19535i bk1: 1a 19523i bk2: 8a 19516i bk3: 3a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000614 
total_CMD = 19535 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19480 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19520 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19524 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=80 dram_eff=0.1125
bk0: 0a 19535i bk1: 1a 19523i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000461 
total_CMD = 19535 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19495 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19524 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19521 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005631
n_activity=133 dram_eff=0.08271
bk0: 0a 19535i bk1: 2a 19523i bk2: 8a 19516i bk3: 1a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000563 
total_CMD = 19535 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19481 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19521 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19522 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005119
n_activity=83 dram_eff=0.1205
bk0: 1a 19523i bk1: 1a 19522i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255814
Bank_Level_Parallism_Col = 1.219512
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219512 

BW Util details:
bwutil = 0.000512 
total_CMD = 19535 
util_bw = 10 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 19492 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19522 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19523 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005119
n_activity=93 dram_eff=0.1075
bk0: 2a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 19535 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19523 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19524 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=80 dram_eff=0.1125
bk0: 1a 19523i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000461 
total_CMD = 19535 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19495 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19524 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0041464
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19524 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=80 dram_eff=0.1125
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 1a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000461 
total_CMD = 19535 
util_bw = 9 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19495 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19524 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19523 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005119
n_activity=93 dram_eff=0.1075
bk0: 0a 19535i bk1: 0a 19535i bk2: 9a 19516i bk3: 1a 19523i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000512 
total_CMD = 19535 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 19494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19523 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19525 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=53 dram_eff=0.1698
bk0: 0a 19535i bk1: 0a 19535i bk2: 9a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000461 
total_CMD = 19535 
util_bw = 9 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19507 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19525 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19521 n_act=3 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005631
n_activity=133 dram_eff=0.08271
bk0: 2a 19523i bk1: 1a 19523i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000563 
total_CMD = 19535 
util_bw = 11 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 19481 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19521 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 11 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19525 n_act=1 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004607
n_activity=53 dram_eff=0.1698
bk0: 0a 19535i bk1: 0a 19535i bk2: 9a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000461 
total_CMD = 19535 
util_bw = 9 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19507 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19525 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 9 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00481188
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19535 n_nop=19526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004095
n_activity=40 dram_eff=0.2
bk0: 0a 19535i bk1: 0a 19535i bk2: 8a 19516i bk3: 0a 19535i bk4: 0a 19535i bk5: 0a 19535i bk6: 0a 19535i bk7: 0a 19535i bk8: 0a 19535i bk9: 0a 19535i bk10: 0a 19535i bk11: 0a 19535i bk12: 0a 19535i bk13: 0a 19535i bk14: 0a 19535i bk15: 0a 19535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 19535 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19508 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19535 
n_nop = 19526 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7, Miss = 4, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 11, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 18, Miss = 9, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14, Miss = 7, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 10, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 7, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 11, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10, Miss = 5, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21, Miss = 8, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13, Miss = 7, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 13, Miss = 6, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7, Miss = 4, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 9, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10, Miss = 5, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 24, Miss = 11, Miss_rate = 0.458, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 13, Miss = 7, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 10, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10, Miss = 3, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 21, Miss = 9, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7, Miss = 4, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 13, Miss = 8, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 19, Miss = 10, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 9, Miss = 4, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 18, Miss = 8, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 29, Miss = 9, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 27, Miss = 11, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 26, Miss = 9, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 29, Miss = 8, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 25, Miss = 10, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 20, Miss = 9, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 80, Miss = 9, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 28, Miss = 9, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 22, Miss = 11, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 23, Miss = 9, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.4276
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 33256
Req_Network_injected_packets_per_cycle =       0.0305 
Req_Network_conflicts_per_cycle =       0.0027
Req_Network_conflicts_per_cycle_util =       0.2208
Req_Bank_Level_Parallism =       2.5186
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 33256
Reply_Network_injected_packets_per_cycle =        0.0305
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.2938
Reply_Bank_Level_Parallism =       2.4052
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 17500 (inst/sec)
gpgpu_simulation_rate = 3325 (cycle/sec)
gpgpu_silicon_slowdown = 435187x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 10648
gpu_sim_insn = 51218
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 31087
gpu_bytes_leidos_Desde_MemFetch = 78912
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       4.8101
gpu_tot_sim_cycle = 43904
gpu_tot_sim_insn = 226219
gpu_tot_ipc =       5.1526
gpu_tot_issued_cta = 40
gpu_occupancy = 7.9514% 
gpu_tot_occupancy = 7.8684% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1363
partiton_level_parallism_total  =       0.0562
partiton_level_parallism_util =       1.3872
partiton_level_parallism_util_total  =       1.7019
L2_BW  =       6.3098 GB/Sec
L2_BW_total  =       2.6008 GB/Sec
gpu_total_sim_rate=16158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4185
	L1D_total_cache_misses = 2240
	L1D_total_cache_miss_rate = 0.5352
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 226219
gpgpu_n_tot_w_icount = 20551
gpgpu_n_stall_shd_mem = 49
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1322
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5845	W0_Idle:163670	W0_Scoreboard:167866	W1:10672	W2:925	W3:282	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:6537
single_issue_nums: WS0:6514	WS1:5343	WS2:4837	WS3:3857	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10576 {8:1322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52880 {40:1322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 352 
max_icnt2mem_latency = 32 
maxmrqlatency = 33 
max_icnt2sh_latency = 9 
averagemflatency = 224 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:102 	299 	5 	1 	223 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1812 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2461 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2431 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  7.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  3.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  2.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  8.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  1.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  1.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  5.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000  3.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  2.000000  2.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  5.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  6.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  1.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  6.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  5.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  4.000000  6.000000  9.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  5.000000  2.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan  6.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  2.000000  6.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  2.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  3.000000  7.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  1.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  5.000000  3.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  3.000000  9.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  2.000000  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 646/119 = 5.428571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         7         9        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         3        10         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         8        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         1        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         1         8        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         2         3         8        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         5        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         6         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         1         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         6        10        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         5         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         2         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         4         6         9         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         5         2         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         6         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         2         6         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         7         3         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         2         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         1        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         3         7         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         1        11         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         5         3        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         2         3         9         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         2         1        10         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 646
min_bank_accesses = 0!
chip skew: 30/12 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        320       321       983       869    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        425       322       842       955    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        336       325      1109      1046    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        428       317       957      1067    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        335       320       973      1089    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        356       334       974       981    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        418       335      1093       927    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        319       321      1000       762    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1354       322      1020       896    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        336       325       881       774    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        336    none         996       948    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        334       319       823       826    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        318       322      1045      1112    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        320       319       834       668    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        322       336       920       857    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         321       861       751    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        321       328      1487      1832    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        335       325      1086      1645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        325       325      1536    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        324       319      1299      1354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        319       326      1440       744    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none         318      1381      1274    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        325       326      1302      1832    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        317       321      1211    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        325       325      1396      1645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none         334      1239      2021    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        321       326      1127       897    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        344       335      1102    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        319       321      1271      2206    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        324       321      1131      1073    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        325       335      1103    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        334       326      1110    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        336       337       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        336       337       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        336       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335       335       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336       334       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335       335       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       338       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        338       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        336         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        334       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        339       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        336       338       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        337       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        335       336       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        335       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0       336       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        336       340       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        335       336       352       188         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        336       337       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0       334       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        336       348       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        350       335       352       196         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        336       335       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        335       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        335       335       344       189         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        334       336       351       187         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25756 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001163
n_activity=334 dram_eff=0.08982
bk0: 4a 25778i bk1: 7a 25777i bk2: 9a 25771i bk3: 10a 25776i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.001163 
total_CMD = 25790 
util_bw = 30 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 25703 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25756 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001163 
Either_Row_CoL_Bus_Util = 0.001318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00438154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25763 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008918
n_activity=279 dram_eff=0.08244
bk0: 2a 25777i bk1: 3a 25778i bk2: 10a 25771i bk3: 8a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.013514
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013514 

BW Util details:
bwutil = 0.000892 
total_CMD = 25790 
util_bw = 23 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25712 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25763 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00430399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25765 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008143
n_activity=248 dram_eff=0.08468
bk0: 1a 25778i bk1: 2a 25778i bk2: 9a 25771i bk3: 9a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151515
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000814 
total_CMD = 25790 
util_bw = 21 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 25724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25765 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000814 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25757 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=345 dram_eff=0.08406
bk0: 2a 25777i bk1: 8a 25778i bk2: 10a 25771i bk3: 9a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.025316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025316 

BW Util details:
bwutil = 0.001124 
total_CMD = 25790 
util_bw = 29 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 25707 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25757 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00442032
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25765 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008143
n_activity=272 dram_eff=0.07721
bk0: 1a 25778i bk1: 4a 25778i bk2: 8a 25771i bk3: 8a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000814 
total_CMD = 25790 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25714 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25765 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000814 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25760 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001008
n_activity=335 dram_eff=0.07761
bk0: 5a 25778i bk1: 1a 25778i bk2: 10a 25770i bk3: 10a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001008 
total_CMD = 25790 
util_bw = 26 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 25708 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25760 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25765 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008143
n_activity=286 dram_eff=0.07343
bk0: 2a 25778i bk1: 1a 25778i bk2: 8a 25771i bk3: 10a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000814 
total_CMD = 25790 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25714 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25765 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000814 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25760 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001008
n_activity=292 dram_eff=0.08904
bk0: 5a 25778i bk1: 5a 25776i bk2: 8a 25771i bk3: 8a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024691
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.001008 
total_CMD = 25790 
util_bw = 26 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25709 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25760 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00418767
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25762 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009306
n_activity=256 dram_eff=0.09375
bk0: 2a 25778i bk1: 3a 25776i bk2: 8a 25771i bk3: 11a 25777i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171429
Bank_Level_Parallism_Col = 1.134328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134328 

BW Util details:
bwutil = 0.000931 
total_CMD = 25790 
util_bw = 24 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 25720 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25762 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000931 
Either_Row_CoL_Bus_Util = 0.001086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25762 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009306
n_activity=299 dram_eff=0.08027
bk0: 2a 25777i bk1: 2a 25778i bk2: 10a 25771i bk3: 10a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000931 
total_CMD = 25790 
util_bw = 24 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 25710 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25762 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000931 
Either_Row_CoL_Bus_Util = 0.001086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00453664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25770 n_act=3 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006592
n_activity=211 dram_eff=0.08057
bk0: 1a 25778i bk1: 0a 25790i bk2: 8a 25771i bk3: 8a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000659 
total_CMD = 25790 
util_bw = 17 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25730 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25770 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 17 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25761 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009694
n_activity=308 dram_eff=0.08117
bk0: 1a 25778i bk1: 5a 25778i bk2: 10a 25771i bk3: 9a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000969 
total_CMD = 25790 
util_bw = 25 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25710 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25761 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.001124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25757 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=343 dram_eff=0.08455
bk0: 6a 25777i bk1: 6a 25777i bk2: 9a 25771i bk3: 8a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001124 
total_CMD = 25790 
util_bw = 29 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 25704 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25757 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00438154
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25762 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009306
n_activity=309 dram_eff=0.07767
bk0: 4a 25778i bk1: 4a 25778i bk2: 8a 25771i bk3: 8a 25777i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000931 
total_CMD = 25790 
util_bw = 24 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 25710 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25762 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000931 
Either_Row_CoL_Bus_Util = 0.001086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25764 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000853
n_activity=258 dram_eff=0.08527
bk0: 3a 25776i bk1: 1a 25778i bk2: 9a 25771i bk3: 9a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179104
Bank_Level_Parallism_Col = 1.140625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140625 

BW Util details:
bwutil = 0.000853 
total_CMD = 25790 
util_bw = 22 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 25723 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25764 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000853 
Either_Row_CoL_Bus_Util = 0.001008 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00395502
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25760 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001047
n_activity=292 dram_eff=0.09247
bk0: 0a 25790i bk1: 6a 25775i bk2: 10a 25771i bk3: 11a 25777i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001047 
total_CMD = 25790 
util_bw = 27 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25716 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25760 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.001047 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00418767
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25769 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006592
n_activity=175 dram_eff=0.09714
bk0: 3a 25778i bk1: 5a 25776i bk2: 8a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213115
Bank_Level_Parallism_Col = 1.206897
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206897 

BW Util details:
bwutil = 0.000659 
total_CMD = 25790 
util_bw = 17 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 25729 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25769 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.000814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00461419
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25771 n_act=4 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005816
n_activity=166 dram_eff=0.09036
bk0: 2a 25777i bk1: 2a 25778i bk2: 10a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075758
Bank_Level_Parallism_Col = 1.063492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063492 

BW Util details:
bwutil = 0.000582 
total_CMD = 25790 
util_bw = 15 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 25724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25771 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 15 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00449787
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25775 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004653
n_activity=133 dram_eff=0.09023
bk0: 2a 25778i bk1: 2a 25778i bk2: 8a 25771i bk3: 0a 25790i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.019608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019608 

BW Util details:
bwutil = 0.000465 
total_CMD = 25790 
util_bw = 12 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 25736 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25775 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00364482
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25765 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008143
n_activity=244 dram_eff=0.08607
bk0: 4a 25777i bk1: 6a 25778i bk2: 9a 25771i bk3: 2a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.000814 
total_CMD = 25790 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25714 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25765 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000814 
Either_Row_CoL_Bus_Util = 0.000969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00442032
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25767 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007367
n_activity=186 dram_eff=0.1022
bk0: 5a 25778i bk1: 2a 25777i bk2: 8a 25771i bk3: 4a 25776i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000737 
total_CMD = 25790 
util_bw = 19 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25767 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0038387
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25771 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006204
n_activity=169 dram_eff=0.09467
bk0: 0a 25790i bk1: 6a 25778i bk2: 9a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000620 
total_CMD = 25790 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25731 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25771 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25769 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006592
n_activity=195 dram_eff=0.08718
bk0: 2a 25778i bk1: 6a 25776i bk2: 8a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000659 
total_CMD = 25790 
util_bw = 17 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 25716 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25769 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.000814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00461419
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25769 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006979
n_activity=213 dram_eff=0.08451
bk0: 7a 25778i bk1: 3a 25778i bk2: 8a 25771i bk3: 0a 25790i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000698 
total_CMD = 25790 
util_bw = 18 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25729 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25769 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.000814 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25772 n_act=4 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005428
n_activity=199 dram_eff=0.07035
bk0: 2a 25778i bk1: 2a 25778i bk2: 9a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000543 
total_CMD = 25790 
util_bw = 14 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 25721 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25772 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 14 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00314075
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25775 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004653
n_activity=146 dram_eff=0.08219
bk0: 0a 25790i bk1: 1a 25778i bk2: 10a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 25790 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25735 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25775 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25766 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007755
n_activity=199 dram_eff=0.1005
bk0: 3a 25778i bk1: 7a 25774i bk2: 9a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179104
Bank_Level_Parallism_Col = 1.140625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140625 

BW Util details:
bwutil = 0.000775 
total_CMD = 25790 
util_bw = 20 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 25723 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25766 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000775 
Either_Row_CoL_Bus_Util = 0.000931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00476929
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25771 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006204
n_activity=122 dram_eff=0.1311
bk0: 4a 25773i bk1: 1a 25778i bk2: 11a 25771i bk3: 0a 25790i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000620 
total_CMD = 25790 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 25738 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25771 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00581621
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25767 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007367
n_activity=215 dram_eff=0.08837
bk0: 5a 25777i bk1: 3a 25778i bk2: 10a 25771i bk3: 1a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.044118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044118 

BW Util details:
bwutil = 0.000737 
total_CMD = 25790 
util_bw = 19 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 25718 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25767 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000892 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00364482
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25770 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006204
n_activity=212 dram_eff=0.07547
bk0: 2a 25778i bk1: 3a 25778i bk2: 9a 25771i bk3: 2a 25778i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014286
Bank_Level_Parallism_Col = 1.015152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015152 

BW Util details:
bwutil = 0.000620 
total_CMD = 25790 
util_bw = 16 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 25720 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25770 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000155 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000775 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25774 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005041
n_activity=150 dram_eff=0.08667
bk0: 2a 25778i bk1: 1a 25778i bk2: 10a 25771i bk3: 0a 25790i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000504 
total_CMD = 25790 
util_bw = 13 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25734 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25774 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00364482
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25790 n_nop=25775 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004653
n_activity=133 dram_eff=0.09023
bk0: 1a 25778i bk1: 2a 25778i bk2: 9a 25771i bk3: 0a 25790i bk4: 0a 25790i bk5: 0a 25790i bk6: 0a 25790i bk7: 0a 25790i bk8: 0a 25790i bk9: 0a 25790i bk10: 0a 25790i bk11: 0a 25790i bk12: 0a 25790i bk13: 0a 25790i bk14: 0a 25790i bk15: 0a 25790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 25790 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 25735 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25790 
n_nop = 25775 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00407135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 20, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 42, Miss = 18, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38, Miss = 18, Miss_rate = 0.474, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 39, Miss = 18, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 49, Miss = 20, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 50, Miss = 19, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 12, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 43, Miss = 16, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 50, Miss = 20, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 46, Miss = 18, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 18, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 44, Miss = 17, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 54, Miss = 20, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37, Miss = 16, Miss_rate = 0.432, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 40, Miss = 16, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 35, Miss = 13, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 37, Miss = 14, Miss_rate = 0.378, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 37, Miss = 17, Miss_rate = 0.459, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 38, Miss = 16, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 57, Miss = 22, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 27, Miss = 15, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 37, Miss = 15, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 39, Miss = 15, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33, Miss = 17, Miss_rate = 0.515, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 47, Miss = 21, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 55, Miss = 13, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 41, Miss = 10, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52, Miss = 11, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 48, Miss = 11, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 21, Miss = 18, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 49, Miss = 11, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 46, Miss = 15, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 55, Miss = 12, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 43, Miss = 13, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 13, Miss = 12, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 109, Miss = 13, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 25, Miss = 20, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 10, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 43, Miss = 13, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 14, Miss = 12, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 45, Miss = 11, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 40, Miss = 10, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2466
L2_total_cache_misses = 955
L2_total_cache_miss_rate = 0.3873
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1322
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2466
icnt_total_pkts_simt_to_mem=2466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2466
Req_Network_cycles = 43904
Req_Network_injected_packets_per_cycle =       0.0562 
Req_Network_conflicts_per_cycle =       0.0023
Req_Network_conflicts_per_cycle_util =       0.0683
Req_Bank_Level_Parallism =       1.7019
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 2466
Reply_Network_cycles = 43904
Reply_Network_injected_packets_per_cycle =        0.0562
Reply_Network_conflicts_per_cycle =        0.0034
Reply_Network_conflicts_per_cycle_util =       0.1002
Reply_Bank_Level_Parallism =       1.6473
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 16158 (inst/sec)
gpgpu_simulation_rate = 3136 (cycle/sec)
gpgpu_silicon_slowdown = 461415x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5628
gpu_sim_insn = 49816
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 36543
gpu_bytes_leidos_Desde_MemFetch = 98624
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.8515
gpu_tot_sim_cycle = 49532
gpu_tot_sim_insn = 276035
gpu_tot_ipc =       5.5729
gpu_tot_issued_cta = 48
gpu_occupancy = 22.4268% 
gpu_tot_occupancy = 8.6197% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1095
partiton_level_parallism_total  =       0.0622
partiton_level_parallism_util =       3.8987
partiton_level_parallism_util_total  =       1.9179
L2_BW  =       5.0681 GB/Sec
L2_BW_total  =       2.8811 GB/Sec
gpu_total_sim_rate=17252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4801
	L1D_total_cache_misses = 2620
	L1D_total_cache_miss_rate = 0.5457
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 276035
gpgpu_n_tot_w_icount = 24045
gpgpu_n_stall_shd_mem = 49
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1450
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 49
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7981	W0_Idle:171511	W0_Scoreboard:174039	W1:11002	W2:1375	W3:837	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:7823
single_issue_nums: WS0:7395	WS1:6209	WS2:5718	WS3:4723	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11600 {8:1450,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58000 {40:1450,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 352 
max_icnt2mem_latency = 84 
maxmrqlatency = 33 
max_icnt2sh_latency = 12 
averagemflatency = 222 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:102 	299 	5 	1 	223 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2428 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2831 	220 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2964 	107 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575         0      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  7.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  3.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  2.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  8.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  1.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  1.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  5.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000  3.000000  8.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  2.000000  2.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  5.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  6.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  4.000000  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  1.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  6.000000 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  5.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  2.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  4.000000  6.000000  9.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  5.000000  2.000000  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan  6.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  2.000000  6.000000  8.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  7.000000  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  2.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan  1.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  3.000000  7.000000  9.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  1.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  5.000000  3.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000  3.000000  9.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  2.000000  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 646/119 = 5.428571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         7         9        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         3        10         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         8        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         1        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         1         8        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         2         3         8        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         5        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         6         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         1         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         6        10        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         5         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         2         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         4         6         9         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         5         2         8         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         6         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         2         6         8         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         7         3         8         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         2         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         1        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         3         7         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         1        11         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         5         3        10         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         2         3         9         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         2         1        10         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 646
min_bank_accesses = 0!
chip skew: 30/12 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        320       321      1152      1025    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        425       322       979      1133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        336       325      1276      1219    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        428       317      1117      1250    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        335       320      1165      1284    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        356       334      1136      1142    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        418       335      1263      1064    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        319       321      1175       939    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1354       322      1213      1037    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        336       325      1026       919    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        336    none        1175      1133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        334       319       993      1019    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        318       322      1193      1277    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        320       319      1034       868    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        322       336      1092      1031    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         321      1022       898    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        321       328      1872      1832    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        335       325      1382      1645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        325       325      1919    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        324       319      1659      1354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        319       326      1827       744    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none         318      1737      1274    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        325       326      1665      1832    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        317       321      1579    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        325       325      1742      1645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none         334      1538      2021    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        321       326      1463       897    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        344       335      1409    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        319       321      1555      2206    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        324       321      1478      1073    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        325       335      1413    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        334       326      1457    none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        336       337       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        336       337       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        336       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335       335       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336       334       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335       335       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       338       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        335       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        338       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        336         0       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        334       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        339       336       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        336       338       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        337       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        335       336       344       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        335       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0       336       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        336       340       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        335       336       352       188         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        336       337       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0       334       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        336       348       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        350       335       352       255         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        336       335       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        335       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        335       335       344       189         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        334       336       351       187         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29062 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001031
n_activity=334 dram_eff=0.08982
bk0: 4a 29084i bk1: 7a 29083i bk2: 9a 29077i bk3: 10a 29082i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.012048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012048 

BW Util details:
bwutil = 0.001031 
total_CMD = 29096 
util_bw = 30 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 29009 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29062 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.001031 
Either_Row_CoL_Bus_Util = 0.001169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0038837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29069 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007905
n_activity=279 dram_eff=0.08244
bk0: 2a 29083i bk1: 3a 29084i bk2: 10a 29077i bk3: 8a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.013514
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013514 

BW Util details:
bwutil = 0.000790 
total_CMD = 29096 
util_bw = 23 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29018 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29069 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000790 
Either_Row_CoL_Bus_Util = 0.000928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00381496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29071 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007217
n_activity=248 dram_eff=0.08468
bk0: 1a 29084i bk1: 2a 29084i bk2: 9a 29077i bk3: 9a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151515
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000722 
total_CMD = 29096 
util_bw = 21 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 29030 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29071 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000859 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29063 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009967
n_activity=345 dram_eff=0.08406
bk0: 2a 29083i bk1: 8a 29084i bk2: 10a 29077i bk3: 9a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024096
Bank_Level_Parallism_Col = 1.025316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025316 

BW Util details:
bwutil = 0.000997 
total_CMD = 29096 
util_bw = 29 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 29013 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29063 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00391806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29071 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007217
n_activity=272 dram_eff=0.07721
bk0: 1a 29084i bk1: 4a 29084i bk2: 8a 29077i bk3: 8a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000722 
total_CMD = 29096 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29020 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29071 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000859 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29066 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008936
n_activity=335 dram_eff=0.07761
bk0: 5a 29084i bk1: 1a 29084i bk2: 10a 29076i bk3: 10a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000894 
total_CMD = 29096 
util_bw = 26 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 29014 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29066 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.001031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29071 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007217
n_activity=286 dram_eff=0.07343
bk0: 2a 29084i bk1: 1a 29084i bk2: 8a 29077i bk3: 10a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000722 
total_CMD = 29096 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29020 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29071 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000859 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29066 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008936
n_activity=292 dram_eff=0.08904
bk0: 5a 29084i bk1: 5a 29082i bk2: 8a 29077i bk3: 8a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024691
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000894 
total_CMD = 29096 
util_bw = 26 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29015 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29066 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.001031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00371185
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29068 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008249
n_activity=256 dram_eff=0.09375
bk0: 2a 29084i bk1: 3a 29082i bk2: 8a 29077i bk3: 11a 29083i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171429
Bank_Level_Parallism_Col = 1.134328
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134328 

BW Util details:
bwutil = 0.000825 
total_CMD = 29096 
util_bw = 24 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 29026 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29068 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29068 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008249
n_activity=299 dram_eff=0.08027
bk0: 2a 29083i bk1: 2a 29084i bk2: 10a 29077i bk3: 10a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 29096 
util_bw = 24 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 29016 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29068 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00402117
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29076 n_act=3 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005843
n_activity=211 dram_eff=0.08057
bk0: 1a 29084i bk1: 0a 29096i bk2: 8a 29077i bk3: 8a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000584 
total_CMD = 29096 
util_bw = 17 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29036 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29076 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 17 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29067 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008592
n_activity=308 dram_eff=0.08117
bk0: 1a 29084i bk1: 5a 29084i bk2: 10a 29077i bk3: 9a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000859 
total_CMD = 29096 
util_bw = 25 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29016 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29067 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.000997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29063 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009967
n_activity=343 dram_eff=0.08455
bk0: 6a 29083i bk1: 6a 29083i bk2: 9a 29077i bk3: 8a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000997 
total_CMD = 29096 
util_bw = 29 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 29010 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29063 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0038837
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29068 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008249
n_activity=309 dram_eff=0.07767
bk0: 4a 29084i bk1: 4a 29084i bk2: 8a 29077i bk3: 8a 29083i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 29096 
util_bw = 24 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 29016 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29068 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29070 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007561
n_activity=258 dram_eff=0.08527
bk0: 3a 29082i bk1: 1a 29084i bk2: 9a 29077i bk3: 9a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179104
Bank_Level_Parallism_Col = 1.140625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140625 

BW Util details:
bwutil = 0.000756 
total_CMD = 29096 
util_bw = 22 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 29029 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29070 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000756 
Either_Row_CoL_Bus_Util = 0.000894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00350564
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29066 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000928
n_activity=292 dram_eff=0.09247
bk0: 0a 29096i bk1: 6a 29081i bk2: 10a 29077i bk3: 11a 29083i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000928 
total_CMD = 29096 
util_bw = 27 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29022 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29066 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000928 
Either_Row_CoL_Bus_Util = 0.001031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00371185
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29075 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005843
n_activity=175 dram_eff=0.09714
bk0: 3a 29084i bk1: 5a 29082i bk2: 8a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213115
Bank_Level_Parallism_Col = 1.206897
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206897 

BW Util details:
bwutil = 0.000584 
total_CMD = 29096 
util_bw = 17 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 29035 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29075 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00408991
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29077 n_act=4 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005155
n_activity=166 dram_eff=0.09036
bk0: 2a 29083i bk1: 2a 29084i bk2: 10a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.733333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075758
Bank_Level_Parallism_Col = 1.063492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063492 

BW Util details:
bwutil = 0.000516 
total_CMD = 29096 
util_bw = 15 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 29030 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29077 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 15 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0039868
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29081 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004124
n_activity=133 dram_eff=0.09023
bk0: 2a 29084i bk1: 2a 29084i bk2: 8a 29077i bk3: 0a 29096i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.019608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019608 

BW Util details:
bwutil = 0.000412 
total_CMD = 29096 
util_bw = 12 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 29042 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29081 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00323068
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29071 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007217
n_activity=244 dram_eff=0.08607
bk0: 4a 29083i bk1: 6a 29084i bk2: 9a 29077i bk3: 2a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013158
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.000722 
total_CMD = 29096 
util_bw = 21 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29020 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29071 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000722 
Either_Row_CoL_Bus_Util = 0.000859 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00391806
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29073 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000653
n_activity=186 dram_eff=0.1022
bk0: 5a 29084i bk1: 2a 29083i bk2: 8a 29077i bk3: 4a 29082i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.000653 
total_CMD = 29096 
util_bw = 19 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29030 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29073 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00340253
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29077 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005499
n_activity=169 dram_eff=0.09467
bk0: 0a 29096i bk1: 6a 29084i bk2: 9a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000550 
total_CMD = 29096 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29037 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29077 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29075 n_act=4 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005843
n_activity=195 dram_eff=0.08718
bk0: 2a 29084i bk1: 6a 29082i bk2: 8a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000584 
total_CMD = 29096 
util_bw = 17 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 29022 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29075 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 17 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00408991
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29075 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006186
n_activity=213 dram_eff=0.08451
bk0: 7a 29084i bk1: 3a 29084i bk2: 8a 29077i bk3: 0a 29096i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000619 
total_CMD = 29096 
util_bw = 18 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29035 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29075 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29078 n_act=4 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004812
n_activity=199 dram_eff=0.07035
bk0: 2a 29084i bk1: 2a 29084i bk2: 9a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000481 
total_CMD = 29096 
util_bw = 14 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 29027 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29078 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 14 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00278389
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29081 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004124
n_activity=146 dram_eff=0.08219
bk0: 0a 29096i bk1: 1a 29084i bk2: 10a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 29096 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29041 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29081 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29072 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006874
n_activity=199 dram_eff=0.1005
bk0: 3a 29084i bk1: 7a 29080i bk2: 9a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179104
Bank_Level_Parallism_Col = 1.140625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140625 

BW Util details:
bwutil = 0.000687 
total_CMD = 29096 
util_bw = 20 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 29029 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29072 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00422739
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29077 n_act=3 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005499
n_activity=122 dram_eff=0.1311
bk0: 4a 29079i bk1: 1a 29084i bk2: 11a 29077i bk3: 0a 29096i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000550 
total_CMD = 29096 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 29044 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29077 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 16 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00515535
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29073 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000653
n_activity=215 dram_eff=0.08837
bk0: 5a 29083i bk1: 3a 29084i bk2: 10a 29077i bk3: 1a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.044118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044118 

BW Util details:
bwutil = 0.000653 
total_CMD = 29096 
util_bw = 19 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 29024 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29073 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00323068
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29076 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005499
n_activity=212 dram_eff=0.07547
bk0: 2a 29084i bk1: 3a 29084i bk2: 9a 29077i bk3: 2a 29084i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014286
Bank_Level_Parallism_Col = 1.015152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015152 

BW Util details:
bwutil = 0.000550 
total_CMD = 29096 
util_bw = 16 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 29026 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29076 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000137 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29080 n_act=3 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004468
n_activity=150 dram_eff=0.08667
bk0: 2a 29084i bk1: 1a 29084i bk2: 10a 29077i bk3: 0a 29096i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000447 
total_CMD = 29096 
util_bw = 13 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29040 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29080 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 13 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00323068
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29096 n_nop=29081 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004124
n_activity=133 dram_eff=0.09023
bk0: 1a 29084i bk1: 2a 29084i bk2: 9a 29077i bk3: 0a 29096i bk4: 0a 29096i bk5: 0a 29096i bk6: 0a 29096i bk7: 0a 29096i bk8: 0a 29096i bk9: 0a 29096i bk10: 0a 29096i bk11: 0a 29096i bk12: 0a 29096i bk13: 0a 29096i bk14: 0a 29096i bk15: 0a 29096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000412 
total_CMD = 29096 
util_bw = 12 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 29041 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29096 
n_nop = 29081 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000103 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00360874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 20, Miss_rate = 0.357, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 50, Miss = 18, Miss_rate = 0.360, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 45, Miss = 18, Miss_rate = 0.400, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 46, Miss = 18, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 16, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 53, Miss = 15, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 57, Miss = 20, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 58, Miss = 19, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 46, Miss = 12, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 51, Miss = 16, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 58, Miss = 20, Miss_rate = 0.345, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 18, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 45, Miss = 14, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 55, Miss = 16, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 18, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 47, Miss = 18, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52, Miss = 17, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 62, Miss = 20, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 44, Miss = 16, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 47, Miss = 16, Miss_rate = 0.340, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 42, Miss = 13, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 44, Miss = 14, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 45, Miss = 17, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 46, Miss = 16, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 22, Miss_rate = 0.344, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 47, Miss = 14, Miss_rate = 0.298, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 35, Miss = 15, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 41, Miss = 14, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 47, Miss = 15, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 41, Miss = 17, Miss_rate = 0.415, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 55, Miss = 21, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 71, Miss = 13, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 10, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17, Miss = 13, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 68, Miss = 11, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 11, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 21, Miss = 18, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 70, Miss = 13, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 69, Miss = 13, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17, Miss = 14, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 11, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 61, Miss = 15, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 71, Miss = 12, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 58, Miss = 13, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 13, Miss = 12, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 247, Miss = 13, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 25, Miss = 20, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 69, Miss = 10, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 19, Miss = 14, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 59, Miss = 13, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 14, Miss = 12, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 61, Miss = 11, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 10, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3082
L2_total_cache_misses = 955
L2_total_cache_miss_rate = 0.3099
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1323
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3082
icnt_total_pkts_simt_to_mem=3082
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3082
Req_Network_cycles = 49532
Req_Network_injected_packets_per_cycle =       0.0622 
Req_Network_conflicts_per_cycle =       0.0122
Req_Network_conflicts_per_cycle_util =       0.3752
Req_Bank_Level_Parallism =       1.9179
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0020
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 3082
Reply_Network_cycles = 49532
Reply_Network_injected_packets_per_cycle =        0.0622
Reply_Network_conflicts_per_cycle =        0.0072
Reply_Network_conflicts_per_cycle_util =       0.2137
Reply_Bank_Level_Parallism =       1.8555
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 17252 (inst/sec)
gpgpu_simulation_rate = 3095 (cycle/sec)
gpgpu_silicon_slowdown = 467528x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 10546
gpu_sim_insn = 96707
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 86345
gpu_bytes_leidos_Desde_MemFetch = 286976
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       9.1700
gpu_tot_sim_cycle = 60078
gpu_tot_sim_insn = 372742
gpu_tot_ipc =       6.2043
gpu_tot_issued_cta = 56
gpu_occupancy = 18.3418% 
gpu_tot_occupancy = 11.6021% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5581
partiton_level_parallism_total  =       0.1493
partiton_level_parallism_util =       2.2534
partiton_level_parallism_util_total  =       2.1256
L2_BW  =      25.8435 GB/Sec
L2_BW_total  =       6.9119 GB/Sec
gpu_total_sim_rate=19618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18718
	L1D_total_cache_misses = 6848
	L1D_total_cache_miss_rate = 0.3659
	L1D_total_cache_pending_hits = 118
	L1D_total_cache_reservation_fails = 86
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 372742
gpgpu_n_tot_w_icount = 53468
gpgpu_n_stall_shd_mem = 1807
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3592
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12921	W0_Idle:192313	W0_Scoreboard:286267	W1:22054	W2:8494	W3:5903	W4:2640	W5:1108	W6:284	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:8981
single_issue_nums: WS0:14796	WS1:13172	WS2:13215	WS3:12285	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28736 {8:3592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215040 {40:5376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143680 {40:3592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
maxmflatency = 365 
max_icnt2mem_latency = 84 
maxmrqlatency = 33 
max_icnt2sh_latency = 12 
averagemflatency = 214 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:346 	1023 	70 	6 	242 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7252 	1716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8484 	453 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8618 	337 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 18.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000 15.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 16.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 21.000000 17.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 20.000000 11.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 13.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  7.000000 14.000000 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 13.000000 10.000000 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 17.000000 17.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 13.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 17.000000 14.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 13.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 23.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 13.000000 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 22.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 12.000000 18.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 20.000000 18.000000 15.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 17.000000 16.000000 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 19.000000 18.000000 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 15.000000 17.000000 12.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 19.000000 20.000000 15.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 22.000000 18.000000 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 23.000000 10.000000 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 20.000000 17.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 15.000000 17.000000 12.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000 19.000000 12.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 15.000000 18.000000 15.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 20.000000 13.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 16.000000 15.000000 13.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 19.000000 18.000000 12.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  9.000000 19.000000 11.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1703/128 = 13.304688
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        18        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        15        14        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        16        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        21        17        12        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        20        11        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        13        14        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         7        14        11        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12        13        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        13        10        12        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        17        17        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        19        13        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        17        14        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        13        12        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        23        11        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        18        13        11        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        15        22        13        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        12        18        12         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        18        15         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        17        16        13         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        19        18        13         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        15        17        12         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        19        20        15         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        22        18        10         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        23        10        11         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        17        12         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        15        17        12         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        19        12         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        15        18        15         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        20        13         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        15        13         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        19        18        12         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         9        19        11         3         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1703
min_bank_accesses = 0!
chip skew: 64/42 = 1.52
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        373       320      1727      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        399       324      1413      1831    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        445       319      1431      2250    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        348       319      1691      2147    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        345       327      1669      2228    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        380       322      1538      2179    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        511       334      1825      2193    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        366       336      1469      1838    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3798       344      1621      1784    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        345       342      1681      2180    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        360       322      1465      2295    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        380       320      1666      2285    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        375       323      1583      2553    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        334       319      1888      2090    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        360       324      1582      1967    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        375       320      1410      1900    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        320       327      2942      1445    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        323       321      2585      2388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        335       324      2971      2014    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        320       321      2987      1177    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        334       332      3239      1044    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        333       328      2775      1708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        329       321      3787      1292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        328       339      3240      2008    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        323       321      3504      1633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        327       322      3173      1708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        328       346      3201      2134    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        341       323      2827     22352    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        318       321      3285      1707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        327       336      2991      1664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        321       332      3606      1606    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        323       321      3219      2824    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        338       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        336       340       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        336       337       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        336       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335       335       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336       334       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335       335       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       338       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        343       339       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        338       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        336       351       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        345       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       342       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335       338       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        339       342       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        349       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        336       346       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        338       337       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        336       344       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        335       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        365       336       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        336       340       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        337       336       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        344       340       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        362       339       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        353       348       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        350       342       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        336       343       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        348       345       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        337       338       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        335       341       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=497 dram_eff=0.1147
bk0: 15a 35273i bk1: 18a 35274i bk2: 12a 35271i bk3: 12a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060870
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060870 

BW Util details:
bwutil = 0.001615 
total_CMD = 35291 
util_bw = 57 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 35172 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35230 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001615 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00323029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35233 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00153
n_activity=458 dram_eff=0.1179
bk0: 10a 35276i bk1: 15a 35271i bk2: 14a 35270i bk3: 15a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.053097
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053097 

BW Util details:
bwutil = 0.001530 
total_CMD = 35291 
util_bw = 54 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 35174 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35233 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001530 
Either_Row_CoL_Bus_Util = 0.001643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00362699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35236 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001445
n_activity=415 dram_eff=0.1229
bk0: 9a 35277i bk1: 16a 35274i bk2: 14a 35269i bk3: 12a 35276i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101852
Bank_Level_Parallism_Col = 1.095238
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095238 

BW Util details:
bwutil = 0.001445 
total_CMD = 35291 
util_bw = 51 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 35183 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35236 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001445 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00311694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35224 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001785
n_activity=551 dram_eff=0.1143
bk0: 21a 35270i bk1: 17a 35274i bk2: 12a 35271i bk3: 13a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038760
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.001785 
total_CMD = 35291 
util_bw = 63 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 35162 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35224 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001785 
Either_Row_CoL_Bus_Util = 0.001899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00365532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=477 dram_eff=0.1195
bk0: 14a 35276i bk1: 20a 35271i bk2: 11a 35271i bk3: 12a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041322
Bank_Level_Parallism_Col = 1.042735
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042735 

BW Util details:
bwutil = 0.001615 
total_CMD = 35291 
util_bw = 57 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35170 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35230 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001615 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00291859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35235 n_act=4 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001473
n_activity=533 dram_eff=0.09756
bk0: 12a 35279i bk1: 13a 35273i bk2: 14a 35269i bk3: 13a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008621
Bank_Level_Parallism_Col = 1.008929
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008929 

BW Util details:
bwutil = 0.001473 
total_CMD = 35291 
util_bw = 52 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35175 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35235 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001473 
Either_Row_CoL_Bus_Util = 0.001587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00311694
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35242 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=447 dram_eff=0.1007
bk0: 7a 35278i bk1: 14a 35276i bk2: 11a 35271i bk3: 13a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001275 
total_CMD = 35291 
util_bw = 45 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 35185 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35242 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00289026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=480 dram_eff=0.1042
bk0: 12a 35278i bk1: 12a 35274i bk2: 13a 35271i bk3: 13a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018018
Bank_Level_Parallism_Col = 1.018692
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018692 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 35180 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00314528
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=406 dram_eff=0.1232
bk0: 13a 35275i bk1: 10a 35273i bk2: 12a 35272i bk3: 15a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.134021
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134021 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 35191 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308861
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35229 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001643
n_activity=509 dram_eff=0.1139
bk0: 17a 35275i bk1: 17a 35276i bk2: 12a 35272i bk3: 12a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008333
Bank_Level_Parallism_Col = 1.008621
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008621 

BW Util details:
bwutil = 0.001643 
total_CMD = 35291 
util_bw = 58 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 35171 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35229 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001643 
Either_Row_CoL_Bus_Util = 0.001757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00337196
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35229 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001643
n_activity=533 dram_eff=0.1088
bk0: 19a 35276i bk1: 13a 35276i bk2: 14a 35269i bk3: 12a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.053097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053097 

BW Util details:
bwutil = 0.001643 
total_CMD = 35291 
util_bw = 58 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 35174 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35229 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001643 
Either_Row_CoL_Bus_Util = 0.001757 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00351364
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35232 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001558
n_activity=494 dram_eff=0.1113
bk0: 17a 35273i bk1: 14a 35277i bk2: 12a 35272i bk3: 12a 35279i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.001558 
total_CMD = 35291 
util_bw = 55 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 35175 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35232 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001558 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00306027
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=468 dram_eff=0.1068
bk0: 14a 35274i bk1: 13a 35275i bk2: 12a 35271i bk3: 11a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027273
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027273 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35177 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00334363
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=515 dram_eff=0.1087
bk0: 12a 35279i bk1: 23a 35270i bk2: 11a 35271i bk3: 10a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016667
Bank_Level_Parallism_Col = 1.017241
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017241 

BW Util details:
bwutil = 0.001587 
total_CMD = 35291 
util_bw = 56 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35171 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35231 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001587 
Either_Row_CoL_Bus_Util = 0.001700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308861
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35232 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001558
n_activity=482 dram_eff=0.1141
bk0: 18a 35276i bk1: 13a 35275i bk2: 11a 35272i bk3: 13a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122642
Bank_Level_Parallism_Col = 1.097087
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097087 

BW Util details:
bwutil = 0.001558 
total_CMD = 35291 
util_bw = 55 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35185 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35232 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001558 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00297526
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35223 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001813
n_activity=518 dram_eff=0.1236
bk0: 15a 35275i bk1: 22a 35271i bk2: 13a 35272i bk3: 14a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047244
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001813 
total_CMD = 35291 
util_bw = 64 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 35164 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35223 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001813 
Either_Row_CoL_Bus_Util = 0.001927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00399535
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35239 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00136
n_activity=378 dram_eff=0.127
bk0: 12a 35279i bk1: 18a 35269i bk2: 12a 35271i bk3: 6a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148515
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.001360 
total_CMD = 35291 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 35190 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35239 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001360 
Either_Row_CoL_Bus_Util = 0.001473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00376867
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=399 dram_eff=0.1429
bk0: 20a 35272i bk1: 18a 35275i bk2: 15a 35269i bk3: 4a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094017
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.001615 
total_CMD = 35291 
util_bw = 57 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 35174 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35230 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001615 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00362699
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=344 dram_eff=0.1453
bk0: 17a 35273i bk1: 16a 35272i bk2: 13a 35270i bk3: 4a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089286
Bank_Level_Parallism_Col = 1.092593
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092593 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 35179 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00362699
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35230 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001615
n_activity=473 dram_eff=0.1205
bk0: 19a 35275i bk1: 18a 35275i bk2: 13a 35270i bk3: 7a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.017544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.001615 
total_CMD = 35291 
util_bw = 57 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 35169 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35230 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001615 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00334363
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35236 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001445
n_activity=344 dram_eff=0.1483
bk0: 15a 35276i bk1: 17a 35276i bk2: 12a 35271i bk3: 7a 35276i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.099010
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099010 

BW Util details:
bwutil = 0.001445 
total_CMD = 35291 
util_bw = 51 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 35187 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35236 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001445 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00294693
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35228 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=423 dram_eff=0.1395
bk0: 19a 35269i bk1: 20a 35275i bk2: 15a 35271i bk3: 5a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031746
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.001672 
total_CMD = 35291 
util_bw = 59 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 35165 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35228 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.001785 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0060922
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35231 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001587
n_activity=412 dram_eff=0.1359
bk0: 22a 35273i bk1: 18a 35273i bk2: 10a 35271i bk3: 6a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008000
Bank_Level_Parallism_Col = 1.008264
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008264 

BW Util details:
bwutil = 0.001587 
total_CMD = 35291 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 35166 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35231 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001587 
Either_Row_CoL_Bus_Util = 0.001700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0034003
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35239 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00136
n_activity=395 dram_eff=0.1215
bk0: 23a 35271i bk1: 10a 35279i bk2: 11a 35271i bk3: 4a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.001360 
total_CMD = 35291 
util_bw = 48 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35179 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35239 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001360 
Either_Row_CoL_Bus_Util = 0.001473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00320195
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35234 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001502
n_activity=443 dram_eff=0.1196
bk0: 20a 35269i bk1: 17a 35274i bk2: 12a 35272i bk3: 4a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068966
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.001502 
total_CMD = 35291 
util_bw = 53 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 35175 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35234 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001502 
Either_Row_CoL_Bus_Util = 0.001615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00243688
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35238 n_act=4 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=410 dram_eff=0.1195
bk0: 15a 35274i bk1: 17a 35273i bk2: 12a 35272i bk3: 5a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918367
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.001388 
total_CMD = 35291 
util_bw = 49 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 35179 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35238 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 49 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001388 
Either_Row_CoL_Bus_Util = 0.001502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0041087
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=413 dram_eff=0.1211
bk0: 16a 35273i bk1: 19a 35270i bk2: 12a 35272i bk3: 3a 35279i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153846
Bank_Level_Parallism_Col = 1.128713
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128713 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 35187 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00385367
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=371 dram_eff=0.1348
bk0: 15a 35274i bk1: 18a 35274i bk2: 15a 35270i bk3: 2a 35279i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.099010
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099010 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 35187 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00427871
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35233 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00153
n_activity=429 dram_eff=0.1259
bk0: 16a 35274i bk1: 20a 35274i bk2: 13a 35271i bk3: 5a 35277i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.035088
Bank_Level_Parallism_Ready = 1.018519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035088 

BW Util details:
bwutil = 0.001530 
total_CMD = 35291 
util_bw = 54 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 35173 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35233 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001530 
Either_Row_CoL_Bus_Util = 0.001643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00272024
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35237 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001417
n_activity=422 dram_eff=0.1185
bk0: 16a 35273i bk1: 15a 35276i bk2: 13a 35270i bk3: 6a 35278i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063636
Bank_Level_Parallism_Col = 1.066038
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066038 

BW Util details:
bwutil = 0.001417 
total_CMD = 35291 
util_bw = 50 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 35181 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35237 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001417 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00323029
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35233 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00153
n_activity=408 dram_eff=0.1324
bk0: 19a 35276i bk1: 18a 35274i bk2: 12a 35272i bk3: 5a 35276i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.026549
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026549 

BW Util details:
bwutil = 0.001530 
total_CMD = 35291 
util_bw = 54 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 35174 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35233 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001530 
Either_Row_CoL_Bus_Util = 0.001643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00351364
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35291 n_nop=35245 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00119
n_activity=358 dram_eff=0.1173
bk0: 9a 35276i bk1: 19a 35273i bk2: 11a 35272i bk3: 3a 35279i bk4: 0a 35291i bk5: 0a 35291i bk6: 0a 35291i bk7: 0a 35291i bk8: 0a 35291i bk9: 0a 35291i bk10: 0a 35291i bk11: 0a 35291i bk12: 0a 35291i bk13: 0a 35291i bk14: 0a 35291i bk15: 0a 35291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060000
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001190 
total_CMD = 35291 
util_bw = 42 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 35191 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35291 
n_nop = 35245 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.001190 
Either_Row_CoL_Bus_Util = 0.001303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00297526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 157, Miss = 37, Miss_rate = 0.236, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 119, Miss = 39, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 104, Miss = 34, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 159, Miss = 41, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 103, Miss = 31, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 164, Miss = 45, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 114, Miss = 37, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 149, Miss = 35, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 111, Miss = 39, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 164, Miss = 39, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 109, Miss = 32, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 34, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 118, Miss = 32, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 138, Miss = 37, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 99, Miss = 31, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 155, Miss = 37, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 335, Miss = 33, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 157, Miss = 40, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 108, Miss = 34, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 42, Miss_rate = 0.264, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 34, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 155, Miss = 35, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 38, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 37, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 105, Miss = 31, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 148, Miss = 38, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 34, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 145, Miss = 41, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 101, Miss = 34, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 144, Miss = 41, Miss_rate = 0.285, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 115, Miss = 42, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 24, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 110, Miss = 53, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 170, Miss = 20, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 90, Miss = 41, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 179, Miss = 26, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 96, Miss = 51, Miss_rate = 0.531, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 175, Miss = 24, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 85, Miss = 40, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 180, Miss = 28, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 108, Miss = 45, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 183, Miss = 30, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 92, Miss = 44, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 179, Miss = 28, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 89, Miss = 35, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 166, Miss = 29, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 93, Miss = 43, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 190, Miss = 27, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 98, Miss = 43, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 168, Miss = 22, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 92, Miss = 42, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 171, Miss = 24, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 102, Miss = 42, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 368, Miss = 24, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 103, Miss = 42, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 192, Miss = 29, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 99, Miss = 39, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 178, Miss = 27, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 103, Miss = 43, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 194, Miss = 28, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 80, Miss = 34, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 170, Miss = 24, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8968
L2_total_cache_misses = 2263
L2_total_cache_miss_rate = 0.2523
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8968
icnt_total_pkts_simt_to_mem=8968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8968
Req_Network_cycles = 60078
Req_Network_injected_packets_per_cycle =       0.1493 
Req_Network_conflicts_per_cycle =       0.0126
Req_Network_conflicts_per_cycle_util =       0.1792
Req_Bank_Level_Parallism =       2.1256
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0023

Reply_Network_injected_packets_num = 8968
Reply_Network_cycles = 60078
Reply_Network_injected_packets_per_cycle =        0.1493
Reply_Network_conflicts_per_cycle =        0.0215
Reply_Network_conflicts_per_cycle_util =       0.2951
Reply_Bank_Level_Parallism =       2.0531
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 19618 (inst/sec)
gpgpu_simulation_rate = 3162 (cycle/sec)
gpgpu_silicon_slowdown = 457621x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5630
gpu_sim_insn = 65440
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 96265
gpu_bytes_leidos_Desde_MemFetch = 307456
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =      11.6234
gpu_tot_sim_cycle = 65708
gpu_tot_sim_insn = 438182
gpu_tot_ipc =       6.6686
gpu_tot_issued_cta = 64
gpu_occupancy = 22.7782% 
gpu_tot_occupancy = 11.9952% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1137
partiton_level_parallism_total  =       0.1462
partiton_level_parallism_util =       3.7209
partiton_level_parallism_util_total  =       2.1881
L2_BW  =       5.2637 GB/Sec
L2_BW_total  =       6.7707 GB/Sec
gpu_total_sim_rate=20865

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 19358
	L1D_total_cache_misses = 7240
	L1D_total_cache_miss_rate = 0.3740
	L1D_total_cache_pending_hits = 118
	L1D_total_cache_reservation_fails = 86
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2083
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 117
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 86
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 438182
gpgpu_n_tot_w_icount = 57052
gpgpu_n_stall_shd_mem = 1807
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3720
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15347	W0_Idle:200198	W0_Scoreboard:292388	W1:22054	W2:8494	W3:5903	W4:2640	W5:1108	W6:299	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:10261
single_issue_nums: WS0:15692	WS1:14068	WS2:14111	WS3:13181	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29760 {8:3720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 235520 {40:5888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148800 {40:3720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47104 {8:5888,}
maxmflatency = 365 
max_icnt2mem_latency = 85 
maxmrqlatency = 33 
max_icnt2sh_latency = 12 
averagemflatency = 214 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:346 	1023 	70 	6 	242 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7892 	1716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8869 	644 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9179 	409 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 15.000000 18.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000 15.000000 14.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  9.000000 16.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 21.000000 17.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 20.000000 11.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 13.000000 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  7.000000 14.000000 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 13.000000 10.000000 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 17.000000 17.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 19.000000 13.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 17.000000 14.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 13.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 23.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 13.000000 11.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 22.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 12.000000 18.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 20.000000 18.000000 15.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 17.000000 16.000000 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 19.000000 18.000000 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 15.000000 17.000000 12.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 19.000000 20.000000 15.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 22.000000 18.000000 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 23.000000 10.000000 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 20.000000 17.000000 12.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 15.000000 17.000000 12.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000 19.000000 12.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 15.000000 18.000000 15.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 20.000000 13.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 16.000000 15.000000 13.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 19.000000 18.000000 12.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  9.000000 19.000000 11.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1703/128 = 13.304688
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        18        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        15        14        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         9        16        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        21        17        12        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        20        11        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        13        14        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         7        14        11        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12        13        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        13        10        12        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        17        17        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        19        13        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        17        14        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        13        12        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        23        11        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        18        13        11        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        15        22        13        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        12        18        12         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        18        15         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        17        16        13         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        19        18        13         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        15        17        12         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        19        20        15         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        22        18        10         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        23        10        11         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        17        12         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        15        17        12         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        19        12         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        15        18        15         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        20        13         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        15        13         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        19        18        12         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         9        19        11         3         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1703
min_bank_accesses = 0!
chip skew: 64/42 = 1.52
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        373       320      1858      2428    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        399       324      1529      1945    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        445       319      1539      2379    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        348       319      1822      2276    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        345       327      1808      2360    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        380       322      1652      2300    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        511       334      1964      2313    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        366       336      1589      1957    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3798       344      1752      1890    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        345       342      1815      2318    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        360       322      1577      2425    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        380       320      1807      2430    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        375       323      1712      2700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        334       319      2031      2256    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        360       324      1723      2086    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        375       320      1534      2017    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        320       327      3200      1445    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        323       321      2799      2388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        335       324      3207      2014    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        320       321      3237      1177    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        334       332      3496      1044    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        333       328      2987      1708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        329       321      4095      1292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        328       339      3520      2008    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        323       321      3766      1633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        327       322      3441      1708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        328       346      3459      2134    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        341       323      3056     35523    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        318       321      3529      1707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        327       336      3246      1664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        321       332      3864      1606    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        323       321      3510      2824    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        338       338       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        336       340       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        336       337       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        336       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        335       335       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        336       334       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        335       335       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       338       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        343       339       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        338       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        336       351       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        345       335       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        335       342       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        335       338       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        339       342       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        349       336       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        336       346       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        338       337       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        336       344       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        335       336       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        334       337       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        365       336       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        336       340       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        337       336       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        344       340       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        362       339       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        353       348       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        350       342       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        336       343       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        348       345       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        337       338       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        335       341       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38537 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=497 dram_eff=0.1147
bk0: 15a 38580i bk1: 18a 38581i bk2: 12a 38578i bk3: 12a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060870
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060870 

BW Util details:
bwutil = 0.001477 
total_CMD = 38598 
util_bw = 57 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 38479 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38537 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00295352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38540 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001399
n_activity=458 dram_eff=0.1179
bk0: 10a 38583i bk1: 15a 38578i bk2: 14a 38577i bk3: 15a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.053097
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053097 

BW Util details:
bwutil = 0.001399 
total_CMD = 38598 
util_bw = 54 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 38481 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38540 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001399 
Either_Row_CoL_Bus_Util = 0.001503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00331623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38543 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001321
n_activity=415 dram_eff=0.1229
bk0: 9a 38584i bk1: 16a 38581i bk2: 14a 38576i bk3: 12a 38583i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101852
Bank_Level_Parallism_Col = 1.095238
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095238 

BW Util details:
bwutil = 0.001321 
total_CMD = 38598 
util_bw = 51 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 38490 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38543 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001321 
Either_Row_CoL_Bus_Util = 0.001425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00284989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38531 n_act=4 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001632
n_activity=551 dram_eff=0.1143
bk0: 21a 38577i bk1: 17a 38581i bk2: 12a 38578i bk3: 13a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038760
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.001632 
total_CMD = 38598 
util_bw = 63 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 38469 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38531 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 63 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001632 
Either_Row_CoL_Bus_Util = 0.001736 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00334214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38537 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=477 dram_eff=0.1195
bk0: 14a 38583i bk1: 20a 38578i bk2: 11a 38578i bk3: 12a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041322
Bank_Level_Parallism_Col = 1.042735
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042735 

BW Util details:
bwutil = 0.001477 
total_CMD = 38598 
util_bw = 57 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38477 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38537 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00266853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38542 n_act=4 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001347
n_activity=533 dram_eff=0.09756
bk0: 12a 38586i bk1: 13a 38580i bk2: 14a 38576i bk3: 13a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008621
Bank_Level_Parallism_Col = 1.008929
Bank_Level_Parallism_Ready = 1.019231
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008929 

BW Util details:
bwutil = 0.001347 
total_CMD = 38598 
util_bw = 52 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38482 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38542 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001347 
Either_Row_CoL_Bus_Util = 0.001451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00284989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38549 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001166
n_activity=447 dram_eff=0.1007
bk0: 7a 38585i bk1: 14a 38583i bk2: 11a 38578i bk3: 13a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001166 
total_CMD = 38598 
util_bw = 45 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 38492 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38549 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001166 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00264262
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=480 dram_eff=0.1042
bk0: 12a 38585i bk1: 12a 38581i bk2: 13a 38578i bk3: 13a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018018
Bank_Level_Parallism_Col = 1.018692
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018692 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 38487 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0028758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=406 dram_eff=0.1232
bk0: 13a 38582i bk1: 10a 38580i bk2: 12a 38579i bk3: 15a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.134021
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134021 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 38498 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00282398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38536 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001503
n_activity=509 dram_eff=0.1139
bk0: 17a 38582i bk1: 17a 38583i bk2: 12a 38579i bk3: 12a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008333
Bank_Level_Parallism_Col = 1.008621
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008621 

BW Util details:
bwutil = 0.001503 
total_CMD = 38598 
util_bw = 58 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 38478 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38536 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001503 
Either_Row_CoL_Bus_Util = 0.001606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308306
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38536 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001503
n_activity=533 dram_eff=0.1088
bk0: 19a 38583i bk1: 13a 38583i bk2: 14a 38576i bk3: 12a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.053097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053097 

BW Util details:
bwutil = 0.001503 
total_CMD = 38598 
util_bw = 58 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 38481 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38536 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001503 
Either_Row_CoL_Bus_Util = 0.001606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0032126
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38539 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=494 dram_eff=0.1113
bk0: 17a 38580i bk1: 14a 38584i bk2: 12a 38579i bk3: 12a 38586i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.001425 
total_CMD = 38598 
util_bw = 55 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 38482 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38539 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00279807
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=468 dram_eff=0.1068
bk0: 14a 38581i bk1: 13a 38582i bk2: 12a 38578i bk3: 11a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027273
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027273 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38484 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00305715
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38538 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001451
n_activity=515 dram_eff=0.1087
bk0: 12a 38586i bk1: 23a 38577i bk2: 11a 38578i bk3: 10a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016667
Bank_Level_Parallism_Col = 1.017241
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017241 

BW Util details:
bwutil = 0.001451 
total_CMD = 38598 
util_bw = 56 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38478 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38538 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001451 
Either_Row_CoL_Bus_Util = 0.001554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00282398
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38539 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=482 dram_eff=0.1141
bk0: 18a 38583i bk1: 13a 38582i bk2: 11a 38579i bk3: 13a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122642
Bank_Level_Parallism_Col = 1.097087
Bank_Level_Parallism_Ready = 1.018182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097087 

BW Util details:
bwutil = 0.001425 
total_CMD = 38598 
util_bw = 55 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 38492 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38539 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00272035
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38530 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001658
n_activity=518 dram_eff=0.1236
bk0: 15a 38582i bk1: 22a 38578i bk2: 13a 38579i bk3: 14a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047244
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001658 
total_CMD = 38598 
util_bw = 64 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 38471 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38530 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001658 
Either_Row_CoL_Bus_Util = 0.001762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00365304
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38546 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=378 dram_eff=0.127
bk0: 12a 38586i bk1: 18a 38576i bk2: 12a 38578i bk3: 6a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148515
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.001244 
total_CMD = 38598 
util_bw = 48 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 38497 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38546 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00344577
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38537 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=399 dram_eff=0.1429
bk0: 20a 38579i bk1: 18a 38582i bk2: 15a 38576i bk3: 4a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094017
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.035088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.001477 
total_CMD = 38598 
util_bw = 57 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 38481 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38537 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00331623
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=344 dram_eff=0.1453
bk0: 17a 38580i bk1: 16a 38579i bk2: 13a 38577i bk3: 4a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089286
Bank_Level_Parallism_Col = 1.092593
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092593 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 38486 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00331623
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38537 n_act=4 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001477
n_activity=473 dram_eff=0.1205
bk0: 19a 38582i bk1: 18a 38582i bk2: 13a 38577i bk3: 7a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929825
Row_Buffer_Locality_read = 0.929825
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.017544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.001477 
total_CMD = 38598 
util_bw = 57 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 38476 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38537 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 57 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001477 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00305715
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38543 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001321
n_activity=344 dram_eff=0.1483
bk0: 15a 38583i bk1: 17a 38583i bk2: 12a 38578i bk3: 7a 38583i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.099010
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099010 

BW Util details:
bwutil = 0.001321 
total_CMD = 38598 
util_bw = 51 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 38494 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38543 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001321 
Either_Row_CoL_Bus_Util = 0.001425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00269444
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38535 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001529
n_activity=423 dram_eff=0.1395
bk0: 19a 38576i bk1: 20a 38582i bk2: 15a 38578i bk3: 5a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031746
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.001529 
total_CMD = 38598 
util_bw = 59 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 38472 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38535 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001529 
Either_Row_CoL_Bus_Util = 0.001632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00557024
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38538 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001451
n_activity=412 dram_eff=0.1359
bk0: 22a 38580i bk1: 18a 38580i bk2: 10a 38578i bk3: 6a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008000
Bank_Level_Parallism_Col = 1.008264
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008264 

BW Util details:
bwutil = 0.001451 
total_CMD = 38598 
util_bw = 56 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 38473 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38538 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001451 
Either_Row_CoL_Bus_Util = 0.001554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310897
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38546 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=395 dram_eff=0.1215
bk0: 23a 38578i bk1: 10a 38586i bk2: 11a 38578i bk3: 4a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.001244 
total_CMD = 38598 
util_bw = 48 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38486 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38546 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00292761
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38541 n_act=4 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001373
n_activity=443 dram_eff=0.1196
bk0: 20a 38576i bk1: 17a 38581i bk2: 12a 38579i bk3: 4a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068966
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.001373 
total_CMD = 38598 
util_bw = 53 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 38482 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38541 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 53 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00222809
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38545 n_act=4 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001269
n_activity=410 dram_eff=0.1195
bk0: 15a 38581i bk1: 17a 38580i bk2: 12a 38579i bk3: 5a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918367
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.001269 
total_CMD = 38598 
util_bw = 49 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 38486 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38545 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 49 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00375667
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=413 dram_eff=0.1211
bk0: 16a 38580i bk1: 19a 38577i bk2: 12a 38579i bk3: 3a 38586i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153846
Bank_Level_Parallism_Col = 1.128713
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128713 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 38494 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0035235
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=371 dram_eff=0.1348
bk0: 15a 38581i bk1: 18a 38581i bk2: 15a 38577i bk3: 2a 38586i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.099010
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099010 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 38494 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00391212
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38540 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001399
n_activity=429 dram_eff=0.1259
bk0: 16a 38581i bk1: 20a 38581i bk2: 13a 38578i bk3: 5a 38584i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.035088
Bank_Level_Parallism_Ready = 1.018519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035088 

BW Util details:
bwutil = 0.001399 
total_CMD = 38598 
util_bw = 54 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 38480 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38540 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001399 
Either_Row_CoL_Bus_Util = 0.001503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00248718
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38544 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=422 dram_eff=0.1185
bk0: 16a 38580i bk1: 15a 38583i bk2: 13a 38577i bk3: 6a 38585i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063636
Bank_Level_Parallism_Col = 1.066038
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066038 

BW Util details:
bwutil = 0.001295 
total_CMD = 38598 
util_bw = 50 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 38488 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38544 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00295352
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38540 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001399
n_activity=408 dram_eff=0.1324
bk0: 19a 38583i bk1: 18a 38581i bk2: 12a 38579i bk3: 5a 38583i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.026549
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026549 

BW Util details:
bwutil = 0.001399 
total_CMD = 38598 
util_bw = 54 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 38481 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38540 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001399 
Either_Row_CoL_Bus_Util = 0.001503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0032126
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38598 n_nop=38552 n_act=4 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001088
n_activity=358 dram_eff=0.1173
bk0: 9a 38583i bk1: 19a 38580i bk2: 11a 38579i bk3: 3a 38586i bk4: 0a 38598i bk5: 0a 38598i bk6: 0a 38598i bk7: 0a 38598i bk8: 0a 38598i bk9: 0a 38598i bk10: 0a 38598i bk11: 0a 38598i bk12: 0a 38598i bk13: 0a 38598i bk14: 0a 38598i bk15: 0a 38598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060000
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001088 
total_CMD = 38598 
util_bw = 42 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 38498 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38598 
n_nop = 38552 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 42 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.001088 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00272035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 165, Miss = 37, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 127, Miss = 39, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 38, Miss_rate = 0.237, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 34, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 167, Miss = 41, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 31, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 45, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 122, Miss = 37, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 157, Miss = 35, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 119, Miss = 39, Miss_rate = 0.328, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 39, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 117, Miss = 32, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 126, Miss = 32, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 146, Miss = 37, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 107, Miss = 31, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 163, Miss = 37, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 343, Miss = 33, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 165, Miss = 40, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 116, Miss = 34, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 167, Miss = 42, Miss_rate = 0.251, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 119, Miss = 34, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 163, Miss = 35, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 121, Miss = 38, Miss_rate = 0.314, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 168, Miss = 37, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 113, Miss = 31, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 156, Miss = 38, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 101, Miss = 34, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 153, Miss = 41, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 109, Miss = 34, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 152, Miss = 41, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 123, Miss = 42, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 176, Miss = 24, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 110, Miss = 53, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 186, Miss = 20, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 90, Miss = 41, Miss_rate = 0.456, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 195, Miss = 26, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 96, Miss = 51, Miss_rate = 0.531, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 191, Miss = 24, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 85, Miss = 40, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 196, Miss = 28, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 108, Miss = 45, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 199, Miss = 30, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 92, Miss = 44, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 195, Miss = 28, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 89, Miss = 35, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 182, Miss = 29, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 93, Miss = 43, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 206, Miss = 27, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 98, Miss = 43, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 184, Miss = 22, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 92, Miss = 42, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 187, Miss = 24, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 102, Miss = 42, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 512, Miss = 24, Miss_rate = 0.047, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 103, Miss = 42, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 208, Miss = 29, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 99, Miss = 39, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 194, Miss = 27, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 103, Miss = 43, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 210, Miss = 28, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 80, Miss = 34, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 186, Miss = 24, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9608
L2_total_cache_misses = 2263
L2_total_cache_miss_rate = 0.2355
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 169
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9608
icnt_total_pkts_simt_to_mem=9608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9608
Req_Network_cycles = 65708
Req_Network_injected_packets_per_cycle =       0.1462 
Req_Network_conflicts_per_cycle =       0.0191
Req_Network_conflicts_per_cycle_util =       0.2858
Req_Bank_Level_Parallism =       2.1881
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0031
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0023

Reply_Network_injected_packets_num = 9608
Reply_Network_cycles = 65708
Reply_Network_injected_packets_per_cycle =        0.1462
Reply_Network_conflicts_per_cycle =        0.0226
Reply_Network_conflicts_per_cycle_util =       0.3266
Reply_Bank_Level_Parallism =       2.1144
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0018
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 20865 (inst/sec)
gpgpu_simulation_rate = 3128 (cycle/sec)
gpgpu_silicon_slowdown = 462595x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 11021
gpu_sim_insn = 239825
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 240708
gpu_bytes_leidos_Desde_MemFetch = 710176
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =      21.7607
gpu_tot_sim_cycle = 76729
gpu_tot_sim_insn = 678007
gpu_tot_ipc =       8.8364
gpu_tot_issued_cta = 72
gpu_occupancy = 20.6042% 
gpu_tot_occupancy = 14.1200% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1419
partiton_level_parallism_total  =       0.2892
partiton_level_parallism_util =       3.0883
partiton_level_parallism_util_total  =       2.6214
L2_BW  =      52.8750 GB/Sec
L2_BW_total  =      13.3929 GB/Sec
gpu_total_sim_rate=27120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 56815
	L1D_total_cache_misses = 14581
	L1D_total_cache_miss_rate = 0.2566
	L1D_total_cache_pending_hits = 778
	L1D_total_cache_reservation_fails = 2350
	L1D_cache_data_port_util = 0.223
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14104

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2350
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 678007
gpgpu_n_tot_w_icount = 96352
gpgpu_n_stall_shd_mem = 11393
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8089
gpgpu_n_mem_write_global = 14104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10337
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28104	W0_Idle:215396	W0_Scoreboard:411330	W1:28661	W2:12278	W3:9311	W4:5861	W5:4167	W6:2915	W7:2340	W8:1936	W9:2044	W10:1869	W11:1534	W12:1901	W13:1371	W14:982	W15:486	W16:136	W17:210	W18:80	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11413
single_issue_nums: WS0:25419	WS1:23637	WS2:23759	WS3:23537	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64712 {8:8089,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 564160 {40:14104,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 323560 {40:8089,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 112832 {8:14104,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 25 
averagemflatency = 216 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:900 	2571 	316 	60 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18026 	4167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	19363 	2202 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19966 	1981 	225 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 55.000000 49.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 47.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 45.000000 55.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 55.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 49.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 47.000000 46.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 51.000000 48.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 49.000000 50.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 42.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 57.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 51.000000 54.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 49.000000 53.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 51.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 51.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 55.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 49.000000 56.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 55.000000 55.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 53.000000 55.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 51.000000 47.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 47.000000 52.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 52.000000 50.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 48.000000 48.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 45.000000 50.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 45.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 55.000000 52.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 49.000000 50.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 54.000000 50.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 39.000000 49.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 44.000000 51.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 57.000000 51.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 59.000000 52.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 53.000000 52.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4107/128 = 32.085938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        49        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        47        59        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        45        55        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        55        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        53        49        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        47        46        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        51        48        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        49        50        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        46        42        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        57        15        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        51        54        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        49        53        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        53        51        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        56        51        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        55        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        49        56        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        55        55        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        53        55        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        51        47        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        47        52        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        52        50        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        48        48        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        45        50        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        55        45        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        55        52        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        49        50        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        54        50        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        39        49        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        44        51        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        57        51        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        59        52        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        53        52        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4107
min_bank_accesses = 0!
chip skew: 138/112 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        448       387      2300      3559    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        498       360      2218      3600    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        483       373      2551      3626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        514       377      2510      3664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        487       393      2804      4229    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        524       368      2469      3897    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        480       357      2546      3306    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        463       365      2570      3217    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5594       363      2540      3606    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        503       379      2592      3990    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        504       365      2467      3717    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        527       362      2280      3425    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        504       376      2392      3390    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        446       377      2575      3402    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        461       360      2336      3597    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        468       367      2328      3297    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        353       376      4885      3127    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        372       377      5201      3287    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        379       383      6381      3451    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        371       360      5272      2420    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        370       374      5753      2447    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        372       357      5829      2509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        370       357      5818      2444    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        372       357      5885      3290    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        377       364      5520      2535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        382       358      5650      3126    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        383       381      5944      2720    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        387       365      5686     10375    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        371       360      5729      2205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        381       370      5930      3318    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        376       373      6124      2541    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        359       378      5946      3626    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        387       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        380       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        349       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44933 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002995
n_activity=947 dram_eff=0.1426
bk0: 55a 45035i bk1: 49a 45042i bk2: 16a 45051i bk3: 15a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053333
Bank_Level_Parallism_Col = 1.054299
Bank_Level_Parallism_Ready = 1.044444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054299 

BW Util details:
bwutil = 0.002995 
total_CMD = 45072 
util_bw = 135 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 44847 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44933 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002995 
Either_Row_CoL_Bus_Util = 0.003084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00354988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44930 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003062
n_activity=874 dram_eff=0.1579
bk0: 47a 45042i bk1: 59a 45029i bk2: 16a 45051i bk3: 16a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042553
Bank_Level_Parallism_Col = 1.043290
Bank_Level_Parallism_Ready = 1.028986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043290 

BW Util details:
bwutil = 0.003062 
total_CMD = 45072 
util_bw = 138 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 44837 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44930 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003062 
Either_Row_CoL_Bus_Util = 0.003151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00357206
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44937 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002906
n_activity=848 dram_eff=0.1545
bk0: 45a 45044i bk1: 55a 45030i bk2: 16a 45050i bk3: 15a 45056i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111628
Bank_Level_Parallism_Col = 1.108491
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108491 

BW Util details:
bwutil = 0.002906 
total_CMD = 45072 
util_bw = 131 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 44857 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44937 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002906 
Either_Row_CoL_Bus_Util = 0.002995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0035055
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44930 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003062
n_activity=893 dram_eff=0.1545
bk0: 52a 45038i bk1: 55a 45032i bk2: 15a 45052i bk3: 16a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055794
Bank_Level_Parallism_Col = 1.056769
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056769 

BW Util details:
bwutil = 0.003062 
total_CMD = 45072 
util_bw = 138 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 44839 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44930 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003062 
Either_Row_CoL_Bus_Util = 0.003151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00494764
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44938 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002884
n_activity=843 dram_eff=0.1542
bk0: 53a 45043i bk1: 49a 45042i bk2: 14a 45051i bk3: 14a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067961
Bank_Level_Parallism_Ready = 1.046154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067961 

BW Util details:
bwutil = 0.002884 
total_CMD = 45072 
util_bw = 130 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 44862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44938 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.002973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00264022
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44944 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002751
n_activity=968 dram_eff=0.1281
bk0: 47a 45050i bk1: 46a 45045i bk2: 16a 45050i bk3: 15a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024631
Bank_Level_Parallism_Col = 1.025126
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025126 

BW Util details:
bwutil = 0.002751 
total_CMD = 45072 
util_bw = 124 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 44869 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44944 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002751 
Either_Row_CoL_Bus_Util = 0.002840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00288427
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44938 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002884
n_activity=888 dram_eff=0.1464
bk0: 51a 45041i bk1: 48a 45044i bk2: 15a 45051i bk3: 16a 45057i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066351
Bank_Level_Parallism_Col = 1.067633
Bank_Level_Parallism_Ready = 1.030769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067633 

BW Util details:
bwutil = 0.002884 
total_CMD = 45072 
util_bw = 130 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 44861 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44938 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.002973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44938 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002884
n_activity=881 dram_eff=0.1476
bk0: 49a 45046i bk1: 50a 45035i bk2: 15a 45052i bk3: 16a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041284
Bank_Level_Parallism_Col = 1.042056
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042056 

BW Util details:
bwutil = 0.002884 
total_CMD = 45072 
util_bw = 130 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 44854 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44938 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002884 
Either_Row_CoL_Bus_Util = 0.002973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00357206
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44949 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00264
n_activity=771 dram_eff=0.1543
bk0: 46a 45044i bk1: 42a 45039i bk2: 15a 45053i bk3: 16a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109948
Bank_Level_Parallism_Col = 1.095745
Bank_Level_Parallism_Ready = 1.042017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095745 

BW Util details:
bwutil = 0.002640 
total_CMD = 45072 
util_bw = 119 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 44881 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44949 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002640 
Either_Row_CoL_Bus_Util = 0.002729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0028399
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44935 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002951
n_activity=912 dram_eff=0.1458
bk0: 48a 45046i bk1: 57a 45041i bk2: 15a 45052i bk3: 13a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056872
Bank_Level_Parallism_Col = 1.057971
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057971 

BW Util details:
bwutil = 0.002951 
total_CMD = 45072 
util_bw = 133 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 44861 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44935 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002951 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00341676
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44933 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002995
n_activity=938 dram_eff=0.1439
bk0: 51a 45049i bk1: 54a 45036i bk2: 15a 45050i bk3: 15a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065116
Bank_Level_Parallism_Col = 1.066351
Bank_Level_Parallism_Ready = 1.029630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066351 

BW Util details:
bwutil = 0.002995 
total_CMD = 45072 
util_bw = 135 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 44857 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44933 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002995 
Either_Row_CoL_Bus_Util = 0.003084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00306177
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44935 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002951
n_activity=923 dram_eff=0.1441
bk0: 49a 45043i bk1: 53a 45045i bk2: 16a 45051i bk3: 15a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013636
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.015038
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.002951 
total_CMD = 45072 
util_bw = 133 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 44852 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44935 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002951 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00261803
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44932 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003017
n_activity=961 dram_eff=0.1415
bk0: 53a 45044i bk1: 51a 45037i bk2: 16a 45049i bk3: 16a 45056i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043860
Bank_Level_Parallism_Col = 1.044643
Bank_Level_Parallism_Ready = 1.044118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044643 

BW Util details:
bwutil = 0.003017 
total_CMD = 45072 
util_bw = 136 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 44844 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44932 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003017 
Either_Row_CoL_Bus_Util = 0.003106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00315051
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44931 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00304
n_activity=943 dram_eff=0.1453
bk0: 56a 45038i bk1: 51a 45038i bk2: 15a 45050i bk3: 15a 45056i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034043
Bank_Level_Parallism_Col = 1.034632
Bank_Level_Parallism_Ready = 1.043796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034632 

BW Util details:
bwutil = 0.003040 
total_CMD = 45072 
util_bw = 137 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 44837 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44931 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003040 
Either_Row_CoL_Bus_Util = 0.003128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00299521
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44935 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002951
n_activity=947 dram_eff=0.1404
bk0: 48a 45049i bk1: 55a 45038i bk2: 15a 45052i bk3: 15a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103448
Bank_Level_Parallism_Col = 1.090000
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090000 

BW Util details:
bwutil = 0.002951 
total_CMD = 45072 
util_bw = 133 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 44869 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44935 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002951 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00288427
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44931 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00304
n_activity=921 dram_eff=0.1488
bk0: 49a 45043i bk1: 56a 45043i bk2: 16a 45052i bk3: 16a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055300
Bank_Level_Parallism_Col = 1.056338
Bank_Level_Parallism_Ready = 1.021898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056338 

BW Util details:
bwutil = 0.003040 
total_CMD = 45072 
util_bw = 137 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 44855 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44931 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003040 
Either_Row_CoL_Bus_Util = 0.003128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00348332
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44935 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002951
n_activity=869 dram_eff=0.153
bk0: 55a 45049i bk1: 55a 45036i bk2: 16a 45051i bk3: 7a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101942
Bank_Level_Parallism_Col = 1.098522
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098522 

BW Util details:
bwutil = 0.002951 
total_CMD = 45072 
util_bw = 133 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 44866 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44935 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002951 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00359425
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44937 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002906
n_activity=749 dram_eff=0.1749
bk0: 53a 45040i bk1: 55a 45049i bk2: 16a 45050i bk3: 7a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072464
Bank_Level_Parallism_Col = 1.068627
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068627 

BW Util details:
bwutil = 0.002906 
total_CMD = 45072 
util_bw = 131 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44865 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44937 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002906 
Either_Row_CoL_Bus_Util = 0.002995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00306177
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44949 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00264
n_activity=763 dram_eff=0.156
bk0: 51a 45043i bk1: 47a 45044i bk2: 14a 45051i bk3: 7a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082051
Bank_Level_Parallism_Col = 1.083770
Bank_Level_Parallism_Ready = 1.050420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083770 

BW Util details:
bwutil = 0.002640 
total_CMD = 45072 
util_bw = 119 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44877 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44949 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002640 
Either_Row_CoL_Bus_Util = 0.002729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308395
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44945 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002729
n_activity=843 dram_eff=0.1459
bk0: 47a 45048i bk1: 52a 45040i bk2: 16a 45051i bk3: 8a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028846
Bank_Level_Parallism_Col = 1.029412
Bank_Level_Parallism_Ready = 1.032520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029412 

BW Util details:
bwutil = 0.002729 
total_CMD = 45072 
util_bw = 123 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 44864 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44945 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002729 
Either_Row_CoL_Bus_Util = 0.002818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310614
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44943 n_act=4 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002773
n_activity=760 dram_eff=0.1645
bk0: 52a 45040i bk1: 50a 45044i bk2: 15a 45052i bk3: 8a 45057i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968000
Row_Buffer_Locality_read = 0.968000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102564 

BW Util details:
bwutil = 0.002773 
total_CMD = 45072 
util_bw = 125 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 44874 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44943 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 125 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002773 
Either_Row_CoL_Bus_Util = 0.002862 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00310614
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44948 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002662
n_activity=772 dram_eff=0.1554
bk0: 48a 45036i bk1: 48a 45042i bk2: 16a 45052i bk3: 8a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084158
Bank_Level_Parallism_Col = 1.085859
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085859 

BW Util details:
bwutil = 0.002662 
total_CMD = 45072 
util_bw = 120 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 44870 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44948 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002662 
Either_Row_CoL_Bus_Util = 0.002751 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00521388
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44950 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=769 dram_eff=0.1534
bk0: 45a 45050i bk1: 50a 45043i bk2: 15a 45050i bk3: 8a 45057i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014778
Bank_Level_Parallism_Col = 1.015075
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015075 

BW Util details:
bwutil = 0.002618 
total_CMD = 45072 
util_bw = 118 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 44869 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44950 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308395
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44947 n_act=4 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002685
n_activity=837 dram_eff=0.1446
bk0: 55a 45042i bk1: 45a 45050i bk2: 14a 45051i bk3: 7a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966942
Row_Buffer_Locality_read = 0.966942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004854
Bank_Level_Parallism_Col = 1.004951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004951 

BW Util details:
bwutil = 0.002685 
total_CMD = 45072 
util_bw = 121 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 44866 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44947 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 121 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002685 
Either_Row_CoL_Bus_Util = 0.002773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00268459
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44937 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002906
n_activity=907 dram_eff=0.1444
bk0: 55a 45036i bk1: 52a 45040i bk2: 16a 45052i bk3: 8a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083721
Bank_Level_Parallism_Col = 1.085308
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085308 

BW Util details:
bwutil = 0.002906 
total_CMD = 45072 
util_bw = 131 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 44857 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44937 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002906 
Either_Row_CoL_Bus_Util = 0.002995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239617
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44947 n_act=4 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002685
n_activity=808 dram_eff=0.1498
bk0: 49a 45041i bk1: 50a 45038i bk2: 15a 45053i bk3: 7a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966942
Row_Buffer_Locality_read = 0.966942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073892
Bank_Level_Parallism_Col = 1.075377
Bank_Level_Parallism_Ready = 1.033058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075377 

BW Util details:
bwutil = 0.002685 
total_CMD = 45072 
util_bw = 121 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 44869 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44947 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 121 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002685 
Either_Row_CoL_Bus_Util = 0.002773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00374956
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44942 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002796
n_activity=890 dram_eff=0.1416
bk0: 54a 45039i bk1: 50a 45043i bk2: 15a 45053i bk3: 7a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145078
Bank_Level_Parallism_Col = 1.131579
Bank_Level_Parallism_Ready = 1.039683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131579 

BW Util details:
bwutil = 0.002796 
total_CMD = 45072 
util_bw = 126 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 44879 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44942 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002796 
Either_Row_CoL_Bus_Util = 0.002884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00374956
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44956 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002485
n_activity=750 dram_eff=0.1493
bk0: 39a 45046i bk1: 49a 45045i bk2: 16a 45051i bk3: 8a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081522
Bank_Level_Parallism_Col = 1.066298
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066298 

BW Util details:
bwutil = 0.002485 
total_CMD = 45072 
util_bw = 112 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 44888 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44956 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002485 
Either_Row_CoL_Bus_Util = 0.002574 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00352769
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44950 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=783 dram_eff=0.1507
bk0: 44a 45048i bk1: 51a 45038i bk2: 15a 45052i bk3: 8a 45058i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065990
Bank_Level_Parallism_Col = 1.067358
Bank_Level_Parallism_Ready = 1.059322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067358 

BW Util details:
bwutil = 0.002618 
total_CMD = 45072 
util_bw = 118 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 44875 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44950 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00241835
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44937 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002906
n_activity=825 dram_eff=0.1588
bk0: 57a 45032i bk1: 51a 45036i bk2: 15a 45051i bk3: 8a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085586
Bank_Level_Parallism_Col = 1.087156
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087156 

BW Util details:
bwutil = 0.002906 
total_CMD = 45072 
util_bw = 131 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 44850 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44937 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002906 
Either_Row_CoL_Bus_Util = 0.002995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00377174
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44935 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002951
n_activity=787 dram_eff=0.169
bk0: 59a 45046i bk1: 52a 45042i bk2: 15a 45053i bk3: 7a 45057i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037209
Bank_Level_Parallism_Col = 1.037915
Bank_Level_Parallism_Ready = 1.045113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037915 

BW Util details:
bwutil = 0.002951 
total_CMD = 45072 
util_bw = 133 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 44857 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44935 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002951 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00288427
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45072 n_nop=44942 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002796
n_activity=778 dram_eff=0.162
bk0: 53a 45041i bk1: 52a 45040i bk2: 15a 45053i bk3: 6a 45059i bk4: 0a 45072i bk5: 0a 45072i bk6: 0a 45072i bk7: 0a 45072i bk8: 0a 45072i bk9: 0a 45072i bk10: 0a 45072i bk11: 0a 45072i bk12: 0a 45072i bk13: 0a 45072i bk14: 0a 45072i bk15: 0a 45072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057416
Bank_Level_Parallism_Col = 1.058537
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058537 

BW Util details:
bwutil = 0.002796 
total_CMD = 45072 
util_bw = 126 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 44863 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45072 
n_nop = 44942 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.002796 
Either_Row_CoL_Bus_Util = 0.002884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00290646

========= L2 cache stats =========
L2_cache_bank[0]: Access = 350, Miss = 84, Miss_rate = 0.240, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 253, Miss = 79, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 343, Miss = 83, Miss_rate = 0.242, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 273, Miss = 84, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 382, Miss = 85, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 244, Miss = 73, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 358, Miss = 83, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 291, Miss = 86, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 79, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 291, Miss = 82, Miss_rate = 0.282, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 365, Miss = 77, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 278, Miss = 78, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 354, Miss = 82, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 252, Miss = 78, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 343, Miss = 81, Miss_rate = 0.236, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 252, Miss = 78, Miss_rate = 0.310, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 350, Miss = 77, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1496, Miss = 75, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 355, Miss = 79, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 263, Miss = 84, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 351, Miss = 82, Miss_rate = 0.234, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 272, Miss = 85, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 342, Miss = 79, Miss_rate = 0.231, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 254, Miss = 85, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 369, Miss = 82, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 85, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 336, Miss = 80, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 264, Miss = 84, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 335, Miss = 81, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 80, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 344, Miss = 84, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 255, Miss = 81, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 259, Miss = 86, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 380, Miss = 63, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 290, Miss = 86, Miss_rate = 0.297, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 381, Miss = 61, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 285, Miss = 77, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 418, Miss = 59, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 248, Miss = 84, Miss_rate = 0.339, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 396, Miss = 57, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 243, Miss = 82, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 424, Miss = 60, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 278, Miss = 77, Miss_rate = 0.277, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 415, Miss = 59, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 265, Miss = 81, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 396, Miss = 53, Miss_rate = 0.134, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 278, Miss = 79, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 381, Miss = 58, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 273, Miss = 85, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 411, Miss = 63, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 277, Miss = 78, Miss_rate = 0.282, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 386, Miss = 59, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 303, Miss = 84, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 379, Miss = 58, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 694, Miss = 53, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 235, Miss = 75, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 405, Miss = 60, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 305, Miss = 83, Miss_rate = 0.272, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 414, Miss = 64, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 272, Miss = 83, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 424, Miss = 67, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 284, Miss = 77, Miss_rate = 0.271, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 408, Miss = 66, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22193
L2_total_cache_misses = 4847
L2_total_cache_miss_rate = 0.2184
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8089
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14104
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=22193
icnt_total_pkts_simt_to_mem=22193
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22193
Req_Network_cycles = 76729
Req_Network_injected_packets_per_cycle =       0.2892 
Req_Network_conflicts_per_cycle =       0.0239
Req_Network_conflicts_per_cycle_util =       0.2167
Req_Bank_Level_Parallism =       2.6214
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0029
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0045

Reply_Network_injected_packets_num = 22193
Reply_Network_cycles = 76729
Reply_Network_injected_packets_per_cycle =        0.2892
Reply_Network_conflicts_per_cycle =        0.0933
Reply_Network_conflicts_per_cycle_util =       0.8138
Reply_Bank_Level_Parallism =       2.5228
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 27120 (inst/sec)
gpgpu_simulation_rate = 3069 (cycle/sec)
gpgpu_silicon_slowdown = 471489x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5632
gpu_sim_insn = 72804
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 252732
gpu_bytes_leidos_Desde_MemFetch = 730656
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =      12.9268
gpu_tot_sim_cycle = 82361
gpu_tot_sim_insn = 750811
gpu_tot_ipc =       9.1161
gpu_tot_issued_cta = 80
gpu_occupancy = 22.7399% 
gpu_tot_occupancy = 14.3429% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1136
partiton_level_parallism_total  =       0.2772
partiton_level_parallism_util =       3.5556
partiton_level_parallism_util_total  =       2.6409
L2_BW  =       5.2618 GB/Sec
L2_BW_total  =      12.8369 GB/Sec
gpu_total_sim_rate=27807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 57455
	L1D_total_cache_misses = 14973
	L1D_total_cache_miss_rate = 0.2606
	L1D_total_cache_pending_hits = 778
	L1D_total_cache_reservation_fails = 2350
	L1D_cache_data_port_util = 0.218
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33865
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 757
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14616

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2350
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 750811
gpgpu_n_tot_w_icount = 99936
gpgpu_n_stall_shd_mem = 11393
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8217
gpgpu_n_mem_write_global = 14616
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10337
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1056
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30555	W0_Idle:223317	W0_Scoreboard:417434	W1:28661	W2:12278	W3:9311	W4:5861	W5:4167	W6:2915	W7:2340	W8:1936	W9:2044	W10:1901	W11:1626	W12:2100	W13:1512	W14:1249	W15:719	W16:424	W17:569	W18:277	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12693
single_issue_nums: WS0:26315	WS1:24533	WS2:24655	WS3:24433	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65736 {8:8217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 584640 {40:14616,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328680 {40:8217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 116928 {8:14616,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 25 
averagemflatency = 216 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:900 	2571 	316 	60 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18661 	4172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	19741 	2393 	699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20524 	2060 	228 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 55.000000 49.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 47.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 45.000000 55.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 52.000000 55.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 49.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 47.000000 46.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 51.000000 48.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 49.000000 50.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 42.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 57.000000 15.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 51.000000 54.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 49.000000 53.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 51.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 51.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 55.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 49.000000 56.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 55.000000 55.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 53.000000 55.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 51.000000 47.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 47.000000 52.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 52.000000 50.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 48.000000 48.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 45.000000 50.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 55.000000 45.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 55.000000 52.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 49.000000 50.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 54.000000 50.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 39.000000 49.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 44.000000 51.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 57.000000 51.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 59.000000 52.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 53.000000 52.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4107/128 = 32.085938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        49        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        47        59        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        45        55        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        55        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        53        49        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        47        46        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        51        48        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        49        50        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        46        42        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        57        15        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        51        54        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        49        53        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        53        51        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        56        51        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        55        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        49        56        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        55        55        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        53        55        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        51        47        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        47        52        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        52        50        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        48        48        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        45        50        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        55        45        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        55        52        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        49        50        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        54        50        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        39        49        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        44        51        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        57        51        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        59        52        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        53        52        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4107
min_bank_accesses = 0!
chip skew: 138/112 = 1.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        448       387      2398      3663    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        498       360      2319      3703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        483       373      2647      3732    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        514       377      2616      3770    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        487       393      2916      4341    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        524       368      2573      4008    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        480       357      2649      3404    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        463       365      2680      3319    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5594       363      2642      3702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        503       379      2698      4117    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        504       365      2569      3822    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        527       362      2393      3540    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        504       376      2490      3489    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        446       377      2680      3511    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        461       360      2437      3699    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        468       367      2426      3398    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        353       376      5078      3127    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        372       377      5399      3287    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        379       383      6608      3451    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        371       360      5477      2420    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        370       374      5962      2447    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        372       357      6029      2509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        370       357      6024      2444    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        372       357      6112      3290    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        377       364      5712      2535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        382       358      5864      3126    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        383       381      6150      2720    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        387       365      5898     13678    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        371       360      5936      2205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        381       370      6143      3318    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        376       373      6330      2541    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        359       378      6174      3626    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        387       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        380       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        349       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48242 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00279
n_activity=947 dram_eff=0.1426
bk0: 55a 48344i bk1: 49a 48351i bk2: 16a 48360i bk3: 15a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053333
Bank_Level_Parallism_Col = 1.054299
Bank_Level_Parallism_Ready = 1.044444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054299 

BW Util details:
bwutil = 0.002790 
total_CMD = 48381 
util_bw = 135 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 48156 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48242 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002790 
Either_Row_CoL_Bus_Util = 0.002873 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00330708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48239 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002852
n_activity=874 dram_eff=0.1579
bk0: 47a 48351i bk1: 59a 48338i bk2: 16a 48360i bk3: 16a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042553
Bank_Level_Parallism_Col = 1.043290
Bank_Level_Parallism_Ready = 1.028986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043290 

BW Util details:
bwutil = 0.002852 
total_CMD = 48381 
util_bw = 138 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 48146 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48239 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.002935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00332775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48246 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=848 dram_eff=0.1545
bk0: 45a 48353i bk1: 55a 48339i bk2: 16a 48359i bk3: 15a 48365i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111628
Bank_Level_Parallism_Col = 1.108491
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108491 

BW Util details:
bwutil = 0.002708 
total_CMD = 48381 
util_bw = 131 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 48166 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48246 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00326574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48239 n_act=4 n_pre=0 n_ref_event=0 n_req=138 n_rd=138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002852
n_activity=893 dram_eff=0.1545
bk0: 52a 48347i bk1: 55a 48341i bk2: 15a 48361i bk3: 16a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055794
Bank_Level_Parallism_Col = 1.056769
Bank_Level_Parallism_Ready = 1.050725
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056769 

BW Util details:
bwutil = 0.002852 
total_CMD = 48381 
util_bw = 138 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 48148 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48239 
Read = 138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 138 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002852 
Either_Row_CoL_Bus_Util = 0.002935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00460925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48247 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002687
n_activity=843 dram_eff=0.1542
bk0: 53a 48352i bk1: 49a 48351i bk2: 14a 48360i bk3: 14a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067961
Bank_Level_Parallism_Ready = 1.046154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067961 

BW Util details:
bwutil = 0.002687 
total_CMD = 48381 
util_bw = 130 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 48171 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48247 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002687 
Either_Row_CoL_Bus_Util = 0.002770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00245964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48253 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002563
n_activity=968 dram_eff=0.1281
bk0: 47a 48359i bk1: 46a 48354i bk2: 16a 48359i bk3: 15a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024631
Bank_Level_Parallism_Col = 1.025126
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025126 

BW Util details:
bwutil = 0.002563 
total_CMD = 48381 
util_bw = 124 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 48178 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48253 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002563 
Either_Row_CoL_Bus_Util = 0.002646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00268701
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48247 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002687
n_activity=888 dram_eff=0.1464
bk0: 51a 48350i bk1: 48a 48353i bk2: 15a 48360i bk3: 16a 48366i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066351
Bank_Level_Parallism_Col = 1.067633
Bank_Level_Parallism_Ready = 1.030769
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067633 

BW Util details:
bwutil = 0.002687 
total_CMD = 48381 
util_bw = 130 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 48170 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48247 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002687 
Either_Row_CoL_Bus_Util = 0.002770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0028937
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48247 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002687
n_activity=881 dram_eff=0.1476
bk0: 49a 48355i bk1: 50a 48344i bk2: 15a 48361i bk3: 16a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041284
Bank_Level_Parallism_Col = 1.042056
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042056 

BW Util details:
bwutil = 0.002687 
total_CMD = 48381 
util_bw = 130 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 48163 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48247 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002687 
Either_Row_CoL_Bus_Util = 0.002770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00332775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48258 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00246
n_activity=771 dram_eff=0.1543
bk0: 46a 48353i bk1: 42a 48348i bk2: 15a 48362i bk3: 16a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109948
Bank_Level_Parallism_Col = 1.095745
Bank_Level_Parallism_Ready = 1.042017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095745 

BW Util details:
bwutil = 0.002460 
total_CMD = 48381 
util_bw = 119 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 48190 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48258 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002460 
Either_Row_CoL_Bus_Util = 0.002542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00264567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48244 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=912 dram_eff=0.1458
bk0: 48a 48355i bk1: 57a 48350i bk2: 15a 48361i bk3: 13a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056872
Bank_Level_Parallism_Col = 1.057971
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057971 

BW Util details:
bwutil = 0.002749 
total_CMD = 48381 
util_bw = 133 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 48170 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48244 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00318307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48242 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00279
n_activity=938 dram_eff=0.1439
bk0: 51a 48358i bk1: 54a 48345i bk2: 15a 48359i bk3: 15a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065116
Bank_Level_Parallism_Col = 1.066351
Bank_Level_Parallism_Ready = 1.029630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066351 

BW Util details:
bwutil = 0.002790 
total_CMD = 48381 
util_bw = 135 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 48166 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48242 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002790 
Either_Row_CoL_Bus_Util = 0.002873 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00285236
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48244 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=923 dram_eff=0.1441
bk0: 49a 48352i bk1: 53a 48354i bk2: 16a 48360i bk3: 15a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013636
Bank_Level_Parallism_Col = 1.013889
Bank_Level_Parallism_Ready = 1.015038
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013889 

BW Util details:
bwutil = 0.002749 
total_CMD = 48381 
util_bw = 133 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 48161 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48244 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00243897
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48241 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002811
n_activity=961 dram_eff=0.1415
bk0: 53a 48353i bk1: 51a 48346i bk2: 16a 48358i bk3: 16a 48365i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043860
Bank_Level_Parallism_Col = 1.044643
Bank_Level_Parallism_Ready = 1.044118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044643 

BW Util details:
bwutil = 0.002811 
total_CMD = 48381 
util_bw = 136 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 48153 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48241 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002811 
Either_Row_CoL_Bus_Util = 0.002894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00293504
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48240 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002832
n_activity=943 dram_eff=0.1453
bk0: 56a 48347i bk1: 51a 48347i bk2: 15a 48359i bk3: 15a 48365i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034043
Bank_Level_Parallism_Col = 1.034632
Bank_Level_Parallism_Ready = 1.043796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034632 

BW Util details:
bwutil = 0.002832 
total_CMD = 48381 
util_bw = 137 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 48146 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48240 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002832 
Either_Row_CoL_Bus_Util = 0.002914 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00279035
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48244 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=947 dram_eff=0.1404
bk0: 48a 48358i bk1: 55a 48347i bk2: 15a 48361i bk3: 15a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103448
Bank_Level_Parallism_Col = 1.090000
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090000 

BW Util details:
bwutil = 0.002749 
total_CMD = 48381 
util_bw = 133 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 48178 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48244 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00268701
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48240 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002832
n_activity=921 dram_eff=0.1488
bk0: 49a 48352i bk1: 56a 48352i bk2: 16a 48361i bk3: 16a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055300
Bank_Level_Parallism_Col = 1.056338
Bank_Level_Parallism_Ready = 1.021898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056338 

BW Util details:
bwutil = 0.002832 
total_CMD = 48381 
util_bw = 137 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 48164 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48240 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002832 
Either_Row_CoL_Bus_Util = 0.002914 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00324508
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48244 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=869 dram_eff=0.153
bk0: 55a 48358i bk1: 55a 48345i bk2: 16a 48360i bk3: 7a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101942
Bank_Level_Parallism_Col = 1.098522
Bank_Level_Parallism_Ready = 1.037594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098522 

BW Util details:
bwutil = 0.002749 
total_CMD = 48381 
util_bw = 133 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 48175 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48244 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00334842
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48246 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=749 dram_eff=0.1749
bk0: 53a 48349i bk1: 55a 48358i bk2: 16a 48359i bk3: 7a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072464
Bank_Level_Parallism_Col = 1.068627
Bank_Level_Parallism_Ready = 1.038168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068627 

BW Util details:
bwutil = 0.002708 
total_CMD = 48381 
util_bw = 131 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 48174 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48246 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00285236
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48258 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00246
n_activity=763 dram_eff=0.156
bk0: 51a 48352i bk1: 47a 48353i bk2: 14a 48360i bk3: 7a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082051
Bank_Level_Parallism_Col = 1.083770
Bank_Level_Parallism_Ready = 1.050420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083770 

BW Util details:
bwutil = 0.002460 
total_CMD = 48381 
util_bw = 119 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 48186 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48258 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002460 
Either_Row_CoL_Bus_Util = 0.002542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00287303
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48254 n_act=4 n_pre=0 n_ref_event=0 n_req=123 n_rd=123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002542
n_activity=843 dram_eff=0.1459
bk0: 47a 48357i bk1: 52a 48349i bk2: 16a 48360i bk3: 8a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967480
Row_Buffer_Locality_read = 0.967480
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028846
Bank_Level_Parallism_Col = 1.029412
Bank_Level_Parallism_Ready = 1.032520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029412 

BW Util details:
bwutil = 0.002542 
total_CMD = 48381 
util_bw = 123 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 48173 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48254 
Read = 123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 123 
total_req = 123 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 123 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002542 
Either_Row_CoL_Bus_Util = 0.002625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0028937
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48252 n_act=4 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002584
n_activity=760 dram_eff=0.1645
bk0: 52a 48349i bk1: 50a 48353i bk2: 15a 48361i bk3: 8a 48366i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968000
Row_Buffer_Locality_read = 0.968000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102564 

BW Util details:
bwutil = 0.002584 
total_CMD = 48381 
util_bw = 125 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 48183 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48252 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 125 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002584 
Either_Row_CoL_Bus_Util = 0.002666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0028937
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48257 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00248
n_activity=772 dram_eff=0.1554
bk0: 48a 48345i bk1: 48a 48351i bk2: 16a 48361i bk3: 8a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084158
Bank_Level_Parallism_Col = 1.085859
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085859 

BW Util details:
bwutil = 0.002480 
total_CMD = 48381 
util_bw = 120 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 48179 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48257 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.002563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00485728
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48259 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002439
n_activity=769 dram_eff=0.1534
bk0: 45a 48359i bk1: 50a 48352i bk2: 15a 48359i bk3: 8a 48366i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014778
Bank_Level_Parallism_Col = 1.015075
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015075 

BW Util details:
bwutil = 0.002439 
total_CMD = 48381 
util_bw = 118 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 48178 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48259 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002439 
Either_Row_CoL_Bus_Util = 0.002522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00287303
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48256 n_act=4 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002501
n_activity=837 dram_eff=0.1446
bk0: 55a 48351i bk1: 45a 48359i bk2: 14a 48360i bk3: 7a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966942
Row_Buffer_Locality_read = 0.966942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004854
Bank_Level_Parallism_Col = 1.004951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004951 

BW Util details:
bwutil = 0.002501 
total_CMD = 48381 
util_bw = 121 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 48175 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48256 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 121 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002501 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00250098
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48246 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=907 dram_eff=0.1444
bk0: 55a 48345i bk1: 52a 48349i bk2: 16a 48361i bk3: 8a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083721
Bank_Level_Parallism_Col = 1.085308
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085308 

BW Util details:
bwutil = 0.002708 
total_CMD = 48381 
util_bw = 131 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 48166 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48246 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00223228
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48256 n_act=4 n_pre=0 n_ref_event=0 n_req=121 n_rd=121 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002501
n_activity=808 dram_eff=0.1498
bk0: 49a 48350i bk1: 50a 48347i bk2: 15a 48362i bk3: 7a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966942
Row_Buffer_Locality_read = 0.966942
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073892
Bank_Level_Parallism_Col = 1.075377
Bank_Level_Parallism_Ready = 1.033058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075377 

BW Util details:
bwutil = 0.002501 
total_CMD = 48381 
util_bw = 121 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 48178 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48256 
Read = 121 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 121 
total_req = 121 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 121 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002501 
Either_Row_CoL_Bus_Util = 0.002584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00349311
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48251 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002604
n_activity=890 dram_eff=0.1416
bk0: 54a 48348i bk1: 50a 48352i bk2: 15a 48362i bk3: 7a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145078
Bank_Level_Parallism_Col = 1.131579
Bank_Level_Parallism_Ready = 1.039683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131579 

BW Util details:
bwutil = 0.002604 
total_CMD = 48381 
util_bw = 126 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 48188 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48251 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002604 
Either_Row_CoL_Bus_Util = 0.002687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00349311
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48265 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002315
n_activity=750 dram_eff=0.1493
bk0: 39a 48355i bk1: 49a 48354i bk2: 16a 48360i bk3: 8a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081522
Bank_Level_Parallism_Col = 1.066298
Bank_Level_Parallism_Ready = 1.026786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066298 

BW Util details:
bwutil = 0.002315 
total_CMD = 48381 
util_bw = 112 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 48197 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48265 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002315 
Either_Row_CoL_Bus_Util = 0.002398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00328641
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48259 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=118 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002439
n_activity=783 dram_eff=0.1507
bk0: 44a 48357i bk1: 51a 48347i bk2: 15a 48361i bk3: 8a 48367i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065990
Bank_Level_Parallism_Col = 1.067358
Bank_Level_Parallism_Ready = 1.059322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067358 

BW Util details:
bwutil = 0.002439 
total_CMD = 48381 
util_bw = 118 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 48184 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48259 
Read = 118 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002439 
Either_Row_CoL_Bus_Util = 0.002522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00225295
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48246 n_act=4 n_pre=0 n_ref_event=0 n_req=131 n_rd=131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=825 dram_eff=0.1588
bk0: 57a 48341i bk1: 51a 48345i bk2: 15a 48360i bk3: 8a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969466
Row_Buffer_Locality_read = 0.969466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085586
Bank_Level_Parallism_Col = 1.087156
Bank_Level_Parallism_Ready = 1.053435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087156 

BW Util details:
bwutil = 0.002708 
total_CMD = 48381 
util_bw = 131 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 48159 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48246 
Read = 131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 131 
total_req = 131 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 131 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002790 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00351378
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48244 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=787 dram_eff=0.169
bk0: 59a 48355i bk1: 52a 48351i bk2: 15a 48362i bk3: 7a 48366i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037209
Bank_Level_Parallism_Col = 1.037915
Bank_Level_Parallism_Ready = 1.045113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037915 

BW Util details:
bwutil = 0.002749 
total_CMD = 48381 
util_bw = 133 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 48166 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48244 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00268701
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48381 n_nop=48251 n_act=4 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002604
n_activity=778 dram_eff=0.162
bk0: 53a 48350i bk1: 52a 48349i bk2: 15a 48362i bk3: 6a 48368i bk4: 0a 48381i bk5: 0a 48381i bk6: 0a 48381i bk7: 0a 48381i bk8: 0a 48381i bk9: 0a 48381i bk10: 0a 48381i bk11: 0a 48381i bk12: 0a 48381i bk13: 0a 48381i bk14: 0a 48381i bk15: 0a 48381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057416
Bank_Level_Parallism_Col = 1.058537
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058537 

BW Util details:
bwutil = 0.002604 
total_CMD = 48381 
util_bw = 126 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 48172 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48381 
n_nop = 48251 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 126 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.002604 
Either_Row_CoL_Bus_Util = 0.002687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00270767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 358, Miss = 84, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 261, Miss = 79, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 351, Miss = 83, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 281, Miss = 84, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 390, Miss = 85, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 252, Miss = 73, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 366, Miss = 83, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 299, Miss = 86, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 377, Miss = 79, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 299, Miss = 82, Miss_rate = 0.274, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 77, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 286, Miss = 78, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 362, Miss = 82, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 260, Miss = 78, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 351, Miss = 81, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 260, Miss = 78, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 358, Miss = 77, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1504, Miss = 75, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 363, Miss = 79, Miss_rate = 0.218, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 271, Miss = 84, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 359, Miss = 82, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 280, Miss = 85, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 350, Miss = 79, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 262, Miss = 85, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 377, Miss = 82, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 267, Miss = 85, Miss_rate = 0.318, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 344, Miss = 80, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 272, Miss = 84, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 343, Miss = 81, Miss_rate = 0.236, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 264, Miss = 80, Miss_rate = 0.303, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 352, Miss = 84, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 263, Miss = 81, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 259, Miss = 86, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 396, Miss = 63, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 290, Miss = 86, Miss_rate = 0.297, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 397, Miss = 61, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 285, Miss = 77, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 434, Miss = 59, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 248, Miss = 84, Miss_rate = 0.339, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 412, Miss = 57, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 243, Miss = 82, Miss_rate = 0.337, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 440, Miss = 60, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 278, Miss = 77, Miss_rate = 0.277, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 431, Miss = 59, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 265, Miss = 81, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 412, Miss = 53, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 278, Miss = 79, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 397, Miss = 58, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 273, Miss = 85, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 427, Miss = 63, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 277, Miss = 78, Miss_rate = 0.282, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 402, Miss = 59, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 303, Miss = 84, Miss_rate = 0.277, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 395, Miss = 58, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 287, Miss = 75, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 838, Miss = 53, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 235, Miss = 75, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 421, Miss = 60, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 305, Miss = 83, Miss_rate = 0.272, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 430, Miss = 64, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 272, Miss = 83, Miss_rate = 0.305, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 440, Miss = 67, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 284, Miss = 77, Miss_rate = 0.271, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 424, Miss = 66, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22833
L2_total_cache_misses = 4847
L2_total_cache_miss_rate = 0.2123
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13851
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 535
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14616
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=22833
icnt_total_pkts_simt_to_mem=22833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22833
Req_Network_cycles = 82361
Req_Network_injected_packets_per_cycle =       0.2772 
Req_Network_conflicts_per_cycle =       0.0287
Req_Network_conflicts_per_cycle_util =       0.2732
Req_Bank_Level_Parallism =       2.6409
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0040
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0043

Reply_Network_injected_packets_num = 22833
Reply_Network_cycles = 82361
Reply_Network_injected_packets_per_cycle =        0.2772
Reply_Network_conflicts_per_cycle =        0.0894
Reply_Network_conflicts_per_cycle_util =       0.8193
Reply_Bank_Level_Parallism =       2.5421
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0035
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 27807 (inst/sec)
gpgpu_simulation_rate = 3050 (cycle/sec)
gpgpu_silicon_slowdown = 474426x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 9530
gpu_sim_insn = 225303
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 344367
gpu_bytes_leidos_Desde_MemFetch = 920960
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =      23.6414
gpu_tot_sim_cycle = 91891
gpu_tot_sim_insn = 976114
gpu_tot_ipc =      10.6225
gpu_tot_issued_cta = 88
gpu_occupancy = 20.8621% 
gpu_tot_occupancy = 15.3605% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6240
partiton_level_parallism_total  =       0.3132
partiton_level_parallism_util =       2.7093
partiton_level_parallism_util_total  =       2.6547
L2_BW  =      28.8951 GB/Sec
L2_BW_total  =      14.5023 GB/Sec
gpu_total_sim_rate=31487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 21, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 83636
	L1D_total_cache_misses = 19906
	L1D_total_cache_miss_rate = 0.2380
	L1D_total_cache_pending_hits = 1699
	L1D_total_cache_reservation_fails = 4954
	L1D_cache_data_port_util = 0.274
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1678
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16054

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4954
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 976114
gpgpu_n_tot_w_icount = 135614
gpgpu_n_stall_shd_mem = 19075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12726
gpgpu_n_mem_write_global = 16054
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16979
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49087	W0_Idle:233957	W0_Scoreboard:502603	W1:35281	W2:15567	W3:10820	W4:6985	W5:4999	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13845
single_issue_nums: WS0:35310	WS1:33671	WS2:33469	WS3:33164	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101808 {8:12726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 642160 {40:16054,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 509040 {40:12726,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128432 {8:16054,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 216 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1095 	3176 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23685 	5095 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23450 	4154 	1176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25654 	2657 	394 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 63.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 63.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 63.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4952/128 = 38.687500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        63        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        63        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        63        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4952
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        655       493      2625      4567    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        656       479      2571      4583    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        611       518      2932      4621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        673       461      3009      4619    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        659       475      3390      5399    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        675       455      2872      4885    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        675       461      2916      4203    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        670       460      2947      4185    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5731       453      2871      4589    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        645       514      2981      4721    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        663       483      2864      4500    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        707       448      2716      4149    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        684       475      2728      4340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       480      2950      4158    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        576       509      2729      4596    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       504      2737      4214    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        481       496      5218      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        498       495      5587      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        500       480      6809      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        467       488      5641      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        488       498      6137      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        481       472      6205      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        456       463      6162      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        481       457      6326      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        486       477      5829      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        477       485      6027      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        492       481      6312      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        457       476      6156     13842    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        456       479      6099      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        501       504      6456      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        500       497      6094      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        476       503      6274      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1080 dram_eff=0.1472
bk0: 64a 53938i bk1: 64a 53943i bk2: 16a 53958i bk3: 15a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 53724 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00314937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53815 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002964
n_activity=979 dram_eff=0.1634
bk0: 64a 53938i bk1: 64a 53935i bk2: 16a 53958i bk3: 16a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002964 
total_CMD = 53979 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 53710 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53815 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00339021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1054 dram_eff=0.1509
bk0: 64a 53946i bk1: 64a 53936i bk2: 16a 53957i bk3: 15a 53963i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 53730 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00298264
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1058 dram_eff=0.1503
bk0: 64a 53941i bk1: 64a 53937i bk2: 15a 53959i bk3: 16a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 53719 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00416829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53819 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00289
n_activity=991 dram_eff=0.1574
bk0: 64a 53948i bk1: 64a 53947i bk2: 14a 53958i bk3: 14a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002890 
total_CMD = 53979 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 53740 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53819 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002890 
Either_Row_CoL_Bus_Util = 0.002964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00220456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1179 dram_eff=0.1349
bk0: 64a 53953i bk1: 64a 53946i bk2: 16a 53957i bk3: 15a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 53732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0024454
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1071 dram_eff=0.1485
bk0: 64a 53945i bk1: 64a 53944i bk2: 15a 53958i bk3: 16a 53964i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 53732 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00264918
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1034 dram_eff=0.1538
bk0: 64a 53946i bk1: 64a 53936i bk2: 15a 53959i bk3: 16a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 53721 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00353841
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=959 dram_eff=0.1658
bk0: 64a 53947i bk1: 64a 53937i bk2: 15a 53960i bk3: 16a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 53737 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00261213
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53818 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002909
n_activity=1064 dram_eff=0.1476
bk0: 64a 53948i bk1: 64a 53948i bk2: 15a 53959i bk3: 14a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002909 
total_CMD = 53979 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 53739 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53818 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002909 
Either_Row_CoL_Bus_Util = 0.002983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00287149
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53817 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002927
n_activity=1134 dram_eff=0.1393
bk0: 64a 53954i bk1: 63a 53943i bk2: 15a 53957i bk3: 16a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058333
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.002927 
total_CMD = 53979 
util_bw = 158 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 53739 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53817 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.003001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00255655
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53815 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002964
n_activity=1139 dram_eff=0.1405
bk0: 64a 53949i bk1: 64a 53949i bk2: 16a 53958i bk3: 16a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002964 
total_CMD = 53979 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 53729 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53815 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00218604
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53815 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002964
n_activity=1131 dram_eff=0.1415
bk0: 64a 53948i bk1: 64a 53940i bk2: 16a 53956i bk3: 16a 53963i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002964 
total_CMD = 53979 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 53720 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53815 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00274181
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53816 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=1121 dram_eff=0.1418
bk0: 64a 53944i bk1: 64a 53941i bk2: 15a 53957i bk3: 16a 53963i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002946 
total_CMD = 53979 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 53717 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53816 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002946 
Either_Row_CoL_Bus_Util = 0.003020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00261213
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53817 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002927
n_activity=1140 dram_eff=0.1386
bk0: 64a 53952i bk1: 64a 53942i bk2: 15a 53959i bk3: 15a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002927 
total_CMD = 53979 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 53744 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53817 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.003001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240834
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53815 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002964
n_activity=1101 dram_eff=0.1453
bk0: 64a 53946i bk1: 64a 53949i bk2: 16a 53959i bk3: 16a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002964 
total_CMD = 53979 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 53735 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53815 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002964 
Either_Row_CoL_Bus_Util = 0.003038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00290854
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=991 dram_eff=0.1524
bk0: 64a 53954i bk1: 64a 53941i bk2: 16a 53958i bk3: 7a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 53753 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00300117
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=953 dram_eff=0.1584
bk0: 64a 53945i bk1: 64a 53956i bk2: 16a 53957i bk3: 7a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 53750 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00257508
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53826 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00276
n_activity=936 dram_eff=0.1592
bk0: 64a 53943i bk1: 64a 53944i bk2: 14a 53958i bk3: 7a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002760 
total_CMD = 53979 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 53743 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53826 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002760 
Either_Row_CoL_Bus_Util = 0.002834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00268623
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=1009 dram_eff=0.1497
bk0: 63a 53953i bk1: 64a 53944i bk2: 16a 53958i bk3: 8a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033473
Bank_Level_Parallism_Col = 1.034043
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034043 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 53740 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0025936
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=932 dram_eff=0.162
bk0: 64a 53946i bk1: 64a 53947i bk2: 15a 53959i bk3: 8a 53964i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 53751 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00261213
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53823 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002816
n_activity=971 dram_eff=0.1565
bk0: 64a 53940i bk1: 64a 53943i bk2: 16a 53959i bk3: 8a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002816 
total_CMD = 53979 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 53736 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53823 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.002890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0043906
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=931 dram_eff=0.1622
bk0: 64a 53947i bk1: 64a 53948i bk2: 15a 53957i bk3: 8a 53964i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 53731 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00276033
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53826 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00276
n_activity=1029 dram_eff=0.1448
bk0: 64a 53949i bk1: 64a 53953i bk2: 14a 53958i bk3: 7a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002760 
total_CMD = 53979 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 53741 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53826 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002760 
Either_Row_CoL_Bus_Util = 0.002834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00226014
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53823 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002816
n_activity=1053 dram_eff=0.1443
bk0: 64a 53941i bk1: 64a 53945i bk2: 16a 53959i bk3: 8a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002816 
total_CMD = 53979 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 53739 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53823 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.002890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0020193
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53825 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002779
n_activity=996 dram_eff=0.1506
bk0: 64a 53943i bk1: 64a 53944i bk2: 15a 53960i bk3: 7a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002779 
total_CMD = 53979 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 53741 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53825 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002779 
Either_Row_CoL_Bus_Util = 0.002853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00314937
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53825 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002779
n_activity=1060 dram_eff=0.1415
bk0: 63a 53943i bk1: 64a 53947i bk2: 15a 53960i bk3: 8a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125561
Bank_Level_Parallism_Col = 1.113636
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113636 

BW Util details:
bwutil = 0.002779 
total_CMD = 53979 
util_bw = 150 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 53756 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53825 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002779 
Either_Row_CoL_Bus_Util = 0.002853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00320495
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53823 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002816
n_activity=948 dram_eff=0.1603
bk0: 64a 53942i bk1: 64a 53948i bk2: 16a 53958i bk3: 8a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002816 
total_CMD = 53979 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 53743 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53823 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.002890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00305674
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=986 dram_eff=0.1531
bk0: 64a 53952i bk1: 64a 53942i bk2: 15a 53959i bk3: 8a 53965i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 53743 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207488
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=937 dram_eff=0.1612
bk0: 64a 53938i bk1: 64a 53941i bk2: 15a 53958i bk3: 8a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 53734 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0031679
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53824 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002797
n_activity=972 dram_eff=0.1553
bk0: 64a 53952i bk1: 64a 53947i bk2: 16a 53960i bk3: 7a 53964i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002797 
total_CMD = 53979 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 53743 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53824 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.002871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240834
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53979 n_nop=53826 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00276
n_activity=958 dram_eff=0.1555
bk0: 64a 53946i bk1: 64a 53946i bk2: 15a 53960i bk3: 6a 53966i bk4: 0a 53979i bk5: 0a 53979i bk6: 0a 53979i bk7: 0a 53979i bk8: 0a 53979i bk9: 0a 53979i bk10: 0a 53979i bk11: 0a 53979i bk12: 0a 53979i bk13: 0a 53979i bk14: 0a 53979i bk15: 0a 53979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002760 
total_CMD = 53979 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 53744 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53979 
n_nop = 53826 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.002760 
Either_Row_CoL_Bus_Util = 0.002834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00242687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 482, Miss = 98, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 359, Miss = 95, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 470, Miss = 94, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 380, Miss = 95, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 520, Miss = 96, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 346, Miss = 95, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 494, Miss = 95, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 96, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 516, Miss = 94, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 394, Miss = 94, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 494, Miss = 95, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 385, Miss = 95, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 487, Miss = 95, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 360, Miss = 96, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 483, Miss = 95, Miss_rate = 0.197, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 360, Miss = 96, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 476, Miss = 95, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2097, Miss = 98, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 495, Miss = 94, Miss_rate = 0.190, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 352, Miss = 94, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 482, Miss = 95, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 377, Miss = 95, Miss_rate = 0.252, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 479, Miss = 95, Miss_rate = 0.198, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 354, Miss = 96, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 498, Miss = 96, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 362, Miss = 96, Miss_rate = 0.265, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 471, Miss = 93, Miss_rate = 0.197, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 361, Miss = 96, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 470, Miss = 95, Miss_rate = 0.202, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 348, Miss = 95, Miss_rate = 0.273, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 486, Miss = 95, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 357, Miss = 96, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 317, Miss = 95, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 451, Miss = 72, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 347, Miss = 95, Miss_rate = 0.274, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 459, Miss = 72, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 346, Miss = 93, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 498, Miss = 73, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 311, Miss = 95, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 470, Miss = 74, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 313, Miss = 95, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 496, Miss = 73, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 494, Miss = 73, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 95, Miss_rate = 0.297, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 473, Miss = 72, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 346, Miss = 93, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 449, Miss = 72, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 337, Miss = 96, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 477, Miss = 73, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 337, Miss = 94, Miss_rate = 0.279, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 463, Miss = 72, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 358, Miss = 94, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 450, Miss = 72, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 361, Miss = 95, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 897, Miss = 73, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 293, Miss = 95, Miss_rate = 0.324, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 481, Miss = 73, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 495, Miss = 72, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 328, Miss = 95, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 497, Miss = 73, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 347, Miss = 93, Miss_rate = 0.268, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 478, Miss = 73, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28780
L2_total_cache_misses = 5723
L2_total_cache_miss_rate = 0.1989
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16054
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=28780
icnt_total_pkts_simt_to_mem=28780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28780
Req_Network_cycles = 91891
Req_Network_injected_packets_per_cycle =       0.3132 
Req_Network_conflicts_per_cycle =       0.0292
Req_Network_conflicts_per_cycle_util =       0.2475
Req_Bank_Level_Parallism =       2.6547
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0037
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0049

Reply_Network_injected_packets_num = 28780
Reply_Network_cycles = 91891
Reply_Network_injected_packets_per_cycle =        0.3132
Reply_Network_conflicts_per_cycle =        0.1043
Reply_Network_conflicts_per_cycle_util =       0.8503
Reply_Bank_Level_Parallism =       2.5544
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0039
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 31487 (inst/sec)
gpgpu_simulation_rate = 2964 (cycle/sec)
gpgpu_silicon_slowdown = 488191x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5598
gpu_sim_insn = 48486
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 349443
gpu_bytes_leidos_Desde_MemFetch = 939136
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.6613
gpu_tot_sim_cycle = 97489
gpu_tot_sim_insn = 1024600
gpu_tot_ipc =      10.5099
gpu_tot_issued_cta = 96
gpu_occupancy = 21.5364% 
gpu_tot_occupancy = 15.4857% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1015
partiton_level_parallism_total  =       0.3010
partiton_level_parallism_util =       3.8121
partiton_level_parallism_util_total  =       2.6704
L2_BW  =       4.6982 GB/Sec
L2_BW_total  =      13.9393 GB/Sec
gpu_total_sim_rate=31048

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 40, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 66, Miss_rate = 0.512, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 84204
	L1D_total_cache_misses = 20262
	L1D_total_cache_miss_rate = 0.2406
	L1D_total_cache_pending_hits = 1699
	L1D_total_cache_reservation_fails = 4954
	L1D_cache_data_port_util = 0.269
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1678
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 67710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16494

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4954
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 1024600
gpgpu_n_tot_w_icount = 138928
gpgpu_n_stall_shd_mem = 19075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12854
gpgpu_n_mem_write_global = 16494
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16979
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51025	W0_Idle:241562	W0_Scoreboard:508786	W1:35806	W2:16107	W3:11135	W4:7210	W5:5044	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:15143
single_issue_nums: WS0:36176	WS1:34522	WS2:34260	WS3:33970	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102832 {8:12854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659760 {40:16494,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 514160 {40:12854,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131952 {8:16494,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 216 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1095 	3176 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24253 	5095 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	23827 	4341 	1180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26163 	2716 	394 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 63.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 63.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 63.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4952/128 = 38.687500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        63        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        63        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        63        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4952
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        655       493      2720      4669    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        656       479      2645      4658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        611       518      3017      4711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        673       461      3101      4707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        659       475      3503      5514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        675       455      2960      4979    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        675       461      3004      4286    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        670       460      3025      4258    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5731       453      2947      4660    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        645       514      3068      4817    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        663       483      2957      4588    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        707       448      2789      4222    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        684       475      2816      4427    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       480      3054      4255    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        576       509      2817      4686    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       504      2812      4288    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        481       496      5409      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        498       495      5758      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        500       480      7017      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        467       488      5825      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        488       498      6346      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        481       472      6389      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        456       463      6352      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        481       457      6520      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        486       477      5995      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        477       485      6217      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        492       481      6510      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        457       476      6325     16591    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        456       479      6294      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        501       504      6664      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        500       497      6273      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        476       503      6455      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1080 dram_eff=0.1472
bk0: 64a 57226i bk1: 64a 57231i bk2: 16a 57246i bk3: 15a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 57012 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00296855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57103 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002794
n_activity=979 dram_eff=0.1634
bk0: 64a 57226i bk1: 64a 57223i bk2: 16a 57246i bk3: 16a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002794 
total_CMD = 57267 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 56998 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57103 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002794 
Either_Row_CoL_Bus_Util = 0.002864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00319556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1054 dram_eff=0.1509
bk0: 64a 57234i bk1: 64a 57224i bk2: 16a 57245i bk3: 15a 57251i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 57018 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00281139
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1058 dram_eff=0.1503
bk0: 64a 57229i bk1: 64a 57225i bk2: 15a 57247i bk3: 16a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 57007 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00392896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57107 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002724
n_activity=991 dram_eff=0.1574
bk0: 64a 57236i bk1: 64a 57235i bk2: 14a 57246i bk3: 14a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002724 
total_CMD = 57267 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 57028 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57107 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002724 
Either_Row_CoL_Bus_Util = 0.002794 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207799
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1179 dram_eff=0.1349
bk0: 64a 57241i bk1: 64a 57234i bk2: 16a 57245i bk3: 15a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 57020 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00230499
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1071 dram_eff=0.1485
bk0: 64a 57233i bk1: 64a 57232i bk2: 15a 57246i bk3: 16a 57252i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 57020 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00249708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1034 dram_eff=0.1538
bk0: 64a 57234i bk1: 64a 57224i bk2: 15a 57247i bk3: 16a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 57009 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00333525
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=959 dram_eff=0.1658
bk0: 64a 57235i bk1: 64a 57225i bk2: 15a 57248i bk3: 16a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 57025 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00246215
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57106 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002742
n_activity=1064 dram_eff=0.1476
bk0: 64a 57236i bk1: 64a 57236i bk2: 15a 57247i bk3: 14a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002742 
total_CMD = 57267 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 57027 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57106 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002742 
Either_Row_CoL_Bus_Util = 0.002811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00270662
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57105 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002759
n_activity=1134 dram_eff=0.1393
bk0: 64a 57242i bk1: 63a 57231i bk2: 15a 57245i bk3: 16a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058333
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.025316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.002759 
total_CMD = 57267 
util_bw = 158 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 57027 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57105 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002759 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240976
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57103 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002794
n_activity=1139 dram_eff=0.1405
bk0: 64a 57237i bk1: 64a 57237i bk2: 16a 57246i bk3: 16a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002794 
total_CMD = 57267 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 57017 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57103 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002794 
Either_Row_CoL_Bus_Util = 0.002864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00206052
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57103 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002794
n_activity=1131 dram_eff=0.1415
bk0: 64a 57236i bk1: 64a 57228i bk2: 16a 57244i bk3: 16a 57251i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002794 
total_CMD = 57267 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 57008 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57103 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002794 
Either_Row_CoL_Bus_Util = 0.002864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00258439
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57104 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002776
n_activity=1121 dram_eff=0.1418
bk0: 64a 57232i bk1: 64a 57229i bk2: 15a 57245i bk3: 16a 57251i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002776 
total_CMD = 57267 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 57005 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57104 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002776 
Either_Row_CoL_Bus_Util = 0.002846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00246215
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57105 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002759
n_activity=1140 dram_eff=0.1386
bk0: 64a 57240i bk1: 64a 57230i bk2: 15a 57247i bk3: 15a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002759 
total_CMD = 57267 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 57032 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57105 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002759 
Either_Row_CoL_Bus_Util = 0.002829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227007
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57103 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002794
n_activity=1101 dram_eff=0.1453
bk0: 64a 57234i bk1: 64a 57237i bk2: 16a 57247i bk3: 16a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002794 
total_CMD = 57267 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 57023 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57103 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002794 
Either_Row_CoL_Bus_Util = 0.002864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00274154
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=991 dram_eff=0.1524
bk0: 64a 57242i bk1: 64a 57229i bk2: 16a 57246i bk3: 7a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 57041 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00282885
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=953 dram_eff=0.1584
bk0: 64a 57233i bk1: 64a 57244i bk2: 16a 57245i bk3: 7a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 57038 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00242723
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57114 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002602
n_activity=936 dram_eff=0.1592
bk0: 64a 57231i bk1: 64a 57232i bk2: 14a 57246i bk3: 7a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002602 
total_CMD = 57267 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 57031 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57114 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002602 
Either_Row_CoL_Bus_Util = 0.002672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.002532
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=1009 dram_eff=0.1497
bk0: 63a 57241i bk1: 64a 57232i bk2: 16a 57246i bk3: 8a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033473
Bank_Level_Parallism_Col = 1.034043
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034043 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 57028 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00244469
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=932 dram_eff=0.162
bk0: 64a 57234i bk1: 64a 57235i bk2: 15a 57247i bk3: 8a 57252i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 57039 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00246215
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57111 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002654
n_activity=971 dram_eff=0.1565
bk0: 64a 57228i bk1: 64a 57231i bk2: 16a 57247i bk3: 8a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002654 
total_CMD = 57267 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 57024 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57111 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002654 
Either_Row_CoL_Bus_Util = 0.002724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00413851
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=931 dram_eff=0.1622
bk0: 64a 57235i bk1: 64a 57236i bk2: 15a 57245i bk3: 8a 57252i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 57019 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260185
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57114 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002602
n_activity=1029 dram_eff=0.1448
bk0: 64a 57237i bk1: 64a 57241i bk2: 14a 57246i bk3: 7a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002602 
total_CMD = 57267 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 57029 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57114 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002602 
Either_Row_CoL_Bus_Util = 0.002672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00213037
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57111 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002654
n_activity=1053 dram_eff=0.1443
bk0: 64a 57229i bk1: 64a 57233i bk2: 16a 57247i bk3: 8a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002654 
total_CMD = 57267 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 57027 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57111 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002654 
Either_Row_CoL_Bus_Util = 0.002724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00190336
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57113 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002619
n_activity=996 dram_eff=0.1506
bk0: 64a 57231i bk1: 64a 57232i bk2: 15a 57248i bk3: 7a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002619 
total_CMD = 57267 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 57029 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57113 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002619 
Either_Row_CoL_Bus_Util = 0.002689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00296855
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57113 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002619
n_activity=1060 dram_eff=0.1415
bk0: 63a 57231i bk1: 64a 57235i bk2: 15a 57248i bk3: 8a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125561
Bank_Level_Parallism_Col = 1.113636
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113636 

BW Util details:
bwutil = 0.002619 
total_CMD = 57267 
util_bw = 150 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 57044 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57113 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002619 
Either_Row_CoL_Bus_Util = 0.002689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00302094
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57111 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002654
n_activity=948 dram_eff=0.1603
bk0: 64a 57230i bk1: 64a 57236i bk2: 16a 57246i bk3: 8a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002654 
total_CMD = 57267 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 57031 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57111 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002654 
Either_Row_CoL_Bus_Util = 0.002724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00288124
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=986 dram_eff=0.1531
bk0: 64a 57240i bk1: 64a 57230i bk2: 15a 57247i bk3: 8a 57253i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 57031 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195575
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=937 dram_eff=0.1612
bk0: 64a 57226i bk1: 64a 57229i bk2: 15a 57246i bk3: 8a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 57022 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00298601
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57112 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002637
n_activity=972 dram_eff=0.1553
bk0: 64a 57240i bk1: 64a 57235i bk2: 16a 57248i bk3: 7a 57252i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002637 
total_CMD = 57267 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 57031 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57112 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002637 
Either_Row_CoL_Bus_Util = 0.002707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227007
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57267 n_nop=57114 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002602
n_activity=958 dram_eff=0.1555
bk0: 64a 57234i bk1: 64a 57234i bk2: 15a 57248i bk3: 6a 57254i bk4: 0a 57267i bk5: 0a 57267i bk6: 0a 57267i bk7: 0a 57267i bk8: 0a 57267i bk9: 0a 57267i bk10: 0a 57267i bk11: 0a 57267i bk12: 0a 57267i bk13: 0a 57267i bk14: 0a 57267i bk15: 0a 57267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002602 
total_CMD = 57267 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 57032 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57267 
n_nop = 57114 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000070 
CoL_Bus_Util = 0.002602 
Either_Row_CoL_Bus_Util = 0.002672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00228753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 490, Miss = 98, Miss_rate = 0.200, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 367, Miss = 95, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 476, Miss = 94, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 386, Miss = 95, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 527, Miss = 96, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 353, Miss = 95, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 501, Miss = 95, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 391, Miss = 96, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 524, Miss = 94, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 402, Miss = 94, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 501, Miss = 95, Miss_rate = 0.190, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 392, Miss = 95, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 494, Miss = 95, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 367, Miss = 96, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 489, Miss = 95, Miss_rate = 0.194, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 366, Miss = 96, Miss_rate = 0.262, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 482, Miss = 95, Miss_rate = 0.197, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2103, Miss = 98, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 502, Miss = 94, Miss_rate = 0.187, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 359, Miss = 94, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 489, Miss = 95, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 95, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 485, Miss = 95, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 360, Miss = 96, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 505, Miss = 96, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 369, Miss = 96, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 479, Miss = 93, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 369, Miss = 96, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 477, Miss = 95, Miss_rate = 0.199, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 355, Miss = 95, Miss_rate = 0.268, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 492, Miss = 95, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 363, Miss = 96, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 317, Miss = 95, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 467, Miss = 72, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 347, Miss = 95, Miss_rate = 0.274, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 473, Miss = 72, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 346, Miss = 93, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 513, Miss = 73, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 311, Miss = 95, Miss_rate = 0.305, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 485, Miss = 74, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 313, Miss = 95, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 512, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 509, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 95, Miss_rate = 0.297, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 72, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 346, Miss = 93, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 463, Miss = 72, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 337, Miss = 96, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 491, Miss = 73, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 337, Miss = 94, Miss_rate = 0.279, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 478, Miss = 72, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 358, Miss = 94, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 465, Miss = 72, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 361, Miss = 95, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 1021, Miss = 73, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 293, Miss = 95, Miss_rate = 0.324, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 496, Miss = 73, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 511, Miss = 72, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 328, Miss = 95, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 512, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 347, Miss = 93, Miss_rate = 0.268, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 492, Miss = 73, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 29348
L2_total_cache_misses = 5723
L2_total_cache_miss_rate = 0.1950
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16494
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=29348
icnt_total_pkts_simt_to_mem=29348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29348
Req_Network_cycles = 97489
Req_Network_injected_packets_per_cycle =       0.3010 
Req_Network_conflicts_per_cycle =       0.0313
Req_Network_conflicts_per_cycle_util =       0.2773
Req_Bank_Level_Parallism =       2.6704
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0041
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0047

Reply_Network_injected_packets_num = 29348
Reply_Network_cycles = 97489
Reply_Network_injected_packets_per_cycle =        0.3010
Reply_Network_conflicts_per_cycle =        0.1000
Reply_Network_conflicts_per_cycle_util =       0.8536
Reply_Bank_Level_Parallism =       2.5701
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0038
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 31048 (inst/sec)
gpgpu_simulation_rate = 2954 (cycle/sec)
gpgpu_silicon_slowdown = 489844x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 7970
gpu_sim_insn = 55238
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 360095
gpu_bytes_leidos_Desde_MemFetch = 982176
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       6.9307
gpu_tot_sim_cycle = 105459
gpu_tot_sim_insn = 1079838
gpu_tot_ipc =      10.2394
gpu_tot_issued_cta = 104
gpu_occupancy = 15.3105% 
gpu_tot_occupancy = 15.4707% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1688
partiton_level_parallism_total  =       0.2910
partiton_level_parallism_util =       2.4679
partiton_level_parallism_util_total  =       2.6609
L2_BW  =       7.8142 GB/Sec
L2_BW_total  =      13.4764 GB/Sec
gpu_total_sim_rate=30852

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 342, Miss = 182, Miss_rate = 0.532, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[17]: Access = 386, Miss = 204, Miss_rate = 0.528, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 264, Miss = 153, Miss_rate = 0.580, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[19]: Access = 431, Miss = 234, Miss_rate = 0.543, Pending_hits = 9, Reservation_fails = 12
	L1D_cache_core[20]: Access = 448, Miss = 225, Miss_rate = 0.502, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 328, Miss = 173, Miss_rate = 0.527, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 181, Miss_rate = 0.539, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[23]: Access = 453, Miss = 229, Miss_rate = 0.506, Pending_hits = 9, Reservation_fails = 1
	L1D_cache_core[24]: Access = 28, Miss = 23, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 31, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 86594
	L1D_total_cache_misses = 21497
	L1D_total_cache_miss_rate = 0.2483
	L1D_total_cache_pending_hits = 1753
	L1D_total_cache_reservation_fails = 4967
	L1D_cache_data_port_util = 0.250
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1732
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16610

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4967
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 1079838
gpgpu_n_tot_w_icount = 153983
gpgpu_n_stall_shd_mem = 19307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14083
gpgpu_n_mem_write_global = 16610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58714	W0_Idle:253736	W0_Scoreboard:566247	W1:39875	W2:18318	W3:12154	W4:7780	W5:5183	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:16313
single_issue_nums: WS0:40323	WS1:38657	WS2:37844	WS3:37159	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 112664 {8:14083,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 664400 {40:16610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 563320 {40:14083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132880 {8:16610,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 214 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1097 	3177 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25595 	5098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	25106 	4407 	1180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27430 	2793 	395 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4955/128 = 38.710938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4955
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        670       505      2908      5220    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        676       512      2811      5022    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        623       533      3204      5211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        685       491      3291      5152    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        682       496      3719      5983    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        695       485      3136      5479    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       499      3192      4673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        688       481      3202      4738    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5749       465      3122      5083    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        662       520      3256      5340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       498      3146      4987    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        743       472      2953      4598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        711       489      2992      4767    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        667       510      3255      4724    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        588       533      3004      5124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        681       525      2976      4675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        492       511      5432      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        516       525      5758      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        517       510      7017      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        485       505      5837      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        524       525      6346      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        516       496      6389      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        477       493      6352      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        514       490      6533      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        525       510      5995      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        501       515      6217      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        523       511      6510      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        490       497      6325     16591    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        485       503      6294      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        515       543      6664      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        518       548      6273      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        494       530      6467      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1080 dram_eff=0.1472
bk0: 64a 61908i bk1: 64a 61913i bk2: 16a 61928i bk3: 15a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 61694 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00274419
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61785 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002583
n_activity=979 dram_eff=0.1634
bk0: 64a 61908i bk1: 64a 61905i bk2: 16a 61928i bk3: 16a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002583 
total_CMD = 61949 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 61680 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61785 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002583 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00295404
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1054 dram_eff=0.1509
bk0: 64a 61916i bk1: 64a 61906i bk2: 16a 61927i bk3: 15a 61933i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 61700 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00259891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1058 dram_eff=0.1503
bk0: 64a 61911i bk1: 64a 61907i bk2: 15a 61929i bk3: 16a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 61689 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00363202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61789 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002518
n_activity=991 dram_eff=0.1574
bk0: 64a 61918i bk1: 64a 61917i bk2: 14a 61928i bk3: 14a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002518 
total_CMD = 61949 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 61710 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61789 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002518 
Either_Row_CoL_Bus_Util = 0.002583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00192093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1179 dram_eff=0.1349
bk0: 64a 61923i bk1: 64a 61916i bk2: 16a 61927i bk3: 15a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 61702 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00213079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1071 dram_eff=0.1485
bk0: 64a 61915i bk1: 64a 61914i bk2: 15a 61928i bk3: 16a 61934i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 61702 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00230835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1034 dram_eff=0.1538
bk0: 64a 61916i bk1: 64a 61906i bk2: 15a 61929i bk3: 16a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 61691 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00308318
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=959 dram_eff=0.1658
bk0: 64a 61917i bk1: 64a 61907i bk2: 15a 61930i bk3: 16a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 61707 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227607
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61788 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002534
n_activity=1064 dram_eff=0.1476
bk0: 64a 61918i bk1: 64a 61918i bk2: 15a 61929i bk3: 14a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002534 
total_CMD = 61949 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 61709 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61788 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002534 
Either_Row_CoL_Bus_Util = 0.002599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00250206
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1147 dram_eff=0.1386
bk0: 64a 61924i bk1: 64a 61913i bk2: 15a 61927i bk3: 16a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058091
Bank_Level_Parallism_Col = 1.059072
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059072 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 61708 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00222764
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61785 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002583
n_activity=1139 dram_eff=0.1405
bk0: 64a 61919i bk1: 64a 61919i bk2: 16a 61928i bk3: 16a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002583 
total_CMD = 61949 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 61699 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61785 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002583 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00190479
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61785 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002583
n_activity=1131 dram_eff=0.1415
bk0: 64a 61918i bk1: 64a 61910i bk2: 16a 61926i bk3: 16a 61933i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002583 
total_CMD = 61949 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 61690 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61785 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002583 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00238906
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61786 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002567
n_activity=1121 dram_eff=0.1418
bk0: 64a 61914i bk1: 64a 61911i bk2: 15a 61927i bk3: 16a 61933i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002567 
total_CMD = 61949 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 61687 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61786 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002567 
Either_Row_CoL_Bus_Util = 0.002631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227607
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61787 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00255
n_activity=1140 dram_eff=0.1386
bk0: 64a 61922i bk1: 64a 61912i bk2: 15a 61929i bk3: 15a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002550 
total_CMD = 61949 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 61714 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61787 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002550 
Either_Row_CoL_Bus_Util = 0.002615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020985
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61785 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002583
n_activity=1101 dram_eff=0.1453
bk0: 64a 61916i bk1: 64a 61919i bk2: 16a 61929i bk3: 16a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002583 
total_CMD = 61949 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 61705 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61785 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002583 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00253434
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=991 dram_eff=0.1524
bk0: 64a 61924i bk1: 64a 61911i bk2: 16a 61928i bk3: 7a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 61723 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00261505
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=953 dram_eff=0.1584
bk0: 64a 61915i bk1: 64a 61926i bk2: 16a 61927i bk3: 7a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 61720 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00224378
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61796 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002405
n_activity=936 dram_eff=0.1592
bk0: 64a 61913i bk1: 64a 61914i bk2: 14a 61928i bk3: 7a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002405 
total_CMD = 61949 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 61713 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61796 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002405 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00234064
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61793 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002454
n_activity=1022 dram_eff=0.1487
bk0: 64a 61923i bk1: 64a 61914i bk2: 16a 61928i bk3: 8a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.002454 
total_CMD = 61949 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 61709 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61793 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002454 
Either_Row_CoL_Bus_Util = 0.002518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00225992
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=932 dram_eff=0.162
bk0: 64a 61916i bk1: 64a 61917i bk2: 15a 61929i bk3: 8a 61934i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 61721 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227607
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61793 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002454
n_activity=971 dram_eff=0.1565
bk0: 64a 61910i bk1: 64a 61913i bk2: 16a 61929i bk3: 8a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002454 
total_CMD = 61949 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 61706 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61793 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002454 
Either_Row_CoL_Bus_Util = 0.002518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00382573
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=931 dram_eff=0.1622
bk0: 64a 61917i bk1: 64a 61918i bk2: 15a 61927i bk3: 8a 61934i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 61701 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0024052
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61796 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002405
n_activity=1029 dram_eff=0.1448
bk0: 64a 61919i bk1: 64a 61923i bk2: 14a 61928i bk3: 7a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002405 
total_CMD = 61949 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 61711 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61796 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002405 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00196936
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61793 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002454
n_activity=1053 dram_eff=0.1443
bk0: 64a 61911i bk1: 64a 61915i bk2: 16a 61929i bk3: 8a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002454 
total_CMD = 61949 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 61709 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61793 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002454 
Either_Row_CoL_Bus_Util = 0.002518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00175951
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61795 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002421
n_activity=996 dram_eff=0.1506
bk0: 64a 61913i bk1: 64a 61914i bk2: 15a 61930i bk3: 7a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002421 
total_CMD = 61949 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 61711 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61795 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002421 
Either_Row_CoL_Bus_Util = 0.002486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00274419
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=1073 dram_eff=0.1407
bk0: 64a 61913i bk1: 64a 61917i bk2: 15a 61930i bk3: 8a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.113122
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113122 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 61725 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00279262
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61793 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002454
n_activity=948 dram_eff=0.1603
bk0: 64a 61912i bk1: 64a 61918i bk2: 16a 61928i bk3: 8a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002454 
total_CMD = 61949 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 61713 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61793 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002454 
Either_Row_CoL_Bus_Util = 0.002518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00266348
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=986 dram_eff=0.1531
bk0: 64a 61922i bk1: 64a 61912i bk2: 15a 61929i bk3: 8a 61935i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 61713 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00180794
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=937 dram_eff=0.1612
bk0: 64a 61908i bk1: 64a 61911i bk2: 15a 61928i bk3: 8a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 61704 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00276034
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61794 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=972 dram_eff=0.1553
bk0: 64a 61922i bk1: 64a 61917i bk2: 16a 61930i bk3: 7a 61934i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002437 
total_CMD = 61949 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 61713 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61794 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0020985
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61949 n_nop=61796 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002405
n_activity=958 dram_eff=0.1555
bk0: 64a 61916i bk1: 64a 61916i bk2: 15a 61930i bk3: 6a 61936i bk4: 0a 61949i bk5: 0a 61949i bk6: 0a 61949i bk7: 0a 61949i bk8: 0a 61949i bk9: 0a 61949i bk10: 0a 61949i bk11: 0a 61949i bk12: 0a 61949i bk13: 0a 61949i bk14: 0a 61949i bk15: 0a 61949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002405 
total_CMD = 61949 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 61714 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61949 
n_nop = 61796 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.002405 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00211464

========= L2 cache stats =========
L2_cache_bank[0]: Access = 537, Miss = 98, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 389, Miss = 95, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 519, Miss = 94, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 406, Miss = 95, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 96, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 95, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 549, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 410, Miss = 96, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 566, Miss = 94, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 426, Miss = 94, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 417, Miss = 95, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 539, Miss = 95, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 388, Miss = 96, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 536, Miss = 95, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 387, Miss = 96, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 521, Miss = 95, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2124, Miss = 98, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 545, Miss = 94, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 378, Miss = 94, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 530, Miss = 95, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 409, Miss = 96, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 531, Miss = 95, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 380, Miss = 96, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 542, Miss = 96, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 390, Miss = 96, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 529, Miss = 93, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 96, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 518, Miss = 95, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 376, Miss = 95, Miss_rate = 0.253, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 534, Miss = 95, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 385, Miss = 96, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 325, Miss = 95, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 470, Miss = 72, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 356, Miss = 95, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 72, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 357, Miss = 93, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 518, Miss = 73, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 493, Miss = 74, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 321, Miss = 95, Miss_rate = 0.296, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 525, Miss = 73, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 350, Miss = 95, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 521, Miss = 73, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 324, Miss = 95, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 501, Miss = 72, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 358, Miss = 93, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 474, Miss = 72, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 350, Miss = 96, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 502, Miss = 73, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 347, Miss = 94, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 486, Miss = 72, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 369, Miss = 94, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 476, Miss = 73, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 1030, Miss = 73, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 303, Miss = 95, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 504, Miss = 73, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 380, Miss = 95, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 519, Miss = 72, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 521, Miss = 73, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 356, Miss = 93, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 499, Miss = 73, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30693
L2_total_cache_misses = 5726
L2_total_cache_miss_rate = 0.1866
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15814
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30693
icnt_total_pkts_simt_to_mem=30693
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30693
Req_Network_cycles = 105459
Req_Network_injected_packets_per_cycle =       0.2910 
Req_Network_conflicts_per_cycle =       0.0294
Req_Network_conflicts_per_cycle_util =       0.2686
Req_Bank_Level_Parallism =       2.6609
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0038
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0045

Reply_Network_injected_packets_num = 30693
Reply_Network_cycles = 105459
Reply_Network_injected_packets_per_cycle =        0.2910
Reply_Network_conflicts_per_cycle =        0.0943
Reply_Network_conflicts_per_cycle_util =       0.8305
Reply_Bank_Level_Parallism =       2.5644
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0023
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0036
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 30852 (inst/sec)
gpgpu_simulation_rate = 3013 (cycle/sec)
gpgpu_silicon_slowdown = 480252x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5496
gpu_sim_insn = 45084
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 364199
gpu_bytes_leidos_Desde_MemFetch = 986528
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.2031
gpu_tot_sim_cycle = 110955
gpu_tot_sim_insn = 1124922
gpu_tot_ipc =      10.1385
gpu_tot_issued_cta = 112
gpu_occupancy = 20.6672% 
gpu_tot_occupancy = 15.5254% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.2779
partiton_level_parallism_util =       4.6897
partiton_level_parallism_util_total  =       2.6659
L2_BW  =       1.1458 GB/Sec
L2_BW_total  =      12.8656 GB/Sec
gpu_total_sim_rate=30403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 342, Miss = 182, Miss_rate = 0.532, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[17]: Access = 386, Miss = 204, Miss_rate = 0.528, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 264, Miss = 153, Miss_rate = 0.580, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[19]: Access = 431, Miss = 234, Miss_rate = 0.543, Pending_hits = 9, Reservation_fails = 12
	L1D_cache_core[20]: Access = 448, Miss = 225, Miss_rate = 0.502, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 328, Miss = 173, Miss_rate = 0.527, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 181, Miss_rate = 0.539, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[23]: Access = 453, Miss = 229, Miss_rate = 0.506, Pending_hits = 9, Reservation_fails = 1
	L1D_cache_core[24]: Access = 44, Miss = 39, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 68, Miss = 51, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 103, Miss_rate = 0.507, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 200, Miss_rate = 0.458, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 155, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 405, Miss = 180, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 211, Miss_rate = 0.438, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 104, Miss_rate = 0.493, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 482, Miss = 229, Miss_rate = 0.475, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 349, Miss = 162, Miss_rate = 0.464, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 86730
	L1D_total_cache_misses = 21631
	L1D_total_cache_miss_rate = 0.2494
	L1D_total_cache_pending_hits = 1753
	L1D_total_cache_reservation_fails = 4967
	L1D_cache_data_port_util = 0.248
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1732
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16618

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4967
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 1124922
gpgpu_n_tot_w_icount = 155677
gpgpu_n_stall_shd_mem = 19307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14211
gpgpu_n_mem_write_global = 16618
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59689	W0_Idle:255683	W0_Scoreboard:572667	W1:39905	W2:18318	W3:12154	W4:7780	W5:5183	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:17719
single_issue_nums: WS0:40739	WS1:39088	WS2:38275	WS3:37575	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 113688 {8:14211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 664720 {40:16618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 568440 {40:14211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132944 {8:16618,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 214 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1097 	3177 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25731 	5098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	25242 	4407 	1180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27566 	2793 	395 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4955/128 = 38.710938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4955
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        670       505      2919      5233    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        676       512      2811      5022    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        623       533      3204      5211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        685       491      3303      5164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        682       496      3719      5983    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        695       485      3136      5479    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       499      3192      4673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        688       481      3202      4738    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5749       465      3122      5083    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        662       520      3256      5340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       498      3146      4987    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        743       472      2953      4598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        711       489      2992      4767    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        667       510      3255      4724    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        588       533      3004      5124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        681       525      2976      4675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        492       511      5537      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        516       525      5852      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        517       510      7124      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        485       505      5942      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        524       525      6446      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        516       496      6482      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        477       493      6452      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        514       490      6640      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        525       510      6088      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        501       515      6317      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        523       511      6610      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        490       497      6419     16638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        485       503      6394      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        515       543      6763      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        518       548      6367      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        494       530      6567      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1080 dram_eff=0.1472
bk0: 64a 65136i bk1: 64a 65141i bk2: 16a 65156i bk3: 15a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 64922 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65013 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002455
n_activity=979 dram_eff=0.1634
bk0: 64a 65136i bk1: 64a 65133i bk2: 16a 65156i bk3: 16a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002455 
total_CMD = 65177 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 64908 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65013 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00280774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1054 dram_eff=0.1509
bk0: 64a 65144i bk1: 64a 65134i bk2: 16a 65155i bk3: 15a 65161i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 64928 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0024702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1058 dram_eff=0.1503
bk0: 64a 65139i bk1: 64a 65135i bk2: 15a 65157i bk3: 16a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 64917 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00345214
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65017 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002393
n_activity=991 dram_eff=0.1574
bk0: 64a 65146i bk1: 64a 65145i bk2: 14a 65156i bk3: 14a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002393 
total_CMD = 65177 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 64938 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65017 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002393 
Either_Row_CoL_Bus_Util = 0.002455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0018258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1179 dram_eff=0.1349
bk0: 64a 65151i bk1: 64a 65144i bk2: 16a 65155i bk3: 15a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64930 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00202525
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1071 dram_eff=0.1485
bk0: 64a 65143i bk1: 64a 65142i bk2: 15a 65156i bk3: 16a 65162i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64930 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00219403
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1034 dram_eff=0.1538
bk0: 64a 65144i bk1: 64a 65134i bk2: 15a 65157i bk3: 16a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 64919 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00293048
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=959 dram_eff=0.1658
bk0: 64a 65145i bk1: 64a 65135i bk2: 15a 65158i bk3: 16a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 64935 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00216334
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65016 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002409
n_activity=1064 dram_eff=0.1476
bk0: 64a 65146i bk1: 64a 65146i bk2: 15a 65157i bk3: 14a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002409 
total_CMD = 65177 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 64937 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65016 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002409 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00237814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1147 dram_eff=0.1386
bk0: 64a 65152i bk1: 64a 65141i bk2: 15a 65155i bk3: 16a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058091
Bank_Level_Parallism_Col = 1.059072
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059072 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 64936 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00211731
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65013 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002455
n_activity=1139 dram_eff=0.1405
bk0: 64a 65147i bk1: 64a 65147i bk2: 16a 65156i bk3: 16a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002455 
total_CMD = 65177 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 64927 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65013 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00181045
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65013 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002455
n_activity=1131 dram_eff=0.1415
bk0: 64a 65146i bk1: 64a 65138i bk2: 16a 65154i bk3: 16a 65161i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002455 
total_CMD = 65177 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 64918 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65013 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00227074
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65014 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00244
n_activity=1121 dram_eff=0.1418
bk0: 64a 65142i bk1: 64a 65139i bk2: 15a 65155i bk3: 16a 65161i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002440 
total_CMD = 65177 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 64915 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65014 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00216334
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65015 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002424
n_activity=1140 dram_eff=0.1386
bk0: 64a 65150i bk1: 64a 65140i bk2: 15a 65157i bk3: 15a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002424 
total_CMD = 65177 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 64942 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65015 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002424 
Either_Row_CoL_Bus_Util = 0.002486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00199457
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65013 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002455
n_activity=1101 dram_eff=0.1453
bk0: 64a 65144i bk1: 64a 65147i bk2: 16a 65157i bk3: 16a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002455 
total_CMD = 65177 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 64933 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65013 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002455 
Either_Row_CoL_Bus_Util = 0.002516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240883
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=991 dram_eff=0.1524
bk0: 64a 65152i bk1: 64a 65139i bk2: 16a 65156i bk3: 7a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 64951 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00248554
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=953 dram_eff=0.1584
bk0: 64a 65143i bk1: 64a 65154i bk2: 16a 65155i bk3: 7a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 64948 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00213265
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65024 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002286
n_activity=936 dram_eff=0.1592
bk0: 64a 65141i bk1: 64a 65142i bk2: 14a 65156i bk3: 7a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002286 
total_CMD = 65177 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 64941 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65024 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002286 
Either_Row_CoL_Bus_Util = 0.002347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00222471
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65021 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002332
n_activity=1022 dram_eff=0.1487
bk0: 64a 65151i bk1: 64a 65142i bk2: 16a 65156i bk3: 8a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.002332 
total_CMD = 65177 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64937 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65021 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002332 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.002148
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=932 dram_eff=0.162
bk0: 64a 65144i bk1: 64a 65145i bk2: 15a 65157i bk3: 8a 65162i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 64949 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00216334
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65021 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002332
n_activity=971 dram_eff=0.1565
bk0: 64a 65138i bk1: 64a 65141i bk2: 16a 65157i bk3: 8a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002332 
total_CMD = 65177 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 64934 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65021 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002332 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00363625
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=931 dram_eff=0.1622
bk0: 64a 65145i bk1: 64a 65146i bk2: 15a 65155i bk3: 8a 65162i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 64929 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00228608
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65024 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002286
n_activity=1029 dram_eff=0.1448
bk0: 64a 65147i bk1: 64a 65151i bk2: 14a 65156i bk3: 7a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002286 
total_CMD = 65177 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 64939 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65024 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002286 
Either_Row_CoL_Bus_Util = 0.002347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00187183
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65021 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002332
n_activity=1053 dram_eff=0.1443
bk0: 64a 65139i bk1: 64a 65143i bk2: 16a 65157i bk3: 8a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002332 
total_CMD = 65177 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64937 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65021 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002332 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00167237
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65023 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002301
n_activity=996 dram_eff=0.1506
bk0: 64a 65141i bk1: 64a 65142i bk2: 15a 65158i bk3: 7a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002301 
total_CMD = 65177 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 64939 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65023 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002301 
Either_Row_CoL_Bus_Util = 0.002363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260828
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=1073 dram_eff=0.1407
bk0: 64a 65141i bk1: 64a 65145i bk2: 15a 65158i bk3: 8a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.113122
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113122 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 64953 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00265431
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65021 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002332
n_activity=948 dram_eff=0.1603
bk0: 64a 65140i bk1: 64a 65146i bk2: 16a 65156i bk3: 8a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002332 
total_CMD = 65177 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 64941 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65021 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002332 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00253157
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=986 dram_eff=0.1531
bk0: 64a 65150i bk1: 64a 65140i bk2: 15a 65157i bk3: 8a 65163i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 64941 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0017184
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=937 dram_eff=0.1612
bk0: 64a 65136i bk1: 64a 65139i bk2: 15a 65156i bk3: 8a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 64932 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00262362
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65022 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=972 dram_eff=0.1553
bk0: 64a 65150i bk1: 64a 65145i bk2: 16a 65158i bk3: 7a 65162i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002317 
total_CMD = 65177 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 64941 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65022 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002317 
Either_Row_CoL_Bus_Util = 0.002378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00199457
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65177 n_nop=65024 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002286
n_activity=958 dram_eff=0.1555
bk0: 64a 65144i bk1: 64a 65144i bk2: 15a 65158i bk3: 6a 65164i bk4: 0a 65177i bk5: 0a 65177i bk6: 0a 65177i bk7: 0a 65177i bk8: 0a 65177i bk9: 0a 65177i bk10: 0a 65177i bk11: 0a 65177i bk12: 0a 65177i bk13: 0a 65177i bk14: 0a 65177i bk15: 0a 65177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002286 
total_CMD = 65177 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 64942 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65177 
n_nop = 65024 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.002286 
Either_Row_CoL_Bus_Util = 0.002347 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 538, Miss = 98, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 95, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 519, Miss = 94, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 406, Miss = 95, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 96, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 95, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 550, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 411, Miss = 96, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 566, Miss = 94, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 426, Miss = 94, Miss_rate = 0.221, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 417, Miss = 95, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 539, Miss = 95, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 388, Miss = 96, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 536, Miss = 95, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 387, Miss = 96, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 521, Miss = 95, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2124, Miss = 98, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 545, Miss = 94, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 378, Miss = 94, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 530, Miss = 95, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 409, Miss = 96, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 531, Miss = 95, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 380, Miss = 96, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 542, Miss = 96, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 390, Miss = 96, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 529, Miss = 93, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 96, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 518, Miss = 95, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 376, Miss = 95, Miss_rate = 0.253, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 534, Miss = 95, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 385, Miss = 96, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 325, Miss = 95, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 479, Miss = 72, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 356, Miss = 95, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 72, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 357, Miss = 93, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 526, Miss = 73, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 502, Miss = 74, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 321, Miss = 95, Miss_rate = 0.296, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 533, Miss = 73, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 350, Miss = 95, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 529, Miss = 73, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 324, Miss = 95, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 509, Miss = 72, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 358, Miss = 93, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 482, Miss = 72, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 350, Miss = 96, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 510, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 347, Miss = 94, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 494, Miss = 72, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 369, Miss = 94, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 484, Miss = 73, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 1040, Miss = 73, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 303, Miss = 95, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 512, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 380, Miss = 95, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 527, Miss = 72, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 529, Miss = 73, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 356, Miss = 93, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 507, Miss = 73, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30829
L2_total_cache_misses = 5726
L2_total_cache_miss_rate = 0.1857
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16618
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30829
icnt_total_pkts_simt_to_mem=30829
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30829
Req_Network_cycles = 110955
Req_Network_injected_packets_per_cycle =       0.2779 
Req_Network_conflicts_per_cycle =       0.0279
Req_Network_conflicts_per_cycle_util =       0.2679
Req_Bank_Level_Parallism =       2.6659
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0043

Reply_Network_injected_packets_num = 30829
Reply_Network_cycles = 110955
Reply_Network_injected_packets_per_cycle =        0.2779
Reply_Network_conflicts_per_cycle =        0.0896
Reply_Network_conflicts_per_cycle_util =       0.8285
Reply_Bank_Level_Parallism =       2.5695
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0022
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0035
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 30403 (inst/sec)
gpgpu_simulation_rate = 2998 (cycle/sec)
gpgpu_silicon_slowdown = 482655x
launching memcpy command : MemcpyHtoD,0x00007fbf73727000,1
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 20
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 6227
gpu_sim_insn = 41020
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 368328
gpu_bytes_leidos_Desde_MemFetch = 990912
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       6.5874
gpu_tot_sim_cycle = 117182
gpu_tot_sim_insn = 1165942
gpu_tot_ipc =       9.9498
gpu_tot_issued_cta = 120
gpu_occupancy = 14.6258% 
gpu_tot_occupancy = 15.5121% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0220
partiton_level_parallism_total  =       0.2643
partiton_level_parallism_util =       5.4800
partiton_level_parallism_util_total  =       2.6720
L2_BW  =       1.0187 GB/Sec
L2_BW_total  =      12.2361 GB/Sec
gpu_total_sim_rate=29895

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 342, Miss = 182, Miss_rate = 0.532, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[17]: Access = 386, Miss = 204, Miss_rate = 0.528, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 264, Miss = 153, Miss_rate = 0.580, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[19]: Access = 431, Miss = 234, Miss_rate = 0.543, Pending_hits = 9, Reservation_fails = 12
	L1D_cache_core[20]: Access = 448, Miss = 225, Miss_rate = 0.502, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 328, Miss = 173, Miss_rate = 0.527, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 181, Miss_rate = 0.539, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[23]: Access = 453, Miss = 229, Miss_rate = 0.506, Pending_hits = 9, Reservation_fails = 1
	L1D_cache_core[24]: Access = 44, Miss = 39, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 68, Miss = 51, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 219, Miss = 119, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 453, Miss = 216, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 341, Miss = 171, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 421, Miss = 196, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 503, Miss = 230, Miss_rate = 0.457, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 234, Miss = 124, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 498, Miss = 245, Miss_rate = 0.492, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 72, Miss = 45, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 86870
	L1D_total_cache_misses = 21766
	L1D_total_cache_miss_rate = 0.2506
	L1D_total_cache_pending_hits = 1753
	L1D_total_cache_reservation_fails = 4967
	L1D_cache_data_port_util = 0.244
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1732
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4967
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 1165942
gpgpu_n_tot_w_icount = 157312
gpgpu_n_stall_shd_mem = 19307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14346
gpgpu_n_mem_write_global = 16620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60588	W0_Idle:260891	W0_Scoreboard:580562	W1:39967	W2:18318	W3:12154	W4:7780	W5:5183	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:18997
single_issue_nums: WS0:41123	WS1:39509	WS2:38721	WS3:37959	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114768 {8:14346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 664800 {40:16620,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573840 {40:14346,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132960 {8:16620,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 214 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1097 	3177 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25868 	5098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	25379 	4407 	1180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27703 	2793 	395 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4955/128 = 38.710938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4955
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        670       505      3025      5233    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        676       512      2904      5033    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        623       533      3297      5211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        685       491      3416      5164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        682       496      3826      5983    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        695       485      3230      5479    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       499      3292      4684    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        691       481      3302      4738    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5749       465      3222      5083    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        662       520      3355      5340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       498      3246      4987    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        743       472      3046      4598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        711       489      3086      4779    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        667       510      3355      4724    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        591       533      3104      5124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        681       525      3069      4675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        492       511      5537      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        519       525      5852      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        517       510      7124      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        485       505      5942      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        524       525      6446      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        516       496      6482      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        477       493      6452      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        514       490      6640      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        525       510      6088      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        501       515      6317      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        525       511      6610      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        490       497      6419     16638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        485       503      6394      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        515       543      6763      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        518       548      6367      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        494       530      6567      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1080 dram_eff=0.1472
bk0: 64a 68794i bk1: 64a 68799i bk2: 16a 68814i bk3: 15a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 68580 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00246967
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68671 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002324
n_activity=979 dram_eff=0.1634
bk0: 64a 68794i bk1: 64a 68791i bk2: 16a 68814i bk3: 16a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002324 
total_CMD = 68835 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 68566 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68671 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002324 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00265853
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1054 dram_eff=0.1509
bk0: 64a 68802i bk1: 64a 68792i bk2: 16a 68813i bk3: 15a 68819i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 68586 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00233893
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1058 dram_eff=0.1503
bk0: 64a 68797i bk1: 64a 68793i bk2: 15a 68815i bk3: 16a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 68575 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00326869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68675 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002266
n_activity=991 dram_eff=0.1574
bk0: 64a 68804i bk1: 64a 68803i bk2: 14a 68814i bk3: 14a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002266 
total_CMD = 68835 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 68596 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68675 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002266 
Either_Row_CoL_Bus_Util = 0.002324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00172877
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1179 dram_eff=0.1349
bk0: 64a 68809i bk1: 64a 68802i bk2: 16a 68813i bk3: 15a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68588 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00191763
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1071 dram_eff=0.1485
bk0: 64a 68801i bk1: 64a 68800i bk2: 15a 68814i bk3: 16a 68820i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68588 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207743
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1034 dram_eff=0.1538
bk0: 64a 68802i bk1: 64a 68792i bk2: 15a 68815i bk3: 16a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 68577 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00277475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=959 dram_eff=0.1658
bk0: 64a 68803i bk1: 64a 68793i bk2: 15a 68816i bk3: 16a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 68593 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00204838
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68674 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002281
n_activity=1064 dram_eff=0.1476
bk0: 64a 68804i bk1: 64a 68804i bk2: 15a 68815i bk3: 14a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002281 
total_CMD = 68835 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 68595 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68674 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002281 
Either_Row_CoL_Bus_Util = 0.002339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00225176
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1147 dram_eff=0.1386
bk0: 64a 68810i bk1: 64a 68799i bk2: 15a 68813i bk3: 16a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058091
Bank_Level_Parallism_Col = 1.059072
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059072 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 68594 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00200479
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68671 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002324
n_activity=1139 dram_eff=0.1405
bk0: 64a 68805i bk1: 64a 68805i bk2: 16a 68814i bk3: 16a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002324 
total_CMD = 68835 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 68585 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68671 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002324 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00171424
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68671 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002324
n_activity=1131 dram_eff=0.1415
bk0: 64a 68804i bk1: 64a 68796i bk2: 16a 68812i bk3: 16a 68819i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002324 
total_CMD = 68835 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 68576 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68671 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002324 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00215007
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68672 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00231
n_activity=1121 dram_eff=0.1418
bk0: 64a 68800i bk1: 64a 68797i bk2: 15a 68813i bk3: 16a 68819i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002310 
total_CMD = 68835 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 68573 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68672 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.002368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00204838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68673 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002295
n_activity=1140 dram_eff=0.1386
bk0: 64a 68808i bk1: 64a 68798i bk2: 15a 68815i bk3: 15a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002295 
total_CMD = 68835 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 68600 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68673 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002295 
Either_Row_CoL_Bus_Util = 0.002353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00188857
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68671 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002324
n_activity=1101 dram_eff=0.1453
bk0: 64a 68802i bk1: 64a 68805i bk2: 16a 68815i bk3: 16a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002324 
total_CMD = 68835 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 68591 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68671 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002324 
Either_Row_CoL_Bus_Util = 0.002383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00228082
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=991 dram_eff=0.1524
bk0: 64a 68810i bk1: 64a 68797i bk2: 16a 68814i bk3: 7a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 68609 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00235345
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=953 dram_eff=0.1584
bk0: 64a 68801i bk1: 64a 68812i bk2: 16a 68813i bk3: 7a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 68606 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00201932
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68682 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002165
n_activity=936 dram_eff=0.1592
bk0: 64a 68799i bk1: 64a 68800i bk2: 14a 68814i bk3: 7a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002165 
total_CMD = 68835 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 68599 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68682 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002165 
Either_Row_CoL_Bus_Util = 0.002223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00210649
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68679 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002208
n_activity=1022 dram_eff=0.1487
bk0: 64a 68809i bk1: 64a 68800i bk2: 16a 68814i bk3: 8a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.002208 
total_CMD = 68835 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68595 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68679 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002208 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00203385
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=932 dram_eff=0.162
bk0: 64a 68802i bk1: 64a 68803i bk2: 15a 68815i bk3: 8a 68820i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 68607 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00204838
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68679 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002208
n_activity=971 dram_eff=0.1565
bk0: 64a 68796i bk1: 64a 68799i bk2: 16a 68815i bk3: 8a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002208 
total_CMD = 68835 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 68592 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68679 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002208 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00344302
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=931 dram_eff=0.1622
bk0: 64a 68803i bk1: 64a 68804i bk2: 15a 68813i bk3: 8a 68820i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 68587 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0021646
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68682 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002165
n_activity=1029 dram_eff=0.1448
bk0: 64a 68805i bk1: 64a 68809i bk2: 14a 68814i bk3: 7a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002165 
total_CMD = 68835 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 68597 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68682 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002165 
Either_Row_CoL_Bus_Util = 0.002223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00177235
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68679 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002208
n_activity=1053 dram_eff=0.1443
bk0: 64a 68797i bk1: 64a 68801i bk2: 16a 68815i bk3: 8a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002208 
total_CMD = 68835 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68595 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68679 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002208 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0015835
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68681 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002179
n_activity=996 dram_eff=0.1506
bk0: 64a 68799i bk1: 64a 68800i bk2: 15a 68816i bk3: 7a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002179 
total_CMD = 68835 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 68597 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68681 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002179 
Either_Row_CoL_Bus_Util = 0.002237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00246967
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=1073 dram_eff=0.1407
bk0: 64a 68799i bk1: 64a 68803i bk2: 15a 68816i bk3: 8a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.113122
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113122 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 68611 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00251326
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68679 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002208
n_activity=948 dram_eff=0.1603
bk0: 64a 68798i bk1: 64a 68804i bk2: 16a 68814i bk3: 8a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002208 
total_CMD = 68835 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 68599 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68679 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002208 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00239704
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=986 dram_eff=0.1531
bk0: 64a 68808i bk1: 64a 68798i bk2: 15a 68815i bk3: 8a 68821i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 68599 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00162708
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=937 dram_eff=0.1612
bk0: 64a 68794i bk1: 64a 68797i bk2: 15a 68814i bk3: 8a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 68590 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0024842
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68680 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=972 dram_eff=0.1553
bk0: 64a 68808i bk1: 64a 68803i bk2: 16a 68816i bk3: 7a 68820i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002194 
total_CMD = 68835 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 68599 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68680 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00188857
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68835 n_nop=68682 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002165
n_activity=958 dram_eff=0.1555
bk0: 64a 68802i bk1: 64a 68802i bk2: 15a 68816i bk3: 6a 68822i bk4: 0a 68835i bk5: 0a 68835i bk6: 0a 68835i bk7: 0a 68835i bk8: 0a 68835i bk9: 0a 68835i bk10: 0a 68835i bk11: 0a 68835i bk12: 0a 68835i bk13: 0a 68835i bk14: 0a 68835i bk15: 0a 68835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002165 
total_CMD = 68835 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 68600 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68835 
n_nop = 68682 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.002165 
Either_Row_CoL_Bus_Util = 0.002223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0019031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 538, Miss = 98, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 399, Miss = 95, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 94, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 414, Miss = 95, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 96, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 550, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 420, Miss = 96, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 566, Miss = 94, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 434, Miss = 94, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 425, Miss = 95, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 540, Miss = 95, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 536, Miss = 95, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 521, Miss = 95, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2132, Miss = 98, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 545, Miss = 94, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 386, Miss = 94, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 530, Miss = 95, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 417, Miss = 96, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 531, Miss = 95, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 388, Miss = 96, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 543, Miss = 96, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 398, Miss = 96, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 529, Miss = 93, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 519, Miss = 95, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 95, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 534, Miss = 95, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 393, Miss = 96, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 325, Miss = 95, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 479, Miss = 72, Miss_rate = 0.150, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 357, Miss = 95, Miss_rate = 0.266, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 72, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 357, Miss = 93, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 526, Miss = 73, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 502, Miss = 74, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 321, Miss = 95, Miss_rate = 0.296, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 533, Miss = 73, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 350, Miss = 95, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 529, Miss = 73, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 324, Miss = 95, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 509, Miss = 72, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 358, Miss = 93, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 482, Miss = 72, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 350, Miss = 96, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 510, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 347, Miss = 94, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 494, Miss = 72, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 484, Miss = 73, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 1040, Miss = 73, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 303, Miss = 95, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 512, Miss = 73, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 380, Miss = 95, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 527, Miss = 72, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 529, Miss = 73, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 356, Miss = 93, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 507, Miss = 73, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30966
L2_total_cache_misses = 5726
L2_total_cache_miss_rate = 0.1849
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16620
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30966
icnt_total_pkts_simt_to_mem=30966
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30966
Req_Network_cycles = 117182
Req_Network_injected_packets_per_cycle =       0.2643 
Req_Network_conflicts_per_cycle =       0.0264
Req_Network_conflicts_per_cycle_util =       0.2673
Req_Bank_Level_Parallism =       2.6720
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0034
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0041

Reply_Network_injected_packets_num = 30966
Reply_Network_cycles = 117182
Reply_Network_injected_packets_per_cycle =        0.2643
Reply_Network_conflicts_per_cycle =        0.0848
Reply_Network_conflicts_per_cycle_util =       0.8267
Reply_Bank_Level_Parallism =       2.5756
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0033
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 29895 (inst/sec)
gpgpu_simulation_rate = 3004 (cycle/sec)
gpgpu_silicon_slowdown = 481691x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 5286
gpu_sim_insn = 45056
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 372424
gpu_bytes_leidos_Desde_MemFetch = 995008
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.5236
gpu_tot_sim_cycle = 122468
gpu_tot_sim_insn = 1210998
gpu_tot_ipc =       9.8883
gpu_tot_issued_cta = 128
gpu_occupancy = 24.1726% 
gpu_tot_occupancy = 15.5871% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0242
partiton_level_parallism_total  =       0.2539
partiton_level_parallism_util =       6.4000
partiton_level_parallism_util_total  =       2.6784
L2_BW  =       1.1212 GB/Sec
L2_BW_total  =      11.7563 GB/Sec
gpu_total_sim_rate=29536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3302, Miss = 667, Miss_rate = 0.202, Pending_hits = 110, Reservation_fails = 301
	L1D_cache_core[1]: Access = 3180, Miss = 631, Miss_rate = 0.198, Pending_hits = 100, Reservation_fails = 315
	L1D_cache_core[2]: Access = 3221, Miss = 634, Miss_rate = 0.197, Pending_hits = 110, Reservation_fails = 319
	L1D_cache_core[3]: Access = 3199, Miss = 624, Miss_rate = 0.195, Pending_hits = 121, Reservation_fails = 349
	L1D_cache_core[4]: Access = 3313, Miss = 635, Miss_rate = 0.192, Pending_hits = 111, Reservation_fails = 283
	L1D_cache_core[5]: Access = 3337, Miss = 639, Miss_rate = 0.191, Pending_hits = 129, Reservation_fails = 342
	L1D_cache_core[6]: Access = 3462, Miss = 616, Miss_rate = 0.178, Pending_hits = 121, Reservation_fails = 355
	L1D_cache_core[7]: Access = 3368, Miss = 649, Miss_rate = 0.193, Pending_hits = 119, Reservation_fails = 340
	L1D_cache_core[8]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 92, Miss = 64, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 96, Miss = 66, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 342, Miss = 182, Miss_rate = 0.532, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[17]: Access = 386, Miss = 204, Miss_rate = 0.528, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 264, Miss = 153, Miss_rate = 0.580, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[19]: Access = 431, Miss = 234, Miss_rate = 0.543, Pending_hits = 9, Reservation_fails = 12
	L1D_cache_core[20]: Access = 448, Miss = 225, Miss_rate = 0.502, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 328, Miss = 173, Miss_rate = 0.527, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 336, Miss = 181, Miss_rate = 0.539, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[23]: Access = 453, Miss = 229, Miss_rate = 0.506, Pending_hits = 9, Reservation_fails = 1
	L1D_cache_core[24]: Access = 44, Miss = 39, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 52, Miss = 44, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 68, Miss = 51, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 219, Miss = 119, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 453, Miss = 216, Miss_rate = 0.477, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 341, Miss = 171, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 421, Miss = 196, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 503, Miss = 230, Miss_rate = 0.457, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 234, Miss = 124, Miss_rate = 0.530, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 498, Miss = 245, Miss_rate = 0.492, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[39]: Access = 365, Miss = 178, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 92, Miss = 63, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 88, Miss = 61, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 96, Miss = 65, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1603, Miss = 497, Miss_rate = 0.310, Pending_hits = 11, Reservation_fails = 5
	L1D_cache_core[49]: Access = 2029, Miss = 593, Miss_rate = 0.292, Pending_hits = 11, Reservation_fails = 13
	L1D_cache_core[50]: Access = 1561, Miss = 506, Miss_rate = 0.324, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1793, Miss = 553, Miss_rate = 0.308, Pending_hits = 20, Reservation_fails = 17
	L1D_cache_core[52]: Access = 1564, Miss = 475, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1799, Miss = 541, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 22
	L1D_cache_core[54]: Access = 1479, Miss = 470, Miss_rate = 0.318, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2089, Miss = 593, Miss_rate = 0.284, Pending_hits = 19, Reservation_fails = 29
	L1D_cache_core[56]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 5128, Miss = 941, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 312
	L1D_cache_core[65]: Access = 4698, Miss = 934, Miss_rate = 0.199, Pending_hits = 96, Reservation_fails = 244
	L1D_cache_core[66]: Access = 5092, Miss = 959, Miss_rate = 0.188, Pending_hits = 86, Reservation_fails = 337
	L1D_cache_core[67]: Access = 4511, Miss = 915, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 285
	L1D_cache_core[68]: Access = 4646, Miss = 925, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 324
	L1D_cache_core[69]: Access = 4611, Miss = 905, Miss_rate = 0.196, Pending_hits = 69, Reservation_fails = 253
	L1D_cache_core[70]: Access = 4325, Miss = 878, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 206
	L1D_cache_core[71]: Access = 4446, Miss = 884, Miss_rate = 0.199, Pending_hits = 79, Reservation_fails = 303
	L1D_cache_core[72]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 86998
	L1D_total_cache_misses = 21894
	L1D_total_cache_miss_rate = 0.2517
	L1D_total_cache_pending_hits = 1753
	L1D_total_cache_reservation_fails = 4967
	L1D_cache_data_port_util = 0.242
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1732
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 70378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16620

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4967
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 292, 291, 294, 318, 266, 240, 267, 391, 241, 242, 241, 292, 316, 318, 367, 
gpgpu_n_tot_thrd_icount = 1210998
gpgpu_n_tot_w_icount = 158976
gpgpu_n_stall_shd_mem = 19307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14474
gpgpu_n_mem_write_global = 16620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61551	W0_Idle:261211	W0_Scoreboard:586967	W1:39967	W2:18318	W3:12154	W4:7780	W5:5183	W6:3632	W7:2920	W8:2554	W9:2828	W10:2593	W11:2634	W12:3341	W13:2509	W14:2576	W15:1750	W16:1500	W17:1686	W18:906	W19:476	W20:290	W21:172	W22:156	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20405
single_issue_nums: WS0:41539	WS1:39925	WS2:39137	WS3:38375	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115792 {8:14474,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 664800 {40:16620,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 578960 {40:14474,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132960 {8:16620,}
maxmflatency = 407 
max_icnt2mem_latency = 112 
maxmrqlatency = 33 
max_icnt2sh_latency = 29 
averagemflatency = 214 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1097 	3177 	352 	69 	244 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25996 	5098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	25507 	4407 	1180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27831 	2793 	395 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5569      5570      5351      8022         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5929      5570      5360      8426         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5570      5575      5351      9435         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5565      5569      5360      6461         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5915      5565      5351     10598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6110      6842      5360      7664         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5736      5579      5351      6289         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7816      5563      5360      7455         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5574      5576      5351      8107         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5573      5939      5360      7025         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5575      5599      5351     11040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5577      5944      5360      6264         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5576      5947      5351      8992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5954      5579      5360      7580         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5573      5572      5351      7222         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5586      7976      5360      8550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5572      5567      5354      6595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5960      5946      5368      6597         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5568      5564      5354      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5563      5935      5368      6608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5561      5564      5354      6605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5569      5924      5368      6462         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5963      5577      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5944      5582      5368      6491         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5940      5941      5353      6467         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5609      5933      5366      6614         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5575      5577      5354      6803         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5579      5577      5368      6738         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5924      5953      5354      6602         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5939      5573      5368      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5573      5943      5354      6476         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6847      5572      5368      6503         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 14.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 15.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 15.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 16.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 15.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4955/128 = 38.710938
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        14        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        16        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        14         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        16         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        16         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4955
min_bank_accesses = 0!
chip skew: 160/149 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        670       505      3025      5233    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        676       512      2904      5033    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        623       533      3297      5211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        685       491      3416      5164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        682       496      3826      5983    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        695       485      3230      5479    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        690       499      3292      4684    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        691       481      3302      4738    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       5749       465      3222      5083    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        662       520      3355      5340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        693       498      3246      4987    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        743       472      3046      4598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        711       489      3086      4779    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        667       510      3355      4724    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        591       533      3104      5124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        681       525      3069      4675    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        492       511      5631      3261    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        519       525      5945      3367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        517       510      7231      3585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        485       505      6036      2560    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        524       525      6546      2564    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        516       496      6576      2626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        477       493      6551      2561    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        514       490      6747      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        525       510      6182      2793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        501       515      6417      3232    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        525       511      6709      2514    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        490       497      6512     16638    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        485       503      6493      2298    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        515       543      6863      3388    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        518       548      6460      2621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        494       530      6667      3844    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        391       405       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        391       399       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        391       404       348       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        389       406       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        397       407       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        393       387       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        390       374       348       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        388       396       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        391       389       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        382       383       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        393       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        396       396       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        389       395       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        391       394       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        388       400       348       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        388       365       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        383       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        392       401       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        394       394       344       338         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        383       378       352       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        389       398       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       400       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        373       398       344       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        385       400       352       337         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        389       391       341       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        391       393       351       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        385       396       344       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        389       399       352       336         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        390       389       344       335         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        388       393       352       334         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        391       392       344       341         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        394       392       351       335         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1080 dram_eff=0.1472
bk0: 64a 71899i bk1: 64a 71904i bk2: 16a 71919i bk3: 15a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062745
Bank_Level_Parallism_Col = 1.063745
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063745 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 71685 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00236308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71776 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=979 dram_eff=0.1634
bk0: 64a 71899i bk1: 64a 71896i bk2: 16a 71919i bk3: 16a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037175
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.002224 
total_CMD = 71940 
util_bw = 160 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 71671 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71776 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.002280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00254379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1054 dram_eff=0.1509
bk0: 64a 71907i bk1: 64a 71897i bk2: 16a 71918i bk3: 15a 71924i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096386
Bank_Level_Parallism_Col = 1.093496
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093496 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 71691 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00223798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1058 dram_eff=0.1503
bk0: 64a 71902i bk1: 64a 71898i bk2: 15a 71920i bk3: 16a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050781
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050781 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 71680 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00312761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71780 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002168
n_activity=991 dram_eff=0.1574
bk0: 64a 71909i bk1: 64a 71908i bk2: 14a 71919i bk3: 14a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062762
Bank_Level_Parallism_Col = 1.063830
Bank_Level_Parallism_Ready = 1.044872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063830 

BW Util details:
bwutil = 0.002168 
total_CMD = 71940 
util_bw = 156 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 71701 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71780 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002168 
Either_Row_CoL_Bus_Util = 0.002224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00165416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1179 dram_eff=0.1349
bk0: 64a 71914i bk1: 64a 71907i bk2: 16a 71918i bk3: 15a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024292
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 71693 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00183486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1071 dram_eff=0.1485
bk0: 64a 71906i bk1: 64a 71905i bk2: 15a 71919i bk3: 16a 71925i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068826
Bank_Level_Parallism_Col = 1.069959
Bank_Level_Parallism_Ready = 1.031447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069959 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 71693 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00198777
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1034 dram_eff=0.1538
bk0: 64a 71907i bk1: 64a 71897i bk2: 15a 71920i bk3: 16a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.042636
Bank_Level_Parallism_Col = 1.043307
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.043307 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 71682 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00265499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=959 dram_eff=0.1658
bk0: 64a 71908i bk1: 64a 71898i bk2: 15a 71921i bk3: 16a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095041
Bank_Level_Parallism_Col = 1.083682
Bank_Level_Parallism_Ready = 1.044025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083682 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 71698 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71779 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002182
n_activity=1064 dram_eff=0.1476
bk0: 64a 71909i bk1: 64a 71909i bk2: 15a 71920i bk3: 14a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.002182 
total_CMD = 71940 
util_bw = 157 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 71700 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71779 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002182 
Either_Row_CoL_Bus_Util = 0.002238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00215457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1147 dram_eff=0.1386
bk0: 64a 71915i bk1: 64a 71904i bk2: 15a 71918i bk3: 16a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058091
Bank_Level_Parallism_Col = 1.059072
Bank_Level_Parallism_Ready = 1.025157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059072 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 71699 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00191827
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71776 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=1139 dram_eff=0.1405
bk0: 64a 71910i bk1: 64a 71910i bk2: 16a 71919i bk3: 16a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016000
Bank_Level_Parallism_Col = 1.016260
Bank_Level_Parallism_Ready = 1.018750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016260 

BW Util details:
bwutil = 0.002224 
total_CMD = 71940 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 71690 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71776 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.002280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00164026
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71776 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=1131 dram_eff=0.1415
bk0: 64a 71909i bk1: 64a 71901i bk2: 16a 71917i bk3: 16a 71924i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038610
Bank_Level_Parallism_Col = 1.039216
Bank_Level_Parallism_Ready = 1.037500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039216 

BW Util details:
bwutil = 0.002224 
total_CMD = 71940 
util_bw = 160 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 71681 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71776 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.002280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00205727
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71777 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=1121 dram_eff=0.1418
bk0: 64a 71905i bk1: 64a 71902i bk2: 15a 71918i bk3: 16a 71924i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030534
Bank_Level_Parallism_Col = 1.031008
Bank_Level_Parallism_Ready = 1.037736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031008 

BW Util details:
bwutil = 0.002210 
total_CMD = 71940 
util_bw = 159 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 71678 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71777 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002210 
Either_Row_CoL_Bus_Util = 0.002266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195997
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71778 n_act=4 n_pre=0 n_ref_event=0 n_req=158 n_rd=158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002196
n_activity=1140 dram_eff=0.1386
bk0: 64a 71913i bk1: 64a 71903i bk2: 15a 71920i bk3: 15a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974684
Row_Buffer_Locality_read = 0.974684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089362
Bank_Level_Parallism_Col = 1.077586
Bank_Level_Parallism_Ready = 1.031646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077586 

BW Util details:
bwutil = 0.002196 
total_CMD = 71940 
util_bw = 158 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 71705 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71778 
Read = 158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 158 
total_req = 158 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 158 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00180706
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71776 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002224
n_activity=1101 dram_eff=0.1453
bk0: 64a 71907i bk1: 64a 71910i bk2: 16a 71920i bk3: 16a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053279
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.002224 
total_CMD = 71940 
util_bw = 160 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 71696 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71776 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.002280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00218237
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=991 dram_eff=0.1524
bk0: 64a 71915i bk1: 64a 71902i bk2: 16a 71919i bk3: 7a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101770
Bank_Level_Parallism_Col = 1.098655
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098655 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 71714 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00225188
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=953 dram_eff=0.1584
bk0: 64a 71906i bk1: 64a 71917i bk2: 16a 71918i bk3: 7a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065502
Bank_Level_Parallism_Col = 1.061947
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061947 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 71711 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00193217
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71787 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002071
n_activity=936 dram_eff=0.1592
bk0: 64a 71904i bk1: 64a 71905i bk2: 14a 71919i bk3: 7a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080508
Bank_Level_Parallism_Col = 1.081897
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081897 

BW Util details:
bwutil = 0.002071 
total_CMD = 71940 
util_bw = 149 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 71704 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71787 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002071 
Either_Row_CoL_Bus_Util = 0.002127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00201557
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71784 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=1022 dram_eff=0.1487
bk0: 64a 71914i bk1: 64a 71905i bk2: 16a 71919i bk3: 8a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033333
Bank_Level_Parallism_Col = 1.033898
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033898 

BW Util details:
bwutil = 0.002113 
total_CMD = 71940 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 71700 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71784 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00194607
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=932 dram_eff=0.162
bk0: 64a 71907i bk1: 64a 71908i bk2: 15a 71920i bk3: 8a 71925i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100877
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 71712 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00195997
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71784 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=971 dram_eff=0.1565
bk0: 64a 71901i bk1: 64a 71904i bk2: 16a 71920i bk3: 8a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069959
Bank_Level_Parallism_Col = 1.071130
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071130 

BW Util details:
bwutil = 0.002113 
total_CMD = 71940 
util_bw = 152 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 71697 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71784 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00329441
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=931 dram_eff=0.1622
bk0: 64a 71908i bk1: 64a 71909i bk2: 15a 71918i bk3: 8a 71925i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012097
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.013245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 71692 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207117
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71787 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002071
n_activity=1029 dram_eff=0.1448
bk0: 64a 71910i bk1: 64a 71914i bk2: 14a 71919i bk3: 7a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004202
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.002071 
total_CMD = 71940 
util_bw = 149 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 71702 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71787 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002071 
Either_Row_CoL_Bus_Util = 0.002127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00169586
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71784 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=1053 dram_eff=0.1443
bk0: 64a 71902i bk1: 64a 71906i bk2: 16a 71920i bk3: 8a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075000
Bank_Level_Parallism_Col = 1.076271
Bank_Level_Parallism_Ready = 1.046053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076271 

BW Util details:
bwutil = 0.002113 
total_CMD = 71940 
util_bw = 152 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 71700 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71784 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00151515
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71786 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002085
n_activity=996 dram_eff=0.1506
bk0: 64a 71904i bk1: 64a 71905i bk2: 15a 71921i bk3: 7a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063025
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.002085 
total_CMD = 71940 
util_bw = 150 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 71702 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71786 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002085 
Either_Row_CoL_Bus_Util = 0.002141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00236308
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=1073 dram_eff=0.1407
bk0: 64a 71904i bk1: 64a 71908i bk2: 15a 71921i bk3: 8a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.113122
Bank_Level_Parallism_Ready = 1.033113
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113122 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 71716 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00240478
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71784 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002113
n_activity=948 dram_eff=0.1603
bk0: 64a 71903i bk1: 64a 71909i bk2: 16a 71919i bk3: 8a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076271
Bank_Level_Parallism_Col = 1.064378
Bank_Level_Parallism_Ready = 1.032895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064378 

BW Util details:
bwutil = 0.002113 
total_CMD = 71940 
util_bw = 152 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 71704 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71784 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002113 
Either_Row_CoL_Bus_Util = 0.002168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00229358
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=986 dram_eff=0.1531
bk0: 64a 71913i bk1: 64a 71903i bk2: 15a 71920i bk3: 8a 71926i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055085
Bank_Level_Parallism_Col = 1.056034
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056034 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 71704 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00155685
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=937 dram_eff=0.1612
bk0: 64a 71899i bk1: 64a 71902i bk2: 15a 71919i bk3: 8a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077551
Bank_Level_Parallism_Col = 1.078838
Bank_Level_Parallism_Ready = 1.046358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078838 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 71695 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00237698
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71785 n_act=4 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002099
n_activity=972 dram_eff=0.1553
bk0: 64a 71913i bk1: 64a 71908i bk2: 16a 71921i bk3: 7a 71925i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973510
Row_Buffer_Locality_read = 0.973510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.034483
Bank_Level_Parallism_Ready = 1.039735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.034483 

BW Util details:
bwutil = 0.002099 
total_CMD = 71940 
util_bw = 151 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 71704 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71785 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 151 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00180706
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71940 n_nop=71787 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002071
n_activity=958 dram_eff=0.1555
bk0: 64a 71907i bk1: 64a 71907i bk2: 15a 71921i bk3: 6a 71927i bk4: 0a 71940i bk5: 0a 71940i bk6: 0a 71940i bk7: 0a 71940i bk8: 0a 71940i bk9: 0a 71940i bk10: 0a 71940i bk11: 0a 71940i bk12: 0a 71940i bk13: 0a 71940i bk14: 0a 71940i bk15: 0a 71940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051064
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.046980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.002071 
total_CMD = 71940 
util_bw = 149 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 71705 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71940 
n_nop = 71787 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002071 
Either_Row_CoL_Bus_Util = 0.002127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00182096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 538, Miss = 98, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 399, Miss = 95, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 94, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 414, Miss = 95, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 96, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 550, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 420, Miss = 96, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 566, Miss = 94, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 434, Miss = 94, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 95, Miss_rate = 0.173, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 425, Miss = 95, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 540, Miss = 95, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 536, Miss = 95, Miss_rate = 0.177, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 521, Miss = 95, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2132, Miss = 98, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 545, Miss = 94, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 386, Miss = 94, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 530, Miss = 95, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 417, Miss = 96, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 531, Miss = 95, Miss_rate = 0.179, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 388, Miss = 96, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 543, Miss = 96, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 398, Miss = 96, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 529, Miss = 93, Miss_rate = 0.176, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 519, Miss = 95, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 95, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 534, Miss = 95, Miss_rate = 0.178, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 393, Miss = 96, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 325, Miss = 95, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 487, Miss = 72, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 357, Miss = 95, Miss_rate = 0.266, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[35]: Access = 496, Miss = 72, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 357, Miss = 93, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 534, Miss = 73, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 318, Miss = 96, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 510, Miss = 74, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 321, Miss = 95, Miss_rate = 0.296, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 541, Miss = 73, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 350, Miss = 95, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 537, Miss = 73, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 324, Miss = 95, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 517, Miss = 72, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 358, Miss = 93, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 490, Miss = 72, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 350, Miss = 96, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 518, Miss = 73, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 347, Miss = 94, Miss_rate = 0.271, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[51]: Access = 502, Miss = 72, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 492, Miss = 73, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 370, Miss = 95, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 1048, Miss = 73, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 303, Miss = 95, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[57]: Access = 520, Miss = 73, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 380, Miss = 95, Miss_rate = 0.250, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[59]: Access = 535, Miss = 72, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 537, Miss = 73, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 356, Miss = 93, Miss_rate = 0.261, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[63]: Access = 515, Miss = 73, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31094
L2_total_cache_misses = 5726
L2_total_cache_miss_rate = 0.1842
L2_total_cache_pending_hits = 38
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16620
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31094
icnt_total_pkts_simt_to_mem=31094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31094
Req_Network_cycles = 122468
Req_Network_injected_packets_per_cycle =       0.2539 
Req_Network_conflicts_per_cycle =       0.0253
Req_Network_conflicts_per_cycle_util =       0.2669
Req_Bank_Level_Parallism =       2.6784
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0033
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0040

Reply_Network_injected_packets_num = 31094
Reply_Network_cycles = 122468
Reply_Network_injected_packets_per_cycle =        0.2539
Reply_Network_conflicts_per_cycle =        0.0812
Reply_Network_conflicts_per_cycle_util =       0.8254
Reply_Bank_Level_Parallism =       2.5819
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 29536 (inst/sec)
gpgpu_simulation_rate = 2987 (cycle/sec)
gpgpu_silicon_slowdown = 484432x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
