<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='559' ll='561' type='bool llvm::MachineRegisterInfo::use_nodbg_empty(unsigned int RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='557'>/// use_nodbg_empty - Return true if there are no non-Debug instructions
  /// using the specified register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='175' u='c' c='_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1095' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='469' u='c' c='_ZN4llvm19MachineRegisterInfo16EmitLiveInCopiesEPNS_17MachineBasicBlockERKNS_18TargetRegisterInfoERKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='240' u='c' c='_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='172' u='c' c='_ZN12_GLOBAL__N_114PHIElimination20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1472' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='262' u='c' c='_ZN4llvm8FastISel29sinkLocalValueMaterializationERNS_12MachineInstrEjRNS0_12InstOrderMapE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='266' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='150' u='c' c='_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1217' u='c' c='_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='233' u='c' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='270' u='c' c='_ZL20optimizeVcndVcmpPairRN4llvm17MachineBasicBlockERKNS_12GCNSubtargetERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='536' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1482' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1042' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops6isDeadEPKN4llvm12MachineInstrERNS1_15SmallVectorImplIPS2_EE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='142' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='101' u='c' c='_ZN12_GLOBAL__N_134WebAssemblyPrepareForLiveIntervals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
