
SPI verify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006960  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08006c00  08006c00  00007c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006d44  08006d44  00007d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006d4c  08006d4c  00007d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006d50  08006d50  00007d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08006d54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003b8  2400007c  08006dd0  0000807c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000434  08006dd0  00008434  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000131d1  00000000  00000000  000080aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000025bf  00000000  00000000  0001b27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d08  00000000  00000000  0001d840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009fc  00000000  00000000  0001e548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000376f7  00000000  00000000  0001ef44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011cbf  00000000  00000000  0005663b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e76c  00000000  00000000  000682fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c6a66  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003b50  00000000  00000000  001c6aac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001ca5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006be8 	.word	0x08006be8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	08006be8 	.word	0x08006be8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c2:	f000 fdf1 	bl	80012a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f8cf 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f000 f99f 	bl	8000a0c <MX_GPIO_Init>
  MX_SPI3_Init();
 80006ce:	f000 f947 	bl	8000960 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 80006d2:	f000 f87d 	bl	80007d0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80006d6:	2000      	movs	r0, #0
 80006d8:	f000 fc1e 	bl	8000f18 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80006dc:	2001      	movs	r0, #1
 80006de:	f000 fc1b 	bl	8000f18 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006e2:	2002      	movs	r0, #2
 80006e4:	f000 fc18 	bl	8000f18 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80006e8:	2101      	movs	r1, #1
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 fc8a 	bl	8001004 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80006f0:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <main+0xe8>)
 80006f2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f6:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <main+0xe8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <main+0xe8>)
 8000700:	2200      	movs	r2, #0
 8000702:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <main+0xe8>)
 8000706:	2200      	movs	r2, #0
 8000708:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <main+0xe8>)
 800070c:	2200      	movs	r2, #0
 800070e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000710:	4924      	ldr	r1, [pc, #144]	@ (80007a4 <main+0xe8>)
 8000712:	2000      	movs	r0, #0
 8000714:	f000 fd06 	bl	8001124 <BSP_COM_Init>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <main+0x66>
  {
    Error_Handler();
 800071e:	f000 f9fd 	bl	8000b1c <Error_Handler>
  }

  /* Infinite loop */
  print_uart("USART3 Debug Started\r\n");
 8000722:	4821      	ldr	r0, [pc, #132]	@ (80007a8 <main+0xec>)
 8000724:	f000 f9d4 	bl	8000ad0 <print_uart>

  while (1)
  {
    if (HAL_GetTick() - last_tick >= 1000) // Every 1 second
 8000728:	f000 fe44 	bl	80013b4 <HAL_GetTick>
 800072c:	4602      	mov	r2, r0
 800072e:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <main+0xf0>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	1ad3      	subs	r3, r2, r3
 8000734:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000738:	d3f6      	bcc.n	8000728 <main+0x6c>
    {
      last_tick = HAL_GetTick();
 800073a:	f000 fe3b 	bl	80013b4 <HAL_GetTick>
 800073e:	4603      	mov	r3, r0
 8000740:	4a1a      	ldr	r2, [pc, #104]	@ (80007ac <main+0xf0>)
 8000742:	6013      	str	r3, [r2, #0]

      snprintf(gnrmc_sentence, sizeof(gnrmc_sentence),
 8000744:	4a1a      	ldr	r2, [pc, #104]	@ (80007b0 <main+0xf4>)
 8000746:	2180      	movs	r1, #128	@ 0x80
 8000748:	481a      	ldr	r0, [pc, #104]	@ (80007b4 <main+0xf8>)
 800074a:	f005 fd5d 	bl	8006208 <sniprintf>
               "$GNRMC,123519.00,A,4807.038,N,01131.000,E,022.4,084.4,230394,003.1,W*6A\r\n");

      print_uart("%s", gnrmc_sentence);
 800074e:	4919      	ldr	r1, [pc, #100]	@ (80007b4 <main+0xf8>)
 8000750:	4819      	ldr	r0, [pc, #100]	@ (80007b8 <main+0xfc>)
 8000752:	f000 f9bd 	bl	8000ad0 <print_uart>
      print_uart("[INFO] GNRMC sent over UART\r\n");
 8000756:	4819      	ldr	r0, [pc, #100]	@ (80007bc <main+0x100>)
 8000758:	f000 f9ba 	bl	8000ad0 <print_uart>

      HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi3, (uint8_t*)gnrmc_sentence, strlen(gnrmc_sentence), HAL_MAX_DELAY);
 800075c:	4815      	ldr	r0, [pc, #84]	@ (80007b4 <main+0xf8>)
 800075e:	f7ff fdbf 	bl	80002e0 <strlen>
 8000762:	4603      	mov	r3, r0
 8000764:	b29a      	uxth	r2, r3
 8000766:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800076a:	4912      	ldr	r1, [pc, #72]	@ (80007b4 <main+0xf8>)
 800076c:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <main+0x104>)
 800076e:	f004 f8ff 	bl	8004970 <HAL_SPI_Transmit>
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]

      if (spi_status != HAL_OK)
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d00b      	beq.n	8000794 <main+0xd8>
      {
        print_uart("[ERROR] SPI Transmit Failed: %d\r\n", spi_status);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	4619      	mov	r1, r3
 8000780:	4810      	ldr	r0, [pc, #64]	@ (80007c4 <main+0x108>)
 8000782:	f000 f9a5 	bl	8000ad0 <print_uart>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // RED LED ON
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800078c:	480e      	ldr	r0, [pc, #56]	@ (80007c8 <main+0x10c>)
 800078e:	f001 f94b 	bl	8001a28 <HAL_GPIO_WritePin>
 8000792:	e7c9      	b.n	8000728 <main+0x6c>
      }
      else
      {
        print_uart("[INFO] GNRMC sent over SPI\r\n");
 8000794:	480d      	ldr	r0, [pc, #52]	@ (80007cc <main+0x110>)
 8000796:	f000 f99b 	bl	8000ad0 <print_uart>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); // Toggle GREEN LED
 800079a:	2101      	movs	r1, #1
 800079c:	480a      	ldr	r0, [pc, #40]	@ (80007c8 <main+0x10c>)
 800079e:	f001 f95c 	bl	8001a5a <HAL_GPIO_TogglePin>
    if (HAL_GetTick() - last_tick >= 1000) // Every 1 second
 80007a2:	e7c1      	b.n	8000728 <main+0x6c>
 80007a4:	24000098 	.word	0x24000098
 80007a8:	08006c00 	.word	0x08006c00
 80007ac:	24000244 	.word	0x24000244
 80007b0:	08006c18 	.word	0x08006c18
 80007b4:	240001c4 	.word	0x240001c4
 80007b8:	08006c64 	.word	0x08006c64
 80007bc:	08006c68 	.word	0x08006c68
 80007c0:	240000a8 	.word	0x240000a8
 80007c4:	08006c88 	.word	0x08006c88
 80007c8:	58020400 	.word	0x58020400
 80007cc:	08006cac 	.word	0x08006cac

080007d0 <MX_USART3_UART_Init>:
  * @retval None
  */


static void MX_USART3_UART_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart3.Instance = USART3;
 80007d4:	4b22      	ldr	r3, [pc, #136]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007d6:	4a23      	ldr	r2, [pc, #140]	@ (8000864 <MX_USART3_UART_Init+0x94>)
 80007d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007da:	4b21      	ldr	r3, [pc, #132]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007f6:	220c      	movs	r2, #12
 80007f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007fa:	4b19      	ldr	r3, [pc, #100]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000800:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 8000802:	2200      	movs	r2, #0
 8000804:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000806:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800080c:	4b14      	ldr	r3, [pc, #80]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 800080e:	2200      	movs	r2, #0
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000812:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 8000814:	2200      	movs	r2, #0
 8000816:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000818:	4811      	ldr	r0, [pc, #68]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 800081a:	f004 fb80 	bl	8004f1e <HAL_UART_Init>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000824:	f000 f97a 	bl	8000b1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000828:	2100      	movs	r1, #0
 800082a:	480d      	ldr	r0, [pc, #52]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 800082c:	f005 fc21 	bl	8006072 <HAL_UARTEx_SetTxFifoThreshold>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000836:	f000 f971 	bl	8000b1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800083a:	2100      	movs	r1, #0
 800083c:	4808      	ldr	r0, [pc, #32]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 800083e:	f005 fc56 	bl	80060ee <HAL_UARTEx_SetRxFifoThreshold>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000848:	f000 f968 	bl	8000b1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800084c:	4804      	ldr	r0, [pc, #16]	@ (8000860 <MX_USART3_UART_Init+0x90>)
 800084e:	f005 fbd7 	bl	8006000 <HAL_UARTEx_DisableFifoMode>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000858:	f000 f960 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	24000130 	.word	0x24000130
 8000864:	40004800 	.word	0x40004800

08000868 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b09c      	sub	sp, #112	@ 0x70
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000872:	224c      	movs	r2, #76	@ 0x4c
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f005 fd38 	bl	80062ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2220      	movs	r2, #32
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f005 fd32 	bl	80062ec <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000888:	2002      	movs	r0, #2
 800088a:	f001 f901 	bl	8001a90 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800088e:	2300      	movs	r3, #0
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	4b31      	ldr	r3, [pc, #196]	@ (8000958 <SystemClock_Config+0xf0>)
 8000894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000896:	4a30      	ldr	r2, [pc, #192]	@ (8000958 <SystemClock_Config+0xf0>)
 8000898:	f023 0301 	bic.w	r3, r3, #1
 800089c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800089e:	4b2e      	ldr	r3, [pc, #184]	@ (8000958 <SystemClock_Config+0xf0>)
 80008a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	4b2c      	ldr	r3, [pc, #176]	@ (800095c <SystemClock_Config+0xf4>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008b0:	4a2a      	ldr	r2, [pc, #168]	@ (800095c <SystemClock_Config+0xf4>)
 80008b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b28      	ldr	r3, [pc, #160]	@ (800095c <SystemClock_Config+0xf4>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008c0:	603b      	str	r3, [r7, #0]
 80008c2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008c4:	bf00      	nop
 80008c6:	4b25      	ldr	r3, [pc, #148]	@ (800095c <SystemClock_Config+0xf4>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008d2:	d1f8      	bne.n	80008c6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008d4:	2302      	movs	r3, #2
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008d8:	2301      	movs	r3, #1
 80008da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008dc:	2340      	movs	r3, #64	@ 0x40
 80008de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008e0:	2302      	movs	r3, #2
 80008e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008e4:	2300      	movs	r3, #0
 80008e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80008ec:	2318      	movs	r3, #24
 80008ee:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008f0:	2302      	movs	r3, #2
 80008f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008f4:	2304      	movs	r3, #4
 80008f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008f8:	2302      	movs	r3, #2
 80008fa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008fc:	230c      	movs	r3, #12
 80008fe:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000900:	2300      	movs	r3, #0
 8000902:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800090c:	4618      	mov	r0, r3
 800090e:	f001 f8f9 	bl	8001b04 <HAL_RCC_OscConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000918:	f000 f900 	bl	8000b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800091c:	233f      	movs	r3, #63	@ 0x3f
 800091e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000920:	2300      	movs	r3, #0
 8000922:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	2101      	movs	r1, #1
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fd39 	bl	80023b8 <HAL_RCC_ClockConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800094c:	f000 f8e6 	bl	8000b1c <Error_Handler>
  }
}
 8000950:	bf00      	nop
 8000952:	3770      	adds	r7, #112	@ 0x70
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	58000400 	.word	0x58000400
 800095c:	58024800 	.word	0x58024800

08000960 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000964:	4b27      	ldr	r3, [pc, #156]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 8000966:	4a28      	ldr	r2, [pc, #160]	@ (8000a08 <MX_SPI3_Init+0xa8>)
 8000968:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 800096c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000970:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000972:	4b24      	ldr	r3, [pc, #144]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000978:	4b22      	ldr	r3, [pc, #136]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 800097a:	2203      	movs	r2, #3
 800097c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800097e:	4b21      	ldr	r3, [pc, #132]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 8000980:	2200      	movs	r2, #0
 8000982:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000984:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 8000986:	2200      	movs	r2, #0
 8000988:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800098a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 800098c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000990:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 8000994:	2200      	movs	r2, #0
 8000996:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000998:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 800099a:	2200      	movs	r2, #0
 800099c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009a4:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80009aa:	4b16      	ldr	r3, [pc, #88]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009b0:	4b14      	ldr	r3, [pc, #80]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009be:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009d8:	2200      	movs	r2, #0
 80009da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009de:	2200      	movs	r2, #0
 80009e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <MX_SPI3_Init+0xa4>)
 80009f0:	f003 fe9a 	bl	8004728 <HAL_SPI_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 80009fa:	f000 f88f 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	240000a8 	.word	0x240000a8
 8000a08:	40003c00 	.word	0x40003c00

08000a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]
 8000a20:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a22:	4b29      	ldr	r3, [pc, #164]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a28:	4a27      	ldr	r2, [pc, #156]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a32:	4b25      	ldr	r3, [pc, #148]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a38:	f003 0304 	and.w	r3, r3, #4
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a40:	4b21      	ldr	r3, [pc, #132]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a46:	4a20      	ldr	r2, [pc, #128]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a50:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5a:	60fb      	str	r3, [r7, #12]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a64:	4a18      	ldr	r2, [pc, #96]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a66:	f043 0302 	orr.w	r3, r3, #2
 8000a6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a74:	f003 0302 	and.w	r3, r3, #2
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a82:	4a11      	ldr	r2, [pc, #68]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a84:	f043 0310 	orr.w	r3, r3, #16
 8000a88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_GPIO_Init+0xbc>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a92:	f003 0310 	and.w	r3, r3, #16
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2102      	movs	r1, #2
 8000a9e:	480b      	ldr	r0, [pc, #44]	@ (8000acc <MX_GPIO_Init+0xc0>)
 8000aa0:	f000 ffc2 	bl	8001a28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4804      	ldr	r0, [pc, #16]	@ (8000acc <MX_GPIO_Init+0xc0>)
 8000abc:	f000 fe04 	bl	80016c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ac0:	bf00      	nop
 8000ac2:	3728      	adds	r7, #40	@ 0x28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	58024400 	.word	0x58024400
 8000acc:	58021000 	.word	0x58021000

08000ad0 <print_uart>:

/* USER CODE BEGIN 4 */
void print_uart(const char *format, ...)
{
 8000ad0:	b40f      	push	{r0, r1, r2, r3}
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b0a2      	sub	sp, #136	@ 0x88
 8000ad6:	af00      	add	r7, sp, #0
    char uart_buffer[128];  // adjust size if needed
    va_list args;
    va_start(args, format);
 8000ad8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000adc:	607b      	str	r3, [r7, #4]
    vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8000ade:	f107 0008 	add.w	r0, r7, #8
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000ae8:	2180      	movs	r1, #128	@ 0x80
 8000aea:	f005 fbf1 	bl	80062d0 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000aee:	f107 0308 	add.w	r3, r7, #8
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fbf4 	bl	80002e0 <strlen>
 8000af8:	4603      	mov	r3, r0
 8000afa:	b29a      	uxth	r2, r3
 8000afc:	f107 0108 	add.w	r1, r7, #8
 8000b00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b04:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <print_uart+0x48>)
 8000b06:	f004 fa64 	bl	8004fd2 <HAL_UART_Transmit>
}
 8000b0a:	bf00      	nop
 8000b0c:	3788      	adds	r7, #136	@ 0x88
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b14:	b004      	add	sp, #16
 8000b16:	4770      	bx	lr
 8000b18:	24000130 	.word	0x24000130

08000b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b20:	b672      	cpsid	i
}
 8000b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <Error_Handler+0x8>

08000b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <HAL_MspInit+0x30>)
 8000b30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b34:	4a08      	ldr	r2, [pc, #32]	@ (8000b58 <HAL_MspInit+0x30>)
 8000b36:	f043 0302 	orr.w	r3, r3, #2
 8000b3a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b3e:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <HAL_MspInit+0x30>)
 8000b40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b44:	f003 0302 	and.w	r3, r3, #2
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr
 8000b58:	58024400 	.word	0x58024400

08000b5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0bc      	sub	sp, #240	@ 0xf0
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b74:	f107 0318 	add.w	r3, r7, #24
 8000b78:	22c0      	movs	r2, #192	@ 0xc0
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f005 fbb5 	bl	80062ec <memset>
  if(hspi->Instance==SPI3)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a38      	ldr	r2, [pc, #224]	@ (8000c68 <HAL_SPI_MspInit+0x10c>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d169      	bne.n	8000c60 <HAL_SPI_MspInit+0x104>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000b8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f001 ff95 	bl	8002ad0 <HAL_RCCEx_PeriphCLKConfig>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000bac:	f7ff ffb6 	bl	8000b1c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bb6:	4a2d      	ldr	r2, [pc, #180]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bce:	4b27      	ldr	r3, [pc, #156]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd4:	4a25      	ldr	r2, [pc, #148]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bd6:	f043 0302 	orr.w	r3, r3, #2
 8000bda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bde:	4b23      	ldr	r3, [pc, #140]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be4:	f003 0302 	and.w	r3, r3, #2
 8000be8:	613b      	str	r3, [r7, #16]
 8000bea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bec:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bf4:	f043 0304 	orr.w	r3, r3, #4
 8000bf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c6c <HAL_SPI_MspInit+0x110>)
 8000bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c0a:	2304      	movs	r3, #4
 8000c0c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c10:	2302      	movs	r3, #2
 8000c12:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000c22:	2307      	movs	r3, #7
 8000c24:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c28:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4810      	ldr	r0, [pc, #64]	@ (8000c70 <HAL_SPI_MspInit+0x114>)
 8000c30:	f000 fd4a 	bl	80016c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c34:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c4e:	2306      	movs	r3, #6
 8000c50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c54:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	@ (8000c74 <HAL_SPI_MspInit+0x118>)
 8000c5c:	f000 fd34 	bl	80016c8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c60:	bf00      	nop
 8000c62:	37f0      	adds	r7, #240	@ 0xf0
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40003c00 	.word	0x40003c00
 8000c6c:	58024400 	.word	0x58024400
 8000c70:	58020400 	.word	0x58020400
 8000c74:	58020800 	.word	0x58020800

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <NMI_Handler+0x4>

08000c80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <HardFault_Handler+0x4>

08000c88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <MemManage_Handler+0x4>

08000c90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <BusFault_Handler+0x4>

08000c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c9c:	bf00      	nop
 8000c9e:	e7fd      	b.n	8000c9c <UsageFault_Handler+0x4>

08000ca0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cce:	f000 fb5d 	bl	800138c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f000 fa04 	bl	80010e8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cec:	4a14      	ldr	r2, [pc, #80]	@ (8000d40 <_sbrk+0x5c>)
 8000cee:	4b15      	ldr	r3, [pc, #84]	@ (8000d44 <_sbrk+0x60>)
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf8:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d102      	bne.n	8000d06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <_sbrk+0x64>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	@ (8000d4c <_sbrk+0x68>)
 8000d04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d207      	bcs.n	8000d24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d14:	f005 faf2 	bl	80062fc <__errno>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d22:	e009      	b.n	8000d38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d24:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <_sbrk+0x64>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d2a:	4b07      	ldr	r3, [pc, #28]	@ (8000d48 <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	4a05      	ldr	r2, [pc, #20]	@ (8000d48 <_sbrk+0x64>)
 8000d34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d36:	68fb      	ldr	r3, [r7, #12]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	24080000 	.word	0x24080000
 8000d44:	00000400 	.word	0x00000400
 8000d48:	24000248 	.word	0x24000248
 8000d4c:	24000438 	.word	0x24000438

08000d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d54:	4b43      	ldr	r3, [pc, #268]	@ (8000e64 <SystemInit+0x114>)
 8000d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d5a:	4a42      	ldr	r2, [pc, #264]	@ (8000e64 <SystemInit+0x114>)
 8000d5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d64:	4b40      	ldr	r3, [pc, #256]	@ (8000e68 <SystemInit+0x118>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 030f 	and.w	r3, r3, #15
 8000d6c:	2b06      	cmp	r3, #6
 8000d6e:	d807      	bhi.n	8000d80 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d70:	4b3d      	ldr	r3, [pc, #244]	@ (8000e68 <SystemInit+0x118>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f023 030f 	bic.w	r3, r3, #15
 8000d78:	4a3b      	ldr	r2, [pc, #236]	@ (8000e68 <SystemInit+0x118>)
 8000d7a:	f043 0307 	orr.w	r3, r3, #7
 8000d7e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d80:	4b3a      	ldr	r3, [pc, #232]	@ (8000e6c <SystemInit+0x11c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a39      	ldr	r2, [pc, #228]	@ (8000e6c <SystemInit+0x11c>)
 8000d86:	f043 0301 	orr.w	r3, r3, #1
 8000d8a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d8c:	4b37      	ldr	r3, [pc, #220]	@ (8000e6c <SystemInit+0x11c>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d92:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <SystemInit+0x11c>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	4935      	ldr	r1, [pc, #212]	@ (8000e6c <SystemInit+0x11c>)
 8000d98:	4b35      	ldr	r3, [pc, #212]	@ (8000e70 <SystemInit+0x120>)
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d9e:	4b32      	ldr	r3, [pc, #200]	@ (8000e68 <SystemInit+0x118>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d007      	beq.n	8000dba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000daa:	4b2f      	ldr	r3, [pc, #188]	@ (8000e68 <SystemInit+0x118>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f023 030f 	bic.w	r3, r3, #15
 8000db2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e68 <SystemInit+0x118>)
 8000db4:	f043 0307 	orr.w	r3, r3, #7
 8000db8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000dba:	4b2c      	ldr	r3, [pc, #176]	@ (8000e6c <SystemInit+0x11c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000dc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e6c <SystemInit+0x11c>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000dc6:	4b29      	ldr	r3, [pc, #164]	@ (8000e6c <SystemInit+0x11c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000dcc:	4b27      	ldr	r3, [pc, #156]	@ (8000e6c <SystemInit+0x11c>)
 8000dce:	4a29      	ldr	r2, [pc, #164]	@ (8000e74 <SystemInit+0x124>)
 8000dd0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dd2:	4b26      	ldr	r3, [pc, #152]	@ (8000e6c <SystemInit+0x11c>)
 8000dd4:	4a28      	ldr	r2, [pc, #160]	@ (8000e78 <SystemInit+0x128>)
 8000dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000dd8:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <SystemInit+0x11c>)
 8000dda:	4a28      	ldr	r2, [pc, #160]	@ (8000e7c <SystemInit+0x12c>)
 8000ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dde:	4b23      	ldr	r3, [pc, #140]	@ (8000e6c <SystemInit+0x11c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000de4:	4b21      	ldr	r3, [pc, #132]	@ (8000e6c <SystemInit+0x11c>)
 8000de6:	4a25      	ldr	r2, [pc, #148]	@ (8000e7c <SystemInit+0x12c>)
 8000de8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dea:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <SystemInit+0x11c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000df0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <SystemInit+0x11c>)
 8000df2:	4a22      	ldr	r2, [pc, #136]	@ (8000e7c <SystemInit+0x12c>)
 8000df4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000df6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e6c <SystemInit+0x11c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <SystemInit+0x11c>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a1a      	ldr	r2, [pc, #104]	@ (8000e6c <SystemInit+0x11c>)
 8000e02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e06:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000e08:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <SystemInit+0x11c>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e80 <SystemInit+0x130>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	4b1c      	ldr	r3, [pc, #112]	@ (8000e84 <SystemInit+0x134>)
 8000e14:	4013      	ands	r3, r2
 8000e16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e1a:	d202      	bcs.n	8000e22 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <SystemInit+0x138>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e22:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <SystemInit+0x11c>)
 8000e24:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d113      	bne.n	8000e58 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e30:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <SystemInit+0x11c>)
 8000e32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e36:	4a0d      	ldr	r2, [pc, #52]	@ (8000e6c <SystemInit+0x11c>)
 8000e38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e3c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e40:	4b12      	ldr	r3, [pc, #72]	@ (8000e8c <SystemInit+0x13c>)
 8000e42:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e46:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <SystemInit+0x11c>)
 8000e4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e4e:	4a07      	ldr	r2, [pc, #28]	@ (8000e6c <SystemInit+0x11c>)
 8000e50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e54:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000ed00 	.word	0xe000ed00
 8000e68:	52002000 	.word	0x52002000
 8000e6c:	58024400 	.word	0x58024400
 8000e70:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e74:	02020200 	.word	0x02020200
 8000e78:	01ff0000 	.word	0x01ff0000
 8000e7c:	01010280 	.word	0x01010280
 8000e80:	5c001000 	.word	0x5c001000
 8000e84:	ffff0000 	.word	0xffff0000
 8000e88:	51008108 	.word	0x51008108
 8000e8c:	52004000 	.word	0x52004000

08000e90 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e94:	4b09      	ldr	r3, [pc, #36]	@ (8000ebc <ExitRun0Mode+0x2c>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	4a08      	ldr	r2, [pc, #32]	@ (8000ebc <ExitRun0Mode+0x2c>)
 8000e9a:	f043 0302 	orr.w	r3, r3, #2
 8000e9e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ea0:	bf00      	nop
 8000ea2:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <ExitRun0Mode+0x2c>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d0f9      	beq.n	8000ea2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000eae:	bf00      	nop
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	58024800 	.word	0x58024800

08000ec0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ec0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000efc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ec4:	f7ff ffe4 	bl	8000e90 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec8:	f7ff ff42 	bl	8000d50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ecc:	480c      	ldr	r0, [pc, #48]	@ (8000f00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ece:	490d      	ldr	r1, [pc, #52]	@ (8000f04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed4:	e002      	b.n	8000edc <LoopCopyDataInit>

08000ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eda:	3304      	adds	r3, #4

08000edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee0:	d3f9      	bcc.n	8000ed6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee8:	e001      	b.n	8000eee <LoopFillZerobss>

08000eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eec:	3204      	adds	r2, #4

08000eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef0:	d3fb      	bcc.n	8000eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ef2:	f005 fa09 	bl	8006308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef6:	f7ff fbe1 	bl	80006bc <main>
  bx  lr
 8000efa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000efc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f00:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f04:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8000f08:	08006d54 	.word	0x08006d54
  ldr r2, =_sbss
 8000f0c:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8000f10:	24000434 	.word	0x24000434

08000f14 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f14:	e7fe      	b.n	8000f14 <ADC3_IRQHandler>
	...

08000f18 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08c      	sub	sp, #48	@ 0x30
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d009      	beq.n	8000f40 <BSP_LED_Init+0x28>
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d006      	beq.n	8000f40 <BSP_LED_Init+0x28>
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d003      	beq.n	8000f40 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f38:	f06f 0301 	mvn.w	r3, #1
 8000f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f3e:	e055      	b.n	8000fec <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d10f      	bne.n	8000f66 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000f46:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f56:	4b28      	ldr	r3, [pc, #160]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5c:	f003 0302 	and.w	r3, r3, #2
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	e021      	b.n	8000faa <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d10f      	bne.n	8000f8c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000f6c:	4b22      	ldr	r3, [pc, #136]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	4a21      	ldr	r2, [pc, #132]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	e00e      	b.n	8000faa <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f92:	4a19      	ldr	r2, [pc, #100]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f94:	f043 0302 	orr.w	r3, r3, #2
 8000f98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <BSP_LED_Init+0xe0>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	4a13      	ldr	r2, [pc, #76]	@ (8000ffc <BSP_LED_Init+0xe4>)
 8000fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fb2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001000 <BSP_LED_Init+0xe8>)
 8000fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fc8:	f107 0218 	add.w	r2, r7, #24
 8000fcc:	4611      	mov	r1, r2
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fb7a 	bl	80016c8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001000 <BSP_LED_Init+0xe8>)
 8000fd8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	4a07      	ldr	r2, [pc, #28]	@ (8000ffc <BSP_LED_Init+0xe4>)
 8000fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	f000 fd1e 	bl	8001a28 <HAL_GPIO_WritePin>
  }

  return ret;
 8000fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3730      	adds	r7, #48	@ 0x30
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	58024400 	.word	0x58024400
 8000ffc:	08006cdc 	.word	0x08006cdc
 8001000:	2400000c 	.word	0x2400000c

08001004 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	71fb      	strb	r3, [r7, #7]
 8001010:	4613      	mov	r3, r2
 8001012:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001014:	4b2e      	ldr	r3, [pc, #184]	@ (80010d0 <BSP_PB_Init+0xcc>)
 8001016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800101a:	4a2d      	ldr	r2, [pc, #180]	@ (80010d0 <BSP_PB_Init+0xcc>)
 800101c:	f043 0304 	orr.w	r3, r3, #4
 8001020:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001024:	4b2a      	ldr	r3, [pc, #168]	@ (80010d0 <BSP_PB_Init+0xcc>)
 8001026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	60bb      	str	r3, [r7, #8]
 8001030:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001032:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001036:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001038:	2302      	movs	r3, #2
 800103a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800103c:	2302      	movs	r3, #2
 800103e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001040:	79bb      	ldrb	r3, [r7, #6]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10c      	bne.n	8001060 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	4a21      	ldr	r2, [pc, #132]	@ (80010d4 <BSP_PB_Init+0xd0>)
 800104e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001052:	f107 020c 	add.w	r2, r7, #12
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f000 fb35 	bl	80016c8 <HAL_GPIO_Init>
 800105e:	e031      	b.n	80010c4 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001060:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001064:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4a1a      	ldr	r2, [pc, #104]	@ (80010d4 <BSP_PB_Init+0xd0>)
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106e:	f107 020c 	add.w	r2, r7, #12
 8001072:	4611      	mov	r1, r2
 8001074:	4618      	mov	r0, r3
 8001076:	f000 fb27 	bl	80016c8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	00db      	lsls	r3, r3, #3
 800107e:	4a16      	ldr	r2, [pc, #88]	@ (80010d8 <BSP_PB_Init+0xd4>)
 8001080:	441a      	add	r2, r3
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4915      	ldr	r1, [pc, #84]	@ (80010dc <BSP_PB_Init+0xd8>)
 8001086:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800108a:	4619      	mov	r1, r3
 800108c:	4610      	mov	r0, r2
 800108e:	f000 fad7 	bl	8001640 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	00db      	lsls	r3, r3, #3
 8001096:	4a10      	ldr	r2, [pc, #64]	@ (80010d8 <BSP_PB_Init+0xd4>)
 8001098:	1898      	adds	r0, r3, r2
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <BSP_PB_Init+0xdc>)
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	461a      	mov	r2, r3
 80010a4:	2100      	movs	r1, #0
 80010a6:	f000 faac 	bl	8001602 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80010aa:	2028      	movs	r0, #40	@ 0x28
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	4a0d      	ldr	r2, [pc, #52]	@ (80010e4 <BSP_PB_Init+0xe0>)
 80010b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b4:	2200      	movs	r2, #0
 80010b6:	4619      	mov	r1, r3
 80010b8:	f000 fa6f 	bl	800159a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80010bc:	2328      	movs	r3, #40	@ 0x28
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fa85 	bl	80015ce <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3720      	adds	r7, #32
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	58024400 	.word	0x58024400
 80010d4:	24000018 	.word	0x24000018
 80010d8:	2400024c 	.word	0x2400024c
 80010dc:	08006ce4 	.word	0x08006ce4
 80010e0:	2400001c 	.word	0x2400001c
 80010e4:	24000020 	.word	0x24000020

080010e8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	00db      	lsls	r3, r3, #3
 80010f6:	4a04      	ldr	r2, [pc, #16]	@ (8001108 <BSP_PB_IRQHandler+0x20>)
 80010f8:	4413      	add	r3, r2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fab4 	bl	8001668 <HAL_EXTI_IRQHandler>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	2400024c 	.word	0x2400024c

0800110c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800113a:	f06f 0301 	mvn.w	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e018      	b.n	8001174 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	2294      	movs	r2, #148	@ 0x94
 8001146:	fb02 f303 	mul.w	r3, r2, r3
 800114a:	4a0d      	ldr	r2, [pc, #52]	@ (8001180 <BSP_COM_Init+0x5c>)
 800114c:	4413      	add	r3, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f852 	bl	80011f8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	2294      	movs	r2, #148	@ 0x94
 8001158:	fb02 f303 	mul.w	r3, r2, r3
 800115c:	4a08      	ldr	r2, [pc, #32]	@ (8001180 <BSP_COM_Init+0x5c>)
 800115e:	4413      	add	r3, r2
 8001160:	6839      	ldr	r1, [r7, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f80e 	bl	8001184 <MX_USART3_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d002      	beq.n	8001174 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800116e:	f06f 0303 	mvn.w	r3, #3
 8001172:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001174:	68fb      	ldr	r3, [r7, #12]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	24000254 	.word	0x24000254

08001184 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800118e:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <MX_USART3_Init+0x60>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	220c      	movs	r2, #12
 80011a2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	895b      	ldrh	r3, [r3, #10]
 80011a8:	461a      	mov	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685a      	ldr	r2, [r3, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	891b      	ldrh	r3, [r3, #8]
 80011ba:	461a      	mov	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	899b      	ldrh	r3, [r3, #12]
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011d0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f003 fea3 	bl	8004f1e <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	24000008 	.word	0x24000008

080011e8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80011ec:	2000      	movs	r0, #0
 80011ee:	f7ff ff8d 	bl	800110c <BSP_PB_Callback>
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08a      	sub	sp, #40	@ 0x28
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001200:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001202:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001206:	4a26      	ldr	r2, [pc, #152]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001208:	f043 0308 	orr.w	r3, r3, #8
 800120c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001210:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001216:	f003 0308 	and.w	r3, r3, #8
 800121a:	613b      	str	r3, [r7, #16]
 800121c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800121e:	4b20      	ldr	r3, [pc, #128]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001220:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001224:	4a1e      	ldr	r2, [pc, #120]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001226:	f043 0308 	orr.w	r3, r3, #8
 800122a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800122e:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800123c:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <COM1_MspInit+0xa8>)
 800123e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001242:	4a17      	ldr	r2, [pc, #92]	@ (80012a0 <COM1_MspInit+0xa8>)
 8001244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001248:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800124c:	4b14      	ldr	r3, [pc, #80]	@ (80012a0 <COM1_MspInit+0xa8>)
 800124e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001252:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 800125a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001264:	2302      	movs	r3, #2
 8001266:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001268:	2301      	movs	r3, #1
 800126a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800126c:	2307      	movs	r3, #7
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	480b      	ldr	r0, [pc, #44]	@ (80012a4 <COM1_MspInit+0xac>)
 8001278:	f000 fa26 	bl	80016c8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800127c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001280:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001286:	2307      	movs	r3, #7
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <COM1_MspInit+0xac>)
 8001292:	f000 fa19 	bl	80016c8 <HAL_GPIO_Init>
}
 8001296:	bf00      	nop
 8001298:	3728      	adds	r7, #40	@ 0x28
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58020c00 	.word	0x58020c00

080012a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ae:	2003      	movs	r0, #3
 80012b0:	f000 f968 	bl	8001584 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80012b4:	f001 fa36 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 80012b8:	4602      	mov	r2, r0
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <HAL_Init+0x68>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	0a1b      	lsrs	r3, r3, #8
 80012c0:	f003 030f 	and.w	r3, r3, #15
 80012c4:	4913      	ldr	r1, [pc, #76]	@ (8001314 <HAL_Init+0x6c>)
 80012c6:	5ccb      	ldrb	r3, [r1, r3]
 80012c8:	f003 031f 	and.w	r3, r3, #31
 80012cc:	fa22 f303 	lsr.w	r3, r2, r3
 80012d0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <HAL_Init+0x68>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	f003 030f 	and.w	r3, r3, #15
 80012da:	4a0e      	ldr	r2, [pc, #56]	@ (8001314 <HAL_Init+0x6c>)
 80012dc:	5cd3      	ldrb	r3, [r2, r3]
 80012de:	f003 031f 	and.w	r3, r3, #31
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	fa22 f303 	lsr.w	r3, r2, r3
 80012e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001318 <HAL_Init+0x70>)
 80012ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012ec:	4a0b      	ldr	r2, [pc, #44]	@ (800131c <HAL_Init+0x74>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f2:	2000      	movs	r0, #0
 80012f4:	f000 f814 	bl	8001320 <HAL_InitTick>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e002      	b.n	8001308 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001302:	f7ff fc11 	bl	8000b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	58024400 	.word	0x58024400
 8001314:	08006ccc 	.word	0x08006ccc
 8001318:	24000004 	.word	0x24000004
 800131c:	24000000 	.word	0x24000000

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <HAL_InitTick+0x60>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e021      	b.n	8001378 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001334:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <HAL_InitTick+0x64>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <HAL_InitTick+0x60>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	4619      	mov	r1, r3
 800133e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001342:	fbb3 f3f1 	udiv	r3, r3, r1
 8001346:	fbb2 f3f3 	udiv	r3, r2, r3
 800134a:	4618      	mov	r0, r3
 800134c:	f000 f94d 	bl	80015ea <HAL_SYSTICK_Config>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e00e      	b.n	8001378 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b0f      	cmp	r3, #15
 800135e:	d80a      	bhi.n	8001376 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001360:	2200      	movs	r2, #0
 8001362:	6879      	ldr	r1, [r7, #4]
 8001364:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001368:	f000 f917 	bl	800159a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800136c:	4a06      	ldr	r2, [pc, #24]	@ (8001388 <HAL_InitTick+0x68>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001372:	2300      	movs	r3, #0
 8001374:	e000      	b.n	8001378 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
}
 8001378:	4618      	mov	r0, r3
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	24000028 	.word	0x24000028
 8001384:	24000000 	.word	0x24000000
 8001388:	24000024 	.word	0x24000024

0800138c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <HAL_IncTick+0x20>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	461a      	mov	r2, r3
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_IncTick+0x24>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4413      	add	r3, r2
 800139c:	4a04      	ldr	r2, [pc, #16]	@ (80013b0 <HAL_IncTick+0x24>)
 800139e:	6013      	str	r3, [r2, #0]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	24000028 	.word	0x24000028
 80013b0:	240002e8 	.word	0x240002e8

080013b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return uwTick;
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <HAL_GetTick+0x14>)
 80013ba:	681b      	ldr	r3, [r3, #0]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	240002e8 	.word	0x240002e8

080013cc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <HAL_GetREVID+0x14>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0c1b      	lsrs	r3, r3, #16
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	5c001000 	.word	0x5c001000

080013e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f003 0307 	and.w	r3, r3, #7
 80013f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001424 <__NVIC_SetPriorityGrouping+0x40>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001400:	4013      	ands	r3, r2
 8001402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <__NVIC_SetPriorityGrouping+0x44>)
 800140e:	4313      	orrs	r3, r2
 8001410:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001412:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <__NVIC_SetPriorityGrouping+0x40>)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	60d3      	str	r3, [r2, #12]
}
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000ed00 	.word	0xe000ed00
 8001428:	05fa0000 	.word	0x05fa0000

0800142c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001430:	4b04      	ldr	r3, [pc, #16]	@ (8001444 <__NVIC_GetPriorityGrouping+0x18>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	f003 0307 	and.w	r3, r3, #7
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001452:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001456:	2b00      	cmp	r3, #0
 8001458:	db0b      	blt.n	8001472 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145a:	88fb      	ldrh	r3, [r7, #6]
 800145c:	f003 021f 	and.w	r2, r3, #31
 8001460:	4907      	ldr	r1, [pc, #28]	@ (8001480 <__NVIC_EnableIRQ+0x38>)
 8001462:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001466:	095b      	lsrs	r3, r3, #5
 8001468:	2001      	movs	r0, #1
 800146a:	fa00 f202 	lsl.w	r2, r0, r2
 800146e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000e100 	.word	0xe000e100

08001484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001490:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001494:	2b00      	cmp	r3, #0
 8001496:	db0a      	blt.n	80014ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	@ (80014d0 <__NVIC_SetPriority+0x4c>)
 800149e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ac:	e00a      	b.n	80014c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4908      	ldr	r1, [pc, #32]	@ (80014d4 <__NVIC_SetPriority+0x50>)
 80014b4:	88fb      	ldrh	r3, [r7, #6]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	3b04      	subs	r3, #4
 80014bc:	0112      	lsls	r2, r2, #4
 80014be:	b2d2      	uxtb	r2, r2
 80014c0:	440b      	add	r3, r1
 80014c2:	761a      	strb	r2, [r3, #24]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000e100 	.word	0xe000e100
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b089      	sub	sp, #36	@ 0x24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	f1c3 0307 	rsb	r3, r3, #7
 80014f2:	2b04      	cmp	r3, #4
 80014f4:	bf28      	it	cs
 80014f6:	2304      	movcs	r3, #4
 80014f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3304      	adds	r3, #4
 80014fe:	2b06      	cmp	r3, #6
 8001500:	d902      	bls.n	8001508 <NVIC_EncodePriority+0x30>
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3b03      	subs	r3, #3
 8001506:	e000      	b.n	800150a <NVIC_EncodePriority+0x32>
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43da      	mvns	r2, r3
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	401a      	ands	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001520:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	fa01 f303 	lsl.w	r3, r1, r3
 800152a:	43d9      	mvns	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	4313      	orrs	r3, r2
         );
}
 8001532:	4618      	mov	r0, r3
 8001534:	3724      	adds	r7, #36	@ 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	3b01      	subs	r3, #1
 800154c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001550:	d301      	bcc.n	8001556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001552:	2301      	movs	r3, #1
 8001554:	e00f      	b.n	8001576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001556:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <SysTick_Config+0x40>)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3b01      	subs	r3, #1
 800155c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800155e:	210f      	movs	r1, #15
 8001560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001564:	f7ff ff8e 	bl	8001484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001568:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SysTick_Config+0x40>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800156e:	4b04      	ldr	r3, [pc, #16]	@ (8001580 <SysTick_Config+0x40>)
 8001570:	2207      	movs	r2, #7
 8001572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	e000e010 	.word	0xe000e010

08001584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff ff29 	bl	80013e4 <__NVIC_SetPriorityGrouping>
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015a8:	f7ff ff40 	bl	800142c <__NVIC_GetPriorityGrouping>
 80015ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68b9      	ldr	r1, [r7, #8]
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f7ff ff90 	bl	80014d8 <NVIC_EncodePriority>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff5f 	bl	8001484 <__NVIC_SetPriority>
}
 80015c6:	bf00      	nop
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	4603      	mov	r3, r0
 80015d6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff33 	bl	8001448 <__NVIC_EnableIRQ>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ffa4 	bl	8001540 <SysTick_Config>
 80015f8:	4603      	mov	r3, r0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001602:	b480      	push	{r7}
 8001604:	b087      	sub	sp, #28
 8001606:	af00      	add	r7, sp, #0
 8001608:	60f8      	str	r0, [r7, #12]
 800160a:	460b      	mov	r3, r1
 800160c:	607a      	str	r2, [r7, #4]
 800160e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001610:	2300      	movs	r3, #0
 8001612:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00a      	b.n	8001634 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800161e:	7afb      	ldrb	r3, [r7, #11]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d103      	bne.n	800162c <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	605a      	str	r2, [r3, #4]
      break;
 800162a:	e002      	b.n	8001632 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	75fb      	strb	r3, [r7, #23]
      break;
 8001630:	bf00      	nop
  }

  return status;
 8001632:	7dfb      	ldrb	r3, [r7, #23]
}
 8001634:	4618      	mov	r0, r3
 8001636:	371c      	adds	r7, #28
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e003      	b.n	800165c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800165a:	2300      	movs	r3, #0
  }
}
 800165c:	4618      	mov	r0, r3
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0c1b      	lsrs	r3, r3, #16
 8001676:	f003 0303 	and.w	r3, r3, #3
 800167a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 031f 	and.w	r3, r3, #31
 8001684:	2201      	movs	r2, #1
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	011a      	lsls	r2, r3, #4
 8001690:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <HAL_EXTI_IRQHandler+0x5c>)
 8001692:	4413      	add	r3, r2
 8001694:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	4013      	ands	r3, r2
 800169e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d009      	beq.n	80016ba <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4798      	blx	r3
    }
  }
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	58000088 	.word	0x58000088

080016c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b089      	sub	sp, #36	@ 0x24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016d6:	4b89      	ldr	r3, [pc, #548]	@ (80018fc <HAL_GPIO_Init+0x234>)
 80016d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016da:	e194      	b.n	8001a06 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2101      	movs	r1, #1
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	fa01 f303 	lsl.w	r3, r1, r3
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 8186 	beq.w	8001a00 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d005      	beq.n	800170c <HAL_GPIO_Init+0x44>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	2b02      	cmp	r3, #2
 800170a:	d130      	bne.n	800176e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	2203      	movs	r2, #3
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4013      	ands	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	68da      	ldr	r2, [r3, #12]
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4313      	orrs	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001742:	2201      	movs	r2, #1
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	091b      	lsrs	r3, r3, #4
 8001758:	f003 0201 	and.w	r2, r3, #1
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	2b03      	cmp	r3, #3
 8001778:	d017      	beq.n	80017aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	2203      	movs	r2, #3
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 0303 	and.w	r3, r3, #3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d123      	bne.n	80017fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	08da      	lsrs	r2, r3, #3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3208      	adds	r2, #8
 80017be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	220f      	movs	r2, #15
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4013      	ands	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	691a      	ldr	r2, [r3, #16]
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	08da      	lsrs	r2, r3, #3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3208      	adds	r2, #8
 80017f8:	69b9      	ldr	r1, [r7, #24]
 80017fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	2203      	movs	r2, #3
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	43db      	mvns	r3, r3
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	4013      	ands	r3, r2
 8001814:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f003 0203 	and.w	r2, r3, #3
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800183a:	2b00      	cmp	r3, #0
 800183c:	f000 80e0 	beq.w	8001a00 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001840:	4b2f      	ldr	r3, [pc, #188]	@ (8001900 <HAL_GPIO_Init+0x238>)
 8001842:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001846:	4a2e      	ldr	r2, [pc, #184]	@ (8001900 <HAL_GPIO_Init+0x238>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001850:	4b2b      	ldr	r3, [pc, #172]	@ (8001900 <HAL_GPIO_Init+0x238>)
 8001852:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800185e:	4a29      	ldr	r2, [pc, #164]	@ (8001904 <HAL_GPIO_Init+0x23c>)
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	089b      	lsrs	r3, r3, #2
 8001864:	3302      	adds	r3, #2
 8001866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	220f      	movs	r2, #15
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4013      	ands	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a20      	ldr	r2, [pc, #128]	@ (8001908 <HAL_GPIO_Init+0x240>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d052      	beq.n	8001930 <HAL_GPIO_Init+0x268>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a1f      	ldr	r2, [pc, #124]	@ (800190c <HAL_GPIO_Init+0x244>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d031      	beq.n	80018f6 <HAL_GPIO_Init+0x22e>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a1e      	ldr	r2, [pc, #120]	@ (8001910 <HAL_GPIO_Init+0x248>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d02b      	beq.n	80018f2 <HAL_GPIO_Init+0x22a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_GPIO_Init+0x24c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d025      	beq.n	80018ee <HAL_GPIO_Init+0x226>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <HAL_GPIO_Init+0x250>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d01f      	beq.n	80018ea <HAL_GPIO_Init+0x222>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a1b      	ldr	r2, [pc, #108]	@ (800191c <HAL_GPIO_Init+0x254>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d019      	beq.n	80018e6 <HAL_GPIO_Init+0x21e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001920 <HAL_GPIO_Init+0x258>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d013      	beq.n	80018e2 <HAL_GPIO_Init+0x21a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a19      	ldr	r2, [pc, #100]	@ (8001924 <HAL_GPIO_Init+0x25c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d00d      	beq.n	80018de <HAL_GPIO_Init+0x216>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a18      	ldr	r2, [pc, #96]	@ (8001928 <HAL_GPIO_Init+0x260>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d007      	beq.n	80018da <HAL_GPIO_Init+0x212>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a17      	ldr	r2, [pc, #92]	@ (800192c <HAL_GPIO_Init+0x264>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d101      	bne.n	80018d6 <HAL_GPIO_Init+0x20e>
 80018d2:	2309      	movs	r3, #9
 80018d4:	e02d      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018d6:	230a      	movs	r3, #10
 80018d8:	e02b      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018da:	2308      	movs	r3, #8
 80018dc:	e029      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018de:	2307      	movs	r3, #7
 80018e0:	e027      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018e2:	2306      	movs	r3, #6
 80018e4:	e025      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018e6:	2305      	movs	r3, #5
 80018e8:	e023      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018ea:	2304      	movs	r3, #4
 80018ec:	e021      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018ee:	2303      	movs	r3, #3
 80018f0:	e01f      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018f2:	2302      	movs	r3, #2
 80018f4:	e01d      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018f6:	2301      	movs	r3, #1
 80018f8:	e01b      	b.n	8001932 <HAL_GPIO_Init+0x26a>
 80018fa:	bf00      	nop
 80018fc:	58000080 	.word	0x58000080
 8001900:	58024400 	.word	0x58024400
 8001904:	58000400 	.word	0x58000400
 8001908:	58020000 	.word	0x58020000
 800190c:	58020400 	.word	0x58020400
 8001910:	58020800 	.word	0x58020800
 8001914:	58020c00 	.word	0x58020c00
 8001918:	58021000 	.word	0x58021000
 800191c:	58021400 	.word	0x58021400
 8001920:	58021800 	.word	0x58021800
 8001924:	58021c00 	.word	0x58021c00
 8001928:	58022000 	.word	0x58022000
 800192c:	58022400 	.word	0x58022400
 8001930:	2300      	movs	r3, #0
 8001932:	69fa      	ldr	r2, [r7, #28]
 8001934:	f002 0203 	and.w	r2, r2, #3
 8001938:	0092      	lsls	r2, r2, #2
 800193a:	4093      	lsls	r3, r2
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4313      	orrs	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001942:	4938      	ldr	r1, [pc, #224]	@ (8001a24 <HAL_GPIO_Init+0x35c>)
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	089b      	lsrs	r3, r3, #2
 8001948:	3302      	adds	r3, #2
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	4313      	orrs	r3, r2
 8001974:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001976:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800197e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80019a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	43db      	mvns	r3, r3
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	4013      	ands	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	3301      	adds	r3, #1
 8001a04:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f47f ae63 	bne.w	80016dc <HAL_GPIO_Init+0x14>
  }
}
 8001a16:	bf00      	nop
 8001a18:	bf00      	nop
 8001a1a:	3724      	adds	r7, #36	@ 0x24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	58000400 	.word	0x58000400

08001a28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	807b      	strh	r3, [r7, #2]
 8001a34:	4613      	mov	r3, r2
 8001a36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a38:	787b      	ldrb	r3, [r7, #1]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a3e:	887a      	ldrh	r2, [r7, #2]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001a44:	e003      	b.n	8001a4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	041a      	lsls	r2, r3, #16
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	619a      	str	r2, [r3, #24]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b085      	sub	sp, #20
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	460b      	mov	r3, r1
 8001a64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a6c:	887a      	ldrh	r2, [r7, #2]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	4013      	ands	r3, r2
 8001a72:	041a      	lsls	r2, r3, #16
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	43d9      	mvns	r1, r3
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	400b      	ands	r3, r1
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	619a      	str	r2, [r3, #24]
}
 8001a82:	bf00      	nop
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <HAL_PWREx_ConfigSupply+0x70>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d00a      	beq.n	8001aba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001aa4:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <HAL_PWREx_ConfigSupply+0x70>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e01f      	b.n	8001af6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e01d      	b.n	8001af6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001aba:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <HAL_PWREx_ConfigSupply+0x70>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	f023 0207 	bic.w	r2, r3, #7
 8001ac2:	490f      	ldr	r1, [pc, #60]	@ (8001b00 <HAL_PWREx_ConfigSupply+0x70>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001aca:	f7ff fc73 	bl	80013b4 <HAL_GetTick>
 8001ace:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ad0:	e009      	b.n	8001ae6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001ad2:	f7ff fc6f 	bl	80013b4 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ae0:	d901      	bls.n	8001ae6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e007      	b.n	8001af6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ae6:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_PWREx_ConfigSupply+0x70>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001af2:	d1ee      	bne.n	8001ad2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	58024800 	.word	0x58024800

08001b04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	@ 0x30
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d102      	bne.n	8001b18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	f000 bc48 	b.w	80023a8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f000 8088 	beq.w	8001c36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b26:	4b99      	ldr	r3, [pc, #612]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b30:	4b96      	ldr	r3, [pc, #600]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b38:	2b10      	cmp	r3, #16
 8001b3a:	d007      	beq.n	8001b4c <HAL_RCC_OscConfig+0x48>
 8001b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b3e:	2b18      	cmp	r3, #24
 8001b40:	d111      	bne.n	8001b66 <HAL_RCC_OscConfig+0x62>
 8001b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b44:	f003 0303 	and.w	r3, r3, #3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d10c      	bne.n	8001b66 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b4c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d06d      	beq.n	8001c34 <HAL_RCC_OscConfig+0x130>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d169      	bne.n	8001c34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	f000 bc21 	b.w	80023a8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b6e:	d106      	bne.n	8001b7e <HAL_RCC_OscConfig+0x7a>
 8001b70:	4b86      	ldr	r3, [pc, #536]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a85      	ldr	r2, [pc, #532]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	e02e      	b.n	8001bdc <HAL_RCC_OscConfig+0xd8>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x9c>
 8001b86:	4b81      	ldr	r3, [pc, #516]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a80      	ldr	r2, [pc, #512]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b7e      	ldr	r3, [pc, #504]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7d      	ldr	r2, [pc, #500]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001b98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e01d      	b.n	8001bdc <HAL_RCC_OscConfig+0xd8>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ba8:	d10c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0xc0>
 8001baa:	4b78      	ldr	r3, [pc, #480]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a77      	ldr	r2, [pc, #476]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	4b75      	ldr	r3, [pc, #468]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a74      	ldr	r2, [pc, #464]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	e00b      	b.n	8001bdc <HAL_RCC_OscConfig+0xd8>
 8001bc4:	4b71      	ldr	r3, [pc, #452]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a70      	ldr	r2, [pc, #448]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b6e      	ldr	r3, [pc, #440]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a6d      	ldr	r2, [pc, #436]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001bd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d013      	beq.n	8001c0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff fbe6 	bl	80013b4 <HAL_GetTick>
 8001be8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bec:	f7ff fbe2 	bl	80013b4 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	@ 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e3d4      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bfe:	4b63      	ldr	r3, [pc, #396]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0xe8>
 8001c0a:	e014      	b.n	8001c36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fbd2 	bl	80013b4 <HAL_GetTick>
 8001c10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fbce 	bl	80013b4 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	@ 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e3c0      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c26:	4b59      	ldr	r3, [pc, #356]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x110>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80ca 	beq.w	8001dd8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c44:	4b51      	ldr	r3, [pc, #324]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c4e:	4b4f      	ldr	r3, [pc, #316]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d007      	beq.n	8001c6a <HAL_RCC_OscConfig+0x166>
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	2b18      	cmp	r3, #24
 8001c5e:	d156      	bne.n	8001d0e <HAL_RCC_OscConfig+0x20a>
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d151      	bne.n	8001d0e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c6a:	4b48      	ldr	r3, [pc, #288]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_RCC_OscConfig+0x17e>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e392      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c82:	4b42      	ldr	r3, [pc, #264]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 0219 	bic.w	r2, r3, #25
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	493f      	ldr	r1, [pc, #252]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001c90:	4313      	orrs	r3, r2
 8001c92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff fb8e 	bl	80013b4 <HAL_GetTick>
 8001c98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fb8a 	bl	80013b4 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e37c      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cae:	4b37      	ldr	r3, [pc, #220]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0304 	and.w	r3, r3, #4
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cba:	f7ff fb87 	bl	80013cc <HAL_GetREVID>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d817      	bhi.n	8001cf8 <HAL_RCC_OscConfig+0x1f4>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	2b40      	cmp	r3, #64	@ 0x40
 8001cce:	d108      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x1de>
 8001cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001cda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cde:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ce0:	e07a      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	031b      	lsls	r3, r3, #12
 8001cf0:	4926      	ldr	r1, [pc, #152]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cf6:	e06f      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b24      	ldr	r3, [pc, #144]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	061b      	lsls	r3, r3, #24
 8001d06:	4921      	ldr	r1, [pc, #132]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d0c:	e064      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d047      	beq.n	8001da6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001d16:	4b1d      	ldr	r3, [pc, #116]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f023 0219 	bic.w	r2, r3, #25
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	491a      	ldr	r1, [pc, #104]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff fb44 	bl	80013b4 <HAL_GetTick>
 8001d2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d30:	f7ff fb40 	bl	80013b4 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e332      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d42:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d4e:	f7ff fb3d 	bl	80013cc <HAL_GetREVID>
 8001d52:	4603      	mov	r3, r0
 8001d54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d819      	bhi.n	8001d90 <HAL_RCC_OscConfig+0x28c>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	691b      	ldr	r3, [r3, #16]
 8001d60:	2b40      	cmp	r3, #64	@ 0x40
 8001d62:	d108      	bne.n	8001d76 <HAL_RCC_OscConfig+0x272>
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001d6c:	4a07      	ldr	r2, [pc, #28]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d72:	6053      	str	r3, [r2, #4]
 8001d74:	e030      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
 8001d76:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	691b      	ldr	r3, [r3, #16]
 8001d82:	031b      	lsls	r3, r3, #12
 8001d84:	4901      	ldr	r1, [pc, #4]	@ (8001d8c <HAL_RCC_OscConfig+0x288>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	604b      	str	r3, [r1, #4]
 8001d8a:	e025      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
 8001d8c:	58024400 	.word	0x58024400
 8001d90:	4b9a      	ldr	r3, [pc, #616]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	061b      	lsls	r3, r3, #24
 8001d9e:	4997      	ldr	r1, [pc, #604]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
 8001da4:	e018      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001da6:	4b95      	ldr	r3, [pc, #596]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a94      	ldr	r2, [pc, #592]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001dac:	f023 0301 	bic.w	r3, r3, #1
 8001db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db2:	f7ff faff 	bl	80013b4 <HAL_GetTick>
 8001db6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dba:	f7ff fafb 	bl	80013b4 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e2ed      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001dcc:	4b8b      	ldr	r3, [pc, #556]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f0      	bne.n	8001dba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0310 	and.w	r3, r3, #16
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80a9 	beq.w	8001f38 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001de6:	4b85      	ldr	r3, [pc, #532]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001dee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001df0:	4b82      	ldr	r3, [pc, #520]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d007      	beq.n	8001e0c <HAL_RCC_OscConfig+0x308>
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	2b18      	cmp	r3, #24
 8001e00:	d13a      	bne.n	8001e78 <HAL_RCC_OscConfig+0x374>
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f003 0303 	and.w	r3, r3, #3
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d135      	bne.n	8001e78 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e0c:	4b7b      	ldr	r3, [pc, #492]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d005      	beq.n	8001e24 <HAL_RCC_OscConfig+0x320>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69db      	ldr	r3, [r3, #28]
 8001e1c:	2b80      	cmp	r3, #128	@ 0x80
 8001e1e:	d001      	beq.n	8001e24 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e2c1      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e24:	f7ff fad2 	bl	80013cc <HAL_GetREVID>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d817      	bhi.n	8001e62 <HAL_RCC_OscConfig+0x35e>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	d108      	bne.n	8001e4c <HAL_RCC_OscConfig+0x348>
 8001e3a:	4b70      	ldr	r3, [pc, #448]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e42:	4a6e      	ldr	r2, [pc, #440]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e48:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e4a:	e075      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e4c:	4b6b      	ldr	r3, [pc, #428]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a1b      	ldr	r3, [r3, #32]
 8001e58:	069b      	lsls	r3, r3, #26
 8001e5a:	4968      	ldr	r1, [pc, #416]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e60:	e06a      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e62:	4b66      	ldr	r3, [pc, #408]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	061b      	lsls	r3, r3, #24
 8001e70:	4962      	ldr	r1, [pc, #392]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e76:	e05f      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d042      	beq.n	8001f06 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001e80:	4b5e      	ldr	r3, [pc, #376]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a5d      	ldr	r2, [pc, #372]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fa92 	bl	80013b4 <HAL_GetTick>
 8001e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e94:	f7ff fa8e 	bl	80013b4 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e280      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ea6:	4b55      	ldr	r3, [pc, #340]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0f0      	beq.n	8001e94 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001eb2:	f7ff fa8b 	bl	80013cc <HAL_GetREVID>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d817      	bhi.n	8001ef0 <HAL_RCC_OscConfig+0x3ec>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	2b20      	cmp	r3, #32
 8001ec6:	d108      	bne.n	8001eda <HAL_RCC_OscConfig+0x3d6>
 8001ec8:	4b4c      	ldr	r3, [pc, #304]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001ed0:	4a4a      	ldr	r2, [pc, #296]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001ed2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001ed6:	6053      	str	r3, [r2, #4]
 8001ed8:	e02e      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
 8001eda:	4b48      	ldr	r3, [pc, #288]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	069b      	lsls	r3, r3, #26
 8001ee8:	4944      	ldr	r1, [pc, #272]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	604b      	str	r3, [r1, #4]
 8001eee:	e023      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
 8001ef0:	4b42      	ldr	r3, [pc, #264]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	061b      	lsls	r3, r3, #24
 8001efe:	493f      	ldr	r1, [pc, #252]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60cb      	str	r3, [r1, #12]
 8001f04:	e018      	b.n	8001f38 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001f06:	4b3d      	ldr	r3, [pc, #244]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a3c      	ldr	r2, [pc, #240]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001f10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f12:	f7ff fa4f 	bl	80013b4 <HAL_GetTick>
 8001f16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001f1a:	f7ff fa4b 	bl	80013b4 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e23d      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001f2c:	4b33      	ldr	r3, [pc, #204]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1f0      	bne.n	8001f1a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0308 	and.w	r3, r3, #8
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d036      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d019      	beq.n	8001f80 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f50:	4a2a      	ldr	r2, [pc, #168]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f58:	f7ff fa2c 	bl	80013b4 <HAL_GetTick>
 8001f5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f60:	f7ff fa28 	bl	80013b4 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e21a      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f72:	4b22      	ldr	r3, [pc, #136]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCC_OscConfig+0x45c>
 8001f7e:	e018      	b.n	8001fb2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f80:	4b1e      	ldr	r3, [pc, #120]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f84:	4a1d      	ldr	r2, [pc, #116]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f8c:	f7ff fa12 	bl	80013b4 <HAL_GetTick>
 8001f90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f94:	f7ff fa0e 	bl	80013b4 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e200      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fa6:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001fa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0320 	and.w	r3, r3, #32
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d039      	beq.n	8002032 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d01c      	beq.n	8002000 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a0c      	ldr	r2, [pc, #48]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001fcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fd0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fd2:	f7ff f9ef 	bl	80013b4 <HAL_GetTick>
 8001fd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001fd8:	e008      	b.n	8001fec <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fda:	f7ff f9eb 	bl	80013b4 <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d901      	bls.n	8001fec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e1dd      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001fec:	4b03      	ldr	r3, [pc, #12]	@ (8001ffc <HAL_RCC_OscConfig+0x4f8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0f0      	beq.n	8001fda <HAL_RCC_OscConfig+0x4d6>
 8001ff8:	e01b      	b.n	8002032 <HAL_RCC_OscConfig+0x52e>
 8001ffa:	bf00      	nop
 8001ffc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002000:	4b9b      	ldr	r3, [pc, #620]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a9a      	ldr	r2, [pc, #616]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002006:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800200a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800200c:	f7ff f9d2 	bl	80013b4 <HAL_GetTick>
 8002010:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002014:	f7ff f9ce 	bl	80013b4 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e1c0      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002026:	4b92      	ldr	r3, [pc, #584]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0304 	and.w	r3, r3, #4
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8081 	beq.w	8002142 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002040:	4b8c      	ldr	r3, [pc, #560]	@ (8002274 <HAL_RCC_OscConfig+0x770>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a8b      	ldr	r2, [pc, #556]	@ (8002274 <HAL_RCC_OscConfig+0x770>)
 8002046:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800204a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800204c:	f7ff f9b2 	bl	80013b4 <HAL_GetTick>
 8002050:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002054:	f7ff f9ae 	bl	80013b4 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b64      	cmp	r3, #100	@ 0x64
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e1a0      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002066:	4b83      	ldr	r3, [pc, #524]	@ (8002274 <HAL_RCC_OscConfig+0x770>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d106      	bne.n	8002088 <HAL_RCC_OscConfig+0x584>
 800207a:	4b7d      	ldr	r3, [pc, #500]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800207c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800207e:	4a7c      	ldr	r2, [pc, #496]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002080:	f043 0301 	orr.w	r3, r3, #1
 8002084:	6713      	str	r3, [r2, #112]	@ 0x70
 8002086:	e02d      	b.n	80020e4 <HAL_RCC_OscConfig+0x5e0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10c      	bne.n	80020aa <HAL_RCC_OscConfig+0x5a6>
 8002090:	4b77      	ldr	r3, [pc, #476]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002094:	4a76      	ldr	r2, [pc, #472]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002096:	f023 0301 	bic.w	r3, r3, #1
 800209a:	6713      	str	r3, [r2, #112]	@ 0x70
 800209c:	4b74      	ldr	r3, [pc, #464]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800209e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a0:	4a73      	ldr	r2, [pc, #460]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020a2:	f023 0304 	bic.w	r3, r3, #4
 80020a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a8:	e01c      	b.n	80020e4 <HAL_RCC_OscConfig+0x5e0>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	d10c      	bne.n	80020cc <HAL_RCC_OscConfig+0x5c8>
 80020b2:	4b6f      	ldr	r3, [pc, #444]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b6:	4a6e      	ldr	r2, [pc, #440]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80020be:	4b6c      	ldr	r3, [pc, #432]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c2:	4a6b      	ldr	r2, [pc, #428]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ca:	e00b      	b.n	80020e4 <HAL_RCC_OscConfig+0x5e0>
 80020cc:	4b68      	ldr	r3, [pc, #416]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020d0:	4a67      	ldr	r2, [pc, #412]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020d2:	f023 0301 	bic.w	r3, r3, #1
 80020d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80020d8:	4b65      	ldr	r3, [pc, #404]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020dc:	4a64      	ldr	r2, [pc, #400]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80020de:	f023 0304 	bic.w	r3, r3, #4
 80020e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d015      	beq.n	8002118 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ec:	f7ff f962 	bl	80013b4 <HAL_GetTick>
 80020f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020f2:	e00a      	b.n	800210a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f4:	f7ff f95e 	bl	80013b4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002102:	4293      	cmp	r3, r2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e14e      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800210a:	4b59      	ldr	r3, [pc, #356]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800210c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0ee      	beq.n	80020f4 <HAL_RCC_OscConfig+0x5f0>
 8002116:	e014      	b.n	8002142 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002118:	f7ff f94c 	bl	80013b4 <HAL_GetTick>
 800211c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800211e:	e00a      	b.n	8002136 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002120:	f7ff f948 	bl	80013b4 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800212e:	4293      	cmp	r3, r2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e138      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002136:	4b4e      	ldr	r3, [pc, #312]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1ee      	bne.n	8002120 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002146:	2b00      	cmp	r3, #0
 8002148:	f000 812d 	beq.w	80023a6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800214c:	4b48      	ldr	r3, [pc, #288]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002154:	2b18      	cmp	r3, #24
 8002156:	f000 80bd 	beq.w	80022d4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215e:	2b02      	cmp	r3, #2
 8002160:	f040 809e 	bne.w	80022a0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002164:	4b42      	ldr	r3, [pc, #264]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a41      	ldr	r2, [pc, #260]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800216a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800216e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7ff f920 	bl	80013b4 <HAL_GetTick>
 8002174:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002178:	f7ff f91c 	bl	80013b4 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e10e      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800218a:	4b39      	ldr	r3, [pc, #228]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1f0      	bne.n	8002178 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002196:	4b36      	ldr	r3, [pc, #216]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002198:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800219a:	4b37      	ldr	r3, [pc, #220]	@ (8002278 <HAL_RCC_OscConfig+0x774>)
 800219c:	4013      	ands	r3, r2
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80021a6:	0112      	lsls	r2, r2, #4
 80021a8:	430a      	orrs	r2, r1
 80021aa:	4931      	ldr	r1, [pc, #196]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b4:	3b01      	subs	r3, #1
 80021b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021be:	3b01      	subs	r3, #1
 80021c0:	025b      	lsls	r3, r3, #9
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	431a      	orrs	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ca:	3b01      	subs	r3, #1
 80021cc:	041b      	lsls	r3, r3, #16
 80021ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021d8:	3b01      	subs	r3, #1
 80021da:	061b      	lsls	r3, r3, #24
 80021dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80021e0:	4923      	ldr	r1, [pc, #140]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80021e6:	4b22      	ldr	r3, [pc, #136]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ea:	4a21      	ldr	r2, [pc, #132]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80021ec:	f023 0301 	bic.w	r3, r3, #1
 80021f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80021f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 80021f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021f6:	4b21      	ldr	r3, [pc, #132]	@ (800227c <HAL_RCC_OscConfig+0x778>)
 80021f8:	4013      	ands	r3, r2
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021fe:	00d2      	lsls	r2, r2, #3
 8002200:	491b      	ldr	r1, [pc, #108]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002202:	4313      	orrs	r3, r2
 8002204:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002206:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220a:	f023 020c 	bic.w	r2, r3, #12
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4917      	ldr	r1, [pc, #92]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002214:	4313      	orrs	r3, r2
 8002216:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002218:	4b15      	ldr	r3, [pc, #84]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800221a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221c:	f023 0202 	bic.w	r2, r3, #2
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002224:	4912      	ldr	r1, [pc, #72]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002226:	4313      	orrs	r3, r2
 8002228:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800222a:	4b11      	ldr	r3, [pc, #68]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	4a10      	ldr	r2, [pc, #64]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002234:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002236:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223a:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800223c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002240:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002242:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002248:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800224c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800224e:	4b08      	ldr	r3, [pc, #32]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002252:	4a07      	ldr	r2, [pc, #28]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800225a:	4b05      	ldr	r3, [pc, #20]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a04      	ldr	r2, [pc, #16]	@ (8002270 <HAL_RCC_OscConfig+0x76c>)
 8002260:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7ff f8a5 	bl	80013b4 <HAL_GetTick>
 800226a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800226c:	e011      	b.n	8002292 <HAL_RCC_OscConfig+0x78e>
 800226e:	bf00      	nop
 8002270:	58024400 	.word	0x58024400
 8002274:	58024800 	.word	0x58024800
 8002278:	fffffc0c 	.word	0xfffffc0c
 800227c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002280:	f7ff f898 	bl	80013b4 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e08a      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002292:	4b47      	ldr	r3, [pc, #284]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x77c>
 800229e:	e082      	b.n	80023a6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a0:	4b43      	ldr	r3, [pc, #268]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a42      	ldr	r2, [pc, #264]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80022a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ac:	f7ff f882 	bl	80013b4 <HAL_GetTick>
 80022b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b4:	f7ff f87e 	bl	80013b4 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e070      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022c6:	4b3a      	ldr	r3, [pc, #232]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x7b0>
 80022d2:	e068      	b.n	80023a6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80022d4:	4b36      	ldr	r3, [pc, #216]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80022d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d031      	beq.n	800234c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	f003 0203 	and.w	r2, r3, #3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d12a      	bne.n	800234c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	091b      	lsrs	r3, r3, #4
 80022fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d122      	bne.n	800234c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002310:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d11a      	bne.n	800234c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	0a5b      	lsrs	r3, r3, #9
 800231a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002322:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002324:	429a      	cmp	r2, r3
 8002326:	d111      	bne.n	800234c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	0c1b      	lsrs	r3, r3, #16
 800232c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002334:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002336:	429a      	cmp	r2, r3
 8002338:	d108      	bne.n	800234c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	0e1b      	lsrs	r3, r3, #24
 800233e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002346:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002348:	429a      	cmp	r2, r3
 800234a:	d001      	beq.n	8002350 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e02b      	b.n	80023a8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002350:	4b17      	ldr	r3, [pc, #92]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 8002352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002354:	08db      	lsrs	r3, r3, #3
 8002356:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800235a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	429a      	cmp	r2, r3
 8002364:	d01f      	beq.n	80023a6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 8002368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800236a:	4a11      	ldr	r2, [pc, #68]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 800236c:	f023 0301 	bic.w	r3, r3, #1
 8002370:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002372:	f7ff f81f 	bl	80013b4 <HAL_GetTick>
 8002376:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002378:	bf00      	nop
 800237a:	f7ff f81b 	bl	80013b4 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002382:	4293      	cmp	r3, r2
 8002384:	d0f9      	beq.n	800237a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 8002388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800238a:	4b0a      	ldr	r3, [pc, #40]	@ (80023b4 <HAL_RCC_OscConfig+0x8b0>)
 800238c:	4013      	ands	r3, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002392:	00d2      	lsls	r2, r2, #3
 8002394:	4906      	ldr	r1, [pc, #24]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 8002396:	4313      	orrs	r3, r2
 8002398:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800239a:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 800239c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800239e:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <HAL_RCC_OscConfig+0x8ac>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3730      	adds	r7, #48	@ 0x30
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	58024400 	.word	0x58024400
 80023b4:	ffff0007 	.word	0xffff0007

080023b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d101      	bne.n	80023cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e19c      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023cc:	4b8a      	ldr	r3, [pc, #552]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d910      	bls.n	80023fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b87      	ldr	r3, [pc, #540]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 020f 	bic.w	r2, r3, #15
 80023e2:	4985      	ldr	r1, [pc, #532]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ea:	4b83      	ldr	r3, [pc, #524]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d001      	beq.n	80023fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e184      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	d010      	beq.n	800242a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691a      	ldr	r2, [r3, #16]
 800240c:	4b7b      	ldr	r3, [pc, #492]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002414:	429a      	cmp	r2, r3
 8002416:	d908      	bls.n	800242a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002418:	4b78      	ldr	r3, [pc, #480]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	4975      	ldr	r1, [pc, #468]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002426:	4313      	orrs	r3, r2
 8002428:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d010      	beq.n	8002458 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695a      	ldr	r2, [r3, #20]
 800243a:	4b70      	ldr	r3, [pc, #448]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002442:	429a      	cmp	r2, r3
 8002444:	d908      	bls.n	8002458 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002446:	4b6d      	ldr	r3, [pc, #436]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	496a      	ldr	r1, [pc, #424]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002454:	4313      	orrs	r3, r2
 8002456:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	2b00      	cmp	r3, #0
 8002462:	d010      	beq.n	8002486 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699a      	ldr	r2, [r3, #24]
 8002468:	4b64      	ldr	r3, [pc, #400]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002470:	429a      	cmp	r2, r3
 8002472:	d908      	bls.n	8002486 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002474:	4b61      	ldr	r3, [pc, #388]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	495e      	ldr	r1, [pc, #376]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002482:	4313      	orrs	r3, r2
 8002484:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b00      	cmp	r3, #0
 8002490:	d010      	beq.n	80024b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	69da      	ldr	r2, [r3, #28]
 8002496:	4b59      	ldr	r3, [pc, #356]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800249e:	429a      	cmp	r2, r3
 80024a0:	d908      	bls.n	80024b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80024a2:	4b56      	ldr	r3, [pc, #344]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024a4:	6a1b      	ldr	r3, [r3, #32]
 80024a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	4953      	ldr	r1, [pc, #332]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d010      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	4b4d      	ldr	r3, [pc, #308]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	f003 030f 	and.w	r3, r3, #15
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d908      	bls.n	80024e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024d0:	4b4a      	ldr	r3, [pc, #296]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	f023 020f 	bic.w	r2, r3, #15
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4947      	ldr	r1, [pc, #284]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d055      	beq.n	800259a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80024ee:	4b43      	ldr	r3, [pc, #268]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	4940      	ldr	r1, [pc, #256]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	2b02      	cmp	r3, #2
 8002506:	d107      	bne.n	8002518 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002508:	4b3c      	ldr	r3, [pc, #240]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d121      	bne.n	8002558 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e0f6      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	2b03      	cmp	r3, #3
 800251e:	d107      	bne.n	8002530 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002520:	4b36      	ldr	r3, [pc, #216]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d115      	bne.n	8002558 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0ea      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d107      	bne.n	8002548 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002538:	4b30      	ldr	r3, [pc, #192]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002540:	2b00      	cmp	r3, #0
 8002542:	d109      	bne.n	8002558 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e0de      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002548:	4b2c      	ldr	r3, [pc, #176]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e0d6      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002558:	4b28      	ldr	r3, [pc, #160]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	f023 0207 	bic.w	r2, r3, #7
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	4925      	ldr	r1, [pc, #148]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 8002566:	4313      	orrs	r3, r2
 8002568:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800256a:	f7fe ff23 	bl	80013b4 <HAL_GetTick>
 800256e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002570:	e00a      	b.n	8002588 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002572:	f7fe ff1f 	bl	80013b4 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002580:	4293      	cmp	r3, r2
 8002582:	d901      	bls.n	8002588 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e0be      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	429a      	cmp	r2, r3
 8002598:	d1eb      	bne.n	8002572 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d010      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d208      	bcs.n	80025c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b6:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	f023 020f 	bic.w	r2, r3, #15
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	490e      	ldr	r1, [pc, #56]	@ (80025fc <HAL_RCC_ClockConfig+0x244>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025c8:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 030f 	and.w	r3, r3, #15
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d214      	bcs.n	8002600 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f023 020f 	bic.w	r2, r3, #15
 80025de:	4906      	ldr	r1, [pc, #24]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e6:	4b04      	ldr	r3, [pc, #16]	@ (80025f8 <HAL_RCC_ClockConfig+0x240>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d005      	beq.n	8002600 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e086      	b.n	8002706 <HAL_RCC_ClockConfig+0x34e>
 80025f8:	52002000 	.word	0x52002000
 80025fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	2b00      	cmp	r3, #0
 800260a:	d010      	beq.n	800262e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691a      	ldr	r2, [r3, #16]
 8002610:	4b3f      	ldr	r3, [pc, #252]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002618:	429a      	cmp	r2, r3
 800261a:	d208      	bcs.n	800262e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800261c:	4b3c      	ldr	r3, [pc, #240]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	4939      	ldr	r1, [pc, #228]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800262a:	4313      	orrs	r3, r2
 800262c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d010      	beq.n	800265c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695a      	ldr	r2, [r3, #20]
 800263e:	4b34      	ldr	r3, [pc, #208]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002646:	429a      	cmp	r2, r3
 8002648:	d208      	bcs.n	800265c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800264a:	4b31      	ldr	r3, [pc, #196]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	492e      	ldr	r1, [pc, #184]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 8002658:	4313      	orrs	r3, r2
 800265a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b00      	cmp	r3, #0
 8002666:	d010      	beq.n	800268a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699a      	ldr	r2, [r3, #24]
 800266c:	4b28      	ldr	r3, [pc, #160]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002674:	429a      	cmp	r2, r3
 8002676:	d208      	bcs.n	800268a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002678:	4b25      	ldr	r3, [pc, #148]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	4922      	ldr	r1, [pc, #136]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 8002686:	4313      	orrs	r3, r2
 8002688:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0320 	and.w	r3, r3, #32
 8002692:	2b00      	cmp	r3, #0
 8002694:	d010      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	69da      	ldr	r2, [r3, #28]
 800269a:	4b1d      	ldr	r3, [pc, #116]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d208      	bcs.n	80026b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80026a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	4917      	ldr	r1, [pc, #92]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80026b8:	f000 f834 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b14      	ldr	r3, [pc, #80]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	f003 030f 	and.w	r3, r3, #15
 80026c8:	4912      	ldr	r1, [pc, #72]	@ (8002714 <HAL_RCC_ClockConfig+0x35c>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
 80026d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002710 <HAL_RCC_ClockConfig+0x358>)
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	4a0d      	ldr	r2, [pc, #52]	@ (8002714 <HAL_RCC_ClockConfig+0x35c>)
 80026e0:	5cd3      	ldrb	r3, [r2, r3]
 80026e2:	f003 031f 	and.w	r3, r3, #31
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	fa22 f303 	lsr.w	r3, r2, r3
 80026ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002718 <HAL_RCC_ClockConfig+0x360>)
 80026ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026f0:	4a0a      	ldr	r2, [pc, #40]	@ (800271c <HAL_RCC_ClockConfig+0x364>)
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80026f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <HAL_RCC_ClockConfig+0x368>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fe fe10 	bl	8001320 <HAL_InitTick>
 8002700:	4603      	mov	r3, r0
 8002702:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002704:	7bfb      	ldrb	r3, [r7, #15]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	58024400 	.word	0x58024400
 8002714:	08006ccc 	.word	0x08006ccc
 8002718:	24000004 	.word	0x24000004
 800271c:	24000000 	.word	0x24000000
 8002720:	24000024 	.word	0x24000024

08002724 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	@ 0x24
 8002728:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800272a:	4bb3      	ldr	r3, [pc, #716]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002732:	2b18      	cmp	r3, #24
 8002734:	f200 8155 	bhi.w	80029e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002738:	a201      	add	r2, pc, #4	@ (adr r2, 8002740 <HAL_RCC_GetSysClockFreq+0x1c>)
 800273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273e:	bf00      	nop
 8002740:	080027a5 	.word	0x080027a5
 8002744:	080029e3 	.word	0x080029e3
 8002748:	080029e3 	.word	0x080029e3
 800274c:	080029e3 	.word	0x080029e3
 8002750:	080029e3 	.word	0x080029e3
 8002754:	080029e3 	.word	0x080029e3
 8002758:	080029e3 	.word	0x080029e3
 800275c:	080029e3 	.word	0x080029e3
 8002760:	080027cb 	.word	0x080027cb
 8002764:	080029e3 	.word	0x080029e3
 8002768:	080029e3 	.word	0x080029e3
 800276c:	080029e3 	.word	0x080029e3
 8002770:	080029e3 	.word	0x080029e3
 8002774:	080029e3 	.word	0x080029e3
 8002778:	080029e3 	.word	0x080029e3
 800277c:	080029e3 	.word	0x080029e3
 8002780:	080027d1 	.word	0x080027d1
 8002784:	080029e3 	.word	0x080029e3
 8002788:	080029e3 	.word	0x080029e3
 800278c:	080029e3 	.word	0x080029e3
 8002790:	080029e3 	.word	0x080029e3
 8002794:	080029e3 	.word	0x080029e3
 8002798:	080029e3 	.word	0x080029e3
 800279c:	080029e3 	.word	0x080029e3
 80027a0:	080027d7 	.word	0x080027d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027a4:	4b94      	ldr	r3, [pc, #592]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0320 	and.w	r3, r3, #32
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d009      	beq.n	80027c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027b0:	4b91      	ldr	r3, [pc, #580]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	08db      	lsrs	r3, r3, #3
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	4a90      	ldr	r2, [pc, #576]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
 80027c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80027c2:	e111      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80027c4:	4b8d      	ldr	r3, [pc, #564]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027c6:	61bb      	str	r3, [r7, #24]
      break;
 80027c8:	e10e      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80027ca:	4b8d      	ldr	r3, [pc, #564]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027cc:	61bb      	str	r3, [r7, #24]
      break;
 80027ce:	e10b      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80027d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80027d2:	61bb      	str	r3, [r7, #24]
      break;
 80027d4:	e108      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80027d6:	4b88      	ldr	r3, [pc, #544]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80027e0:	4b85      	ldr	r3, [pc, #532]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	091b      	lsrs	r3, r3, #4
 80027e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80027ec:	4b82      	ldr	r3, [pc, #520]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80027f6:	4b80      	ldr	r3, [pc, #512]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027fa:	08db      	lsrs	r3, r3, #3
 80027fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	fb02 f303 	mul.w	r3, r2, r3
 8002806:	ee07 3a90 	vmov	s15, r3
 800280a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800280e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80e1 	beq.w	80029dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2b02      	cmp	r3, #2
 800281e:	f000 8083 	beq.w	8002928 <HAL_RCC_GetSysClockFreq+0x204>
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2b02      	cmp	r3, #2
 8002826:	f200 80a1 	bhi.w	800296c <HAL_RCC_GetSysClockFreq+0x248>
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <HAL_RCC_GetSysClockFreq+0x114>
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d056      	beq.n	80028e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002836:	e099      	b.n	800296c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002838:	4b6f      	ldr	r3, [pc, #444]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0320 	and.w	r3, r3, #32
 8002840:	2b00      	cmp	r3, #0
 8002842:	d02d      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002844:	4b6c      	ldr	r3, [pc, #432]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	08db      	lsrs	r3, r3, #3
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	4a6b      	ldr	r2, [pc, #428]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002850:	fa22 f303 	lsr.w	r3, r2, r3
 8002854:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	ee07 3a90 	vmov	s15, r3
 800285c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800286e:	4b62      	ldr	r3, [pc, #392]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002876:	ee07 3a90 	vmov	s15, r3
 800287a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800287e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002882:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002a08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800288a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800288e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800289e:	e087      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	ee07 3a90 	vmov	s15, r3
 80028a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002a0c <HAL_RCC_GetSysClockFreq+0x2e8>
 80028ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028b2:	4b51      	ldr	r3, [pc, #324]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ba:	ee07 3a90 	vmov	s15, r3
 80028be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80028c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002a08 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028e2:	e065      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	ee07 3a90 	vmov	s15, r3
 80028ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002a10 <HAL_RCC_GetSysClockFreq+0x2ec>
 80028f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028f6:	4b40      	ldr	r3, [pc, #256]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002906:	ed97 6a02 	vldr	s12, [r7, #8]
 800290a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002a08 <HAL_RCC_GetSysClockFreq+0x2e4>
 800290e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800291a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800291e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002922:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002926:	e043      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	ee07 3a90 	vmov	s15, r3
 800292e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002932:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002a14 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800293a:	4b2f      	ldr	r3, [pc, #188]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002942:	ee07 3a90 	vmov	s15, r3
 8002946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800294a:	ed97 6a02 	vldr	s12, [r7, #8]
 800294e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002a08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800295a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800295e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002966:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800296a:	e021      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	ee07 3a90 	vmov	s15, r3
 8002972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002976:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002a10 <HAL_RCC_GetSysClockFreq+0x2ec>
 800297a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800297e:	4b1e      	ldr	r3, [pc, #120]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002986:	ee07 3a90 	vmov	s15, r3
 800298a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800298e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002992:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002a08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800299a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800299e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80029ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80029b0:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b4:	0a5b      	lsrs	r3, r3, #9
 80029b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029ba:	3301      	adds	r3, #1
 80029bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	ee07 3a90 	vmov	s15, r3
 80029c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80029cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029d4:	ee17 3a90 	vmov	r3, s15
 80029d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80029da:	e005      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	61bb      	str	r3, [r7, #24]
      break;
 80029e0:	e002      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80029e2:	4b07      	ldr	r3, [pc, #28]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80029e4:	61bb      	str	r3, [r7, #24]
      break;
 80029e6:	bf00      	nop
  }

  return sysclockfreq;
 80029e8:	69bb      	ldr	r3, [r7, #24]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3724      	adds	r7, #36	@ 0x24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	58024400 	.word	0x58024400
 80029fc:	03d09000 	.word	0x03d09000
 8002a00:	003d0900 	.word	0x003d0900
 8002a04:	007a1200 	.word	0x007a1200
 8002a08:	46000000 	.word	0x46000000
 8002a0c:	4c742400 	.word	0x4c742400
 8002a10:	4a742400 	.word	0x4a742400
 8002a14:	4af42400 	.word	0x4af42400

08002a18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002a1e:	f7ff fe81 	bl	8002724 <HAL_RCC_GetSysClockFreq>
 8002a22:	4602      	mov	r2, r0
 8002a24:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	0a1b      	lsrs	r3, r3, #8
 8002a2a:	f003 030f 	and.w	r3, r3, #15
 8002a2e:	490f      	ldr	r1, [pc, #60]	@ (8002a6c <HAL_RCC_GetHCLKFreq+0x54>)
 8002a30:	5ccb      	ldrb	r3, [r1, r3]
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a68 <HAL_RCC_GetHCLKFreq+0x50>)
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	f003 030f 	and.w	r3, r3, #15
 8002a44:	4a09      	ldr	r2, [pc, #36]	@ (8002a6c <HAL_RCC_GetHCLKFreq+0x54>)
 8002a46:	5cd3      	ldrb	r3, [r2, r3]
 8002a48:	f003 031f 	and.w	r3, r3, #31
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a52:	4a07      	ldr	r2, [pc, #28]	@ (8002a70 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a54:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002a56:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002a5c:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	58024400 	.word	0x58024400
 8002a6c:	08006ccc 	.word	0x08006ccc
 8002a70:	24000004 	.word	0x24000004
 8002a74:	24000000 	.word	0x24000000

08002a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002a7c:	f7ff ffcc 	bl	8002a18 <HAL_RCC_GetHCLKFreq>
 8002a80:	4602      	mov	r2, r0
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	091b      	lsrs	r3, r3, #4
 8002a88:	f003 0307 	and.w	r3, r3, #7
 8002a8c:	4904      	ldr	r1, [pc, #16]	@ (8002aa0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a8e:	5ccb      	ldrb	r3, [r1, r3]
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	58024400 	.word	0x58024400
 8002aa0:	08006ccc 	.word	0x08006ccc

08002aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002aa8:	f7ff ffb6 	bl	8002a18 <HAL_RCC_GetHCLKFreq>
 8002aac:	4602      	mov	r2, r0
 8002aae:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	4904      	ldr	r1, [pc, #16]	@ (8002acc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002aba:	5ccb      	ldrb	r3, [r1, r3]
 8002abc:	f003 031f 	and.w	r3, r3, #31
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	58024400 	.word	0x58024400
 8002acc:	08006ccc 	.word	0x08006ccc

08002ad0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ad4:	b0ca      	sub	sp, #296	@ 0x128
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002adc:	2300      	movs	r3, #0
 8002ade:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002af4:	2500      	movs	r5, #0
 8002af6:	ea54 0305 	orrs.w	r3, r4, r5
 8002afa:	d049      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b06:	d02f      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002b08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002b0c:	d828      	bhi.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b12:	d01a      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b18:	d822      	bhi.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b22:	d007      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b24:	e01c      	b.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b26:	4bb8      	ldr	r3, [pc, #736]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2a:	4ab7      	ldr	r2, [pc, #732]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b32:	e01a      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b38:	3308      	adds	r3, #8
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f001 fc8f 	bl	8004460 <RCCEx_PLL2_Config>
 8002b42:	4603      	mov	r3, r0
 8002b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b48:	e00f      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b4e:	3328      	adds	r3, #40	@ 0x28
 8002b50:	2102      	movs	r1, #2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f001 fd36 	bl	80045c4 <RCCEx_PLL3_Config>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b5e:	e004      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b66:	e000      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002b68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10a      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002b72:	4ba5      	ldr	r3, [pc, #660]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b80:	4aa1      	ldr	r2, [pc, #644]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b82:	430b      	orrs	r3, r1
 8002b84:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b86:	e003      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b98:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002b9c:	f04f 0900 	mov.w	r9, #0
 8002ba0:	ea58 0309 	orrs.w	r3, r8, r9
 8002ba4:	d047      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	d82a      	bhi.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb6:	bf00      	nop
 8002bb8:	08002bcd 	.word	0x08002bcd
 8002bbc:	08002bdb 	.word	0x08002bdb
 8002bc0:	08002bf1 	.word	0x08002bf1
 8002bc4:	08002c0f 	.word	0x08002c0f
 8002bc8:	08002c0f 	.word	0x08002c0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bcc:	4b8e      	ldr	r3, [pc, #568]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	4a8d      	ldr	r2, [pc, #564]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bd8:	e01a      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bde:	3308      	adds	r3, #8
 8002be0:	2100      	movs	r1, #0
 8002be2:	4618      	mov	r0, r3
 8002be4:	f001 fc3c 	bl	8004460 <RCCEx_PLL2_Config>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bee:	e00f      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf4:	3328      	adds	r3, #40	@ 0x28
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f001 fce3 	bl	80045c4 <RCCEx_PLL3_Config>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c04:	e004      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c0c:	e000      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002c0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10a      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c18:	4b7b      	ldr	r3, [pc, #492]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1c:	f023 0107 	bic.w	r1, r3, #7
 8002c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c26:	4a78      	ldr	r2, [pc, #480]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c2c:	e003      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002c42:	f04f 0b00 	mov.w	fp, #0
 8002c46:	ea5a 030b 	orrs.w	r3, sl, fp
 8002c4a:	d04c      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c56:	d030      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c5c:	d829      	bhi.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c60:	d02d      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002c62:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c64:	d825      	bhi.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c66:	2b80      	cmp	r3, #128	@ 0x80
 8002c68:	d018      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002c6a:	2b80      	cmp	r3, #128	@ 0x80
 8002c6c:	d821      	bhi.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002c72:	2b40      	cmp	r3, #64	@ 0x40
 8002c74:	d007      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002c76:	e01c      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c78:	4b63      	ldr	r3, [pc, #396]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7c:	4a62      	ldr	r2, [pc, #392]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002c84:	e01c      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c8a:	3308      	adds	r3, #8
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f001 fbe6 	bl	8004460 <RCCEx_PLL2_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002c9a:	e011      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ca0:	3328      	adds	r3, #40	@ 0x28
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f001 fc8d 	bl	80045c4 <RCCEx_PLL3_Config>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002cb0:	e006      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cb8:	e002      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002cba:	bf00      	nop
 8002cbc:	e000      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002cbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10a      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002cc8:	4b4f      	ldr	r3, [pc, #316]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ccc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cd6:	4a4c      	ldr	r2, [pc, #304]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cd8:	430b      	orrs	r3, r1
 8002cda:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cdc:	e003      	b.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002cf2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002cfc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002d00:	460b      	mov	r3, r1
 8002d02:	4313      	orrs	r3, r2
 8002d04:	d053      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d12:	d035      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002d14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d18:	d82e      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002d1a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002d1e:	d031      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002d24:	d828      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002d26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d2a:	d01a      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002d2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d30:	d822      	bhi.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002d36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d3a:	d007      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002d3c:	e01c      	b.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d3e:	4b32      	ldr	r3, [pc, #200]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d42:	4a31      	ldr	r2, [pc, #196]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d4a:	e01c      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d50:	3308      	adds	r3, #8
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f001 fb83 	bl	8004460 <RCCEx_PLL2_Config>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d60:	e011      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d66:	3328      	adds	r3, #40	@ 0x28
 8002d68:	2100      	movs	r1, #0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f001 fc2a 	bl	80045c4 <RCCEx_PLL3_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d76:	e006      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d7e:	e002      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002d80:	bf00      	nop
 8002d82:	e000      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10b      	bne.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d92:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002e08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002da0:	430b      	orrs	r3, r1
 8002da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002da4:	e003      	b.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002dba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002dc4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002dc8:	460b      	mov	r3, r1
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	d056      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002dd6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dda:	d038      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002ddc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002de0:	d831      	bhi.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002de2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002de6:	d034      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002de8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dec:	d82b      	bhi.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002dee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002df2:	d01d      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002df4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002df8:	d825      	bhi.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d006      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002dfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e02:	d00a      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002e04:	e01f      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002e06:	bf00      	nop
 8002e08:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e0c:	4ba2      	ldr	r3, [pc, #648]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e10:	4aa1      	ldr	r2, [pc, #644]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e18:	e01c      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e1e:	3308      	adds	r3, #8
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f001 fb1c 	bl	8004460 <RCCEx_PLL2_Config>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002e2e:	e011      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e34:	3328      	adds	r3, #40	@ 0x28
 8002e36:	2100      	movs	r1, #0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f001 fbc3 	bl	80045c4 <RCCEx_PLL3_Config>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e44:	e006      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e4c:	e002      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002e4e:	bf00      	nop
 8002e50:	e000      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002e52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10b      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002e5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e68:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002e6c:	4a8a      	ldr	r2, [pc, #552]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e6e:	430b      	orrs	r3, r1
 8002e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e72:	e003      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e84:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002e88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e92:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002e96:	460b      	mov	r3, r1
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	d03a      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea2:	2b30      	cmp	r3, #48	@ 0x30
 8002ea4:	d01f      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002ea6:	2b30      	cmp	r3, #48	@ 0x30
 8002ea8:	d819      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d00c      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002eae:	2b20      	cmp	r3, #32
 8002eb0:	d815      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d019      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002eb6:	2b10      	cmp	r3, #16
 8002eb8:	d111      	bne.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eba:	4b77      	ldr	r3, [pc, #476]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebe:	4a76      	ldr	r2, [pc, #472]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002ec6:	e011      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ecc:	3308      	adds	r3, #8
 8002ece:	2102      	movs	r1, #2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f001 fac5 	bl	8004460 <RCCEx_PLL2_Config>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002edc:	e006      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ee4:	e002      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002ee6:	bf00      	nop
 8002ee8:	e000      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ef4:	4b68      	ldr	r3, [pc, #416]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f02:	4a65      	ldr	r2, [pc, #404]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f04:	430b      	orrs	r3, r1
 8002f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f08:	e003      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002f1e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002f22:	2300      	movs	r3, #0
 8002f24:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002f28:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	d051      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f3c:	d035      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002f3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f42:	d82e      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002f44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f48:	d031      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002f4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002f4e:	d828      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002f50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f54:	d01a      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f5a:	d822      	bhi.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f64:	d007      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002f66:	e01c      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f68:	4b4b      	ldr	r3, [pc, #300]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6c:	4a4a      	ldr	r2, [pc, #296]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f74:	e01c      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f7a:	3308      	adds	r3, #8
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f001 fa6e 	bl	8004460 <RCCEx_PLL2_Config>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f8a:	e011      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f90:	3328      	adds	r3, #40	@ 0x28
 8002f92:	2100      	movs	r1, #0
 8002f94:	4618      	mov	r0, r3
 8002f96:	f001 fb15 	bl	80045c4 <RCCEx_PLL3_Config>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002fa0:	e006      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002fa8:	e002      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002faa:	bf00      	nop
 8002fac:	e000      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002fae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10a      	bne.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002fb8:	4b37      	ldr	r3, [pc, #220]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fbc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc6:	4a34      	ldr	r2, [pc, #208]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fc8:	430b      	orrs	r3, r1
 8002fca:	6513      	str	r3, [r2, #80]	@ 0x50
 8002fcc:	e003      	b.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fde:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002fe2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002fec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	d056      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ffa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ffc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003000:	d033      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003002:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003006:	d82c      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003008:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800300c:	d02f      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800300e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003012:	d826      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003014:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003018:	d02b      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800301a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800301e:	d820      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003020:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003024:	d012      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003026:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800302a:	d81a      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800302c:	2b00      	cmp	r3, #0
 800302e:	d022      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003034:	d115      	bne.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303a:	3308      	adds	r3, #8
 800303c:	2101      	movs	r1, #1
 800303e:	4618      	mov	r0, r3
 8003040:	f001 fa0e 	bl	8004460 <RCCEx_PLL2_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800304a:	e015      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800304c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003050:	3328      	adds	r3, #40	@ 0x28
 8003052:	2101      	movs	r1, #1
 8003054:	4618      	mov	r0, r3
 8003056:	f001 fab5 	bl	80045c4 <RCCEx_PLL3_Config>
 800305a:	4603      	mov	r3, r0
 800305c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003060:	e00a      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003068:	e006      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800306a:	bf00      	nop
 800306c:	e004      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800306e:	bf00      	nop
 8003070:	e002      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003072:	bf00      	nop
 8003074:	e000      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003076:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003078:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10d      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003084:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800308c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800308e:	4a02      	ldr	r2, [pc, #8]	@ (8003098 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003090:	430b      	orrs	r3, r1
 8003092:	6513      	str	r3, [r2, #80]	@ 0x50
 8003094:	e006      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003096:	bf00      	nop
 8003098:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800309c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80030a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80030b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80030ba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80030be:	460b      	mov	r3, r1
 80030c0:	4313      	orrs	r3, r2
 80030c2:	d055      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80030c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030d0:	d033      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80030d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030d6:	d82c      	bhi.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80030d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030dc:	d02f      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80030de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e2:	d826      	bhi.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80030e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030e8:	d02b      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80030ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80030ee:	d820      	bhi.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80030f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030f4:	d012      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80030f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030fa:	d81a      	bhi.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d022      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003104:	d115      	bne.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800310a:	3308      	adds	r3, #8
 800310c:	2101      	movs	r1, #1
 800310e:	4618      	mov	r0, r3
 8003110:	f001 f9a6 	bl	8004460 <RCCEx_PLL2_Config>
 8003114:	4603      	mov	r3, r0
 8003116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800311a:	e015      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800311c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003120:	3328      	adds	r3, #40	@ 0x28
 8003122:	2101      	movs	r1, #1
 8003124:	4618      	mov	r0, r3
 8003126:	f001 fa4d 	bl	80045c4 <RCCEx_PLL3_Config>
 800312a:	4603      	mov	r3, r0
 800312c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003130:	e00a      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003138:	e006      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800313a:	bf00      	nop
 800313c:	e004      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800313e:	bf00      	nop
 8003140:	e002      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003142:	bf00      	nop
 8003144:	e000      	b.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003146:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10b      	bne.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003150:	4ba3      	ldr	r3, [pc, #652]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003154:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800315c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003160:	4a9f      	ldr	r2, [pc, #636]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003162:	430b      	orrs	r3, r1
 8003164:	6593      	str	r3, [r2, #88]	@ 0x58
 8003166:	e003      	b.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800316c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003178:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800317c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003180:	2300      	movs	r3, #0
 8003182:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003186:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800318a:	460b      	mov	r3, r1
 800318c:	4313      	orrs	r3, r2
 800318e:	d037      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003196:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800319a:	d00e      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800319c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031a0:	d816      	bhi.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d018      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80031a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031aa:	d111      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031ac:	4b8c      	ldr	r3, [pc, #560]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b0:	4a8b      	ldr	r2, [pc, #556]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80031b8:	e00f      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031be:	3308      	adds	r3, #8
 80031c0:	2101      	movs	r1, #1
 80031c2:	4618      	mov	r0, r3
 80031c4:	f001 f94c 	bl	8004460 <RCCEx_PLL2_Config>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80031ce:	e004      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031d6:	e000      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80031d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10a      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80031e2:	4b7f      	ldr	r3, [pc, #508]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80031ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f0:	4a7b      	ldr	r2, [pc, #492]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031f2:	430b      	orrs	r3, r1
 80031f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80031f6:	e003      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800320c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003216:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800321a:	460b      	mov	r3, r1
 800321c:	4313      	orrs	r3, r2
 800321e:	d039      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003226:	2b03      	cmp	r3, #3
 8003228:	d81c      	bhi.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800322a:	a201      	add	r2, pc, #4	@ (adr r2, 8003230 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800322c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003230:	0800326d 	.word	0x0800326d
 8003234:	08003241 	.word	0x08003241
 8003238:	0800324f 	.word	0x0800324f
 800323c:	0800326d 	.word	0x0800326d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003240:	4b67      	ldr	r3, [pc, #412]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003244:	4a66      	ldr	r2, [pc, #408]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800324a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800324c:	e00f      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800324e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003252:	3308      	adds	r3, #8
 8003254:	2102      	movs	r1, #2
 8003256:	4618      	mov	r0, r3
 8003258:	f001 f902 	bl	8004460 <RCCEx_PLL2_Config>
 800325c:	4603      	mov	r3, r0
 800325e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003262:	e004      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800326a:	e000      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800326c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10a      	bne.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003276:	4b5a      	ldr	r3, [pc, #360]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800327a:	f023 0103 	bic.w	r1, r3, #3
 800327e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003284:	4a56      	ldr	r2, [pc, #344]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003286:	430b      	orrs	r3, r1
 8003288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800328a:	e003      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800328c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003290:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800329c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80032a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032a4:	2300      	movs	r3, #0
 80032a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80032ae:	460b      	mov	r3, r1
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f000 809f 	beq.w	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b6:	4b4b      	ldr	r3, [pc, #300]	@ (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a4a      	ldr	r2, [pc, #296]	@ (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80032bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032c2:	f7fe f877 	bl	80013b4 <HAL_GetTick>
 80032c6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032ca:	e00b      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032cc:	f7fe f872 	bl	80013b4 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b64      	cmp	r3, #100	@ 0x64
 80032da:	d903      	bls.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032e2:	e005      	b.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032e4:	4b3f      	ldr	r3, [pc, #252]	@ (80033e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0ed      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80032f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d179      	bne.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80032f8:	4b39      	ldr	r3, [pc, #228]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003300:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003304:	4053      	eors	r3, r2
 8003306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800330a:	2b00      	cmp	r3, #0
 800330c:	d015      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800330e:	4b34      	ldr	r3, [pc, #208]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003312:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003316:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800331a:	4b31      	ldr	r3, [pc, #196]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800331e:	4a30      	ldr	r2, [pc, #192]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003320:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003324:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003326:	4b2e      	ldr	r3, [pc, #184]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332a:	4a2d      	ldr	r2, [pc, #180]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800332c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003330:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003332:	4a2b      	ldr	r2, [pc, #172]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003334:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003338:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800333a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800333e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003346:	d118      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe f834 	bl	80013b4 <HAL_GetTick>
 800334c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003350:	e00d      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003352:	f7fe f82f 	bl	80013b4 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800335c:	1ad2      	subs	r2, r2, r3
 800335e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003362:	429a      	cmp	r2, r3
 8003364:	d903      	bls.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800336c:	e005      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800336e:	4b1c      	ldr	r3, [pc, #112]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0eb      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800337a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800337e:	2b00      	cmp	r3, #0
 8003380:	d129      	bne.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003386:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800338a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800338e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003392:	d10e      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003394:	4b12      	ldr	r3, [pc, #72]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800339c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80033a4:	091a      	lsrs	r2, r3, #4
 80033a6:	4b10      	ldr	r3, [pc, #64]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80033a8:	4013      	ands	r3, r2
 80033aa:	4a0d      	ldr	r2, [pc, #52]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033ac:	430b      	orrs	r3, r1
 80033ae:	6113      	str	r3, [r2, #16]
 80033b0:	e005      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80033b2:	4b0b      	ldr	r3, [pc, #44]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80033bc:	6113      	str	r3, [r2, #16]
 80033be:	4b08      	ldr	r3, [pc, #32]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80033ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ce:	4a04      	ldr	r2, [pc, #16]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80033d4:	e00e      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80033de:	e009      	b.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80033e0:	58024400 	.word	0x58024400
 80033e4:	58024800 	.word	0x58024800
 80033e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80033f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fc:	f002 0301 	and.w	r3, r2, #1
 8003400:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800340a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800340e:	460b      	mov	r3, r1
 8003410:	4313      	orrs	r3, r2
 8003412:	f000 8089 	beq.w	8003528 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800341c:	2b28      	cmp	r3, #40	@ 0x28
 800341e:	d86b      	bhi.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003420:	a201      	add	r2, pc, #4	@ (adr r2, 8003428 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003426:	bf00      	nop
 8003428:	08003501 	.word	0x08003501
 800342c:	080034f9 	.word	0x080034f9
 8003430:	080034f9 	.word	0x080034f9
 8003434:	080034f9 	.word	0x080034f9
 8003438:	080034f9 	.word	0x080034f9
 800343c:	080034f9 	.word	0x080034f9
 8003440:	080034f9 	.word	0x080034f9
 8003444:	080034f9 	.word	0x080034f9
 8003448:	080034cd 	.word	0x080034cd
 800344c:	080034f9 	.word	0x080034f9
 8003450:	080034f9 	.word	0x080034f9
 8003454:	080034f9 	.word	0x080034f9
 8003458:	080034f9 	.word	0x080034f9
 800345c:	080034f9 	.word	0x080034f9
 8003460:	080034f9 	.word	0x080034f9
 8003464:	080034f9 	.word	0x080034f9
 8003468:	080034e3 	.word	0x080034e3
 800346c:	080034f9 	.word	0x080034f9
 8003470:	080034f9 	.word	0x080034f9
 8003474:	080034f9 	.word	0x080034f9
 8003478:	080034f9 	.word	0x080034f9
 800347c:	080034f9 	.word	0x080034f9
 8003480:	080034f9 	.word	0x080034f9
 8003484:	080034f9 	.word	0x080034f9
 8003488:	08003501 	.word	0x08003501
 800348c:	080034f9 	.word	0x080034f9
 8003490:	080034f9 	.word	0x080034f9
 8003494:	080034f9 	.word	0x080034f9
 8003498:	080034f9 	.word	0x080034f9
 800349c:	080034f9 	.word	0x080034f9
 80034a0:	080034f9 	.word	0x080034f9
 80034a4:	080034f9 	.word	0x080034f9
 80034a8:	08003501 	.word	0x08003501
 80034ac:	080034f9 	.word	0x080034f9
 80034b0:	080034f9 	.word	0x080034f9
 80034b4:	080034f9 	.word	0x080034f9
 80034b8:	080034f9 	.word	0x080034f9
 80034bc:	080034f9 	.word	0x080034f9
 80034c0:	080034f9 	.word	0x080034f9
 80034c4:	080034f9 	.word	0x080034f9
 80034c8:	08003501 	.word	0x08003501
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d0:	3308      	adds	r3, #8
 80034d2:	2101      	movs	r1, #1
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 ffc3 	bl	8004460 <RCCEx_PLL2_Config>
 80034da:	4603      	mov	r3, r0
 80034dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034e0:	e00f      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e6:	3328      	adds	r3, #40	@ 0x28
 80034e8:	2101      	movs	r1, #1
 80034ea:	4618      	mov	r0, r3
 80034ec:	f001 f86a 	bl	80045c4 <RCCEx_PLL3_Config>
 80034f0:	4603      	mov	r3, r0
 80034f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80034f6:	e004      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034fe:	e000      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10a      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800350a:	4bbf      	ldr	r3, [pc, #764]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800350c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003516:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003518:	4abb      	ldr	r2, [pc, #748]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800351a:	430b      	orrs	r3, r1
 800351c:	6553      	str	r3, [r2, #84]	@ 0x54
 800351e:	e003      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003524:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f002 0302 	and.w	r3, r2, #2
 8003534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003538:	2300      	movs	r3, #0
 800353a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800353e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003542:	460b      	mov	r3, r1
 8003544:	4313      	orrs	r3, r2
 8003546:	d041      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800354e:	2b05      	cmp	r3, #5
 8003550:	d824      	bhi.n	800359c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003552:	a201      	add	r2, pc, #4	@ (adr r2, 8003558 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003558:	080035a5 	.word	0x080035a5
 800355c:	08003571 	.word	0x08003571
 8003560:	08003587 	.word	0x08003587
 8003564:	080035a5 	.word	0x080035a5
 8003568:	080035a5 	.word	0x080035a5
 800356c:	080035a5 	.word	0x080035a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003574:	3308      	adds	r3, #8
 8003576:	2101      	movs	r1, #1
 8003578:	4618      	mov	r0, r3
 800357a:	f000 ff71 	bl	8004460 <RCCEx_PLL2_Config>
 800357e:	4603      	mov	r3, r0
 8003580:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003584:	e00f      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800358a:	3328      	adds	r3, #40	@ 0x28
 800358c:	2101      	movs	r1, #1
 800358e:	4618      	mov	r0, r3
 8003590:	f001 f818 	bl	80045c4 <RCCEx_PLL3_Config>
 8003594:	4603      	mov	r3, r0
 8003596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800359a:	e004      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035a2:	e000      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80035a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10a      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80035ae:	4b96      	ldr	r3, [pc, #600]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80035b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b2:	f023 0107 	bic.w	r1, r3, #7
 80035b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035bc:	4a92      	ldr	r2, [pc, #584]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80035be:	430b      	orrs	r3, r1
 80035c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80035c2:	e003      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d4:	f002 0304 	and.w	r3, r2, #4
 80035d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035dc:	2300      	movs	r3, #0
 80035de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80035e6:	460b      	mov	r3, r1
 80035e8:	4313      	orrs	r3, r2
 80035ea:	d044      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80035ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d825      	bhi.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80035f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003600 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	0800364d 	.word	0x0800364d
 8003604:	08003619 	.word	0x08003619
 8003608:	0800362f 	.word	0x0800362f
 800360c:	0800364d 	.word	0x0800364d
 8003610:	0800364d 	.word	0x0800364d
 8003614:	0800364d 	.word	0x0800364d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361c:	3308      	adds	r3, #8
 800361e:	2101      	movs	r1, #1
 8003620:	4618      	mov	r0, r3
 8003622:	f000 ff1d 	bl	8004460 <RCCEx_PLL2_Config>
 8003626:	4603      	mov	r3, r0
 8003628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800362c:	e00f      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800362e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003632:	3328      	adds	r3, #40	@ 0x28
 8003634:	2101      	movs	r1, #1
 8003636:	4618      	mov	r0, r3
 8003638:	f000 ffc4 	bl	80045c4 <RCCEx_PLL3_Config>
 800363c:	4603      	mov	r3, r0
 800363e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003642:	e004      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800364a:	e000      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800364c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10b      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003656:	4b6c      	ldr	r3, [pc, #432]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365a:	f023 0107 	bic.w	r1, r3, #7
 800365e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003666:	4a68      	ldr	r2, [pc, #416]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003668:	430b      	orrs	r3, r1
 800366a:	6593      	str	r3, [r2, #88]	@ 0x58
 800366c:	e003      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003672:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367e:	f002 0320 	and.w	r3, r2, #32
 8003682:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003686:	2300      	movs	r3, #0
 8003688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800368c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003690:	460b      	mov	r3, r1
 8003692:	4313      	orrs	r3, r2
 8003694:	d055      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036a2:	d033      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80036a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036a8:	d82c      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80036aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036ae:	d02f      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80036b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036b4:	d826      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80036b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80036ba:	d02b      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80036bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80036c0:	d820      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80036c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036c6:	d012      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80036c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036cc:	d81a      	bhi.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d022      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80036d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036d6:	d115      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036dc:	3308      	adds	r3, #8
 80036de:	2100      	movs	r1, #0
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 febd 	bl	8004460 <RCCEx_PLL2_Config>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036ec:	e015      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f2:	3328      	adds	r3, #40	@ 0x28
 80036f4:	2102      	movs	r1, #2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 ff64 	bl	80045c4 <RCCEx_PLL3_Config>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003702:	e00a      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800370a:	e006      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800370c:	bf00      	nop
 800370e:	e004      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003710:	bf00      	nop
 8003712:	e002      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003714:	bf00      	nop
 8003716:	e000      	b.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800371a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10b      	bne.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003722:	4b39      	ldr	r3, [pc, #228]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003726:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800372a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003732:	4a35      	ldr	r2, [pc, #212]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003734:	430b      	orrs	r3, r1
 8003736:	6553      	str	r3, [r2, #84]	@ 0x54
 8003738:	e003      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800373e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800374e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003752:	2300      	movs	r3, #0
 8003754:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003758:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800375c:	460b      	mov	r3, r1
 800375e:	4313      	orrs	r3, r2
 8003760:	d058      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003766:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800376a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800376e:	d033      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003770:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003774:	d82c      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800377a:	d02f      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800377c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003780:	d826      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003782:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003786:	d02b      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003788:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800378c:	d820      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800378e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003792:	d012      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003798:	d81a      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800379a:	2b00      	cmp	r3, #0
 800379c:	d022      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800379e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a2:	d115      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a8:	3308      	adds	r3, #8
 80037aa:	2100      	movs	r1, #0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fe57 	bl	8004460 <RCCEx_PLL2_Config>
 80037b2:	4603      	mov	r3, r0
 80037b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80037b8:	e015      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037be:	3328      	adds	r3, #40	@ 0x28
 80037c0:	2102      	movs	r1, #2
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fefe 	bl	80045c4 <RCCEx_PLL3_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80037ce:	e00a      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037d6:	e006      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80037d8:	bf00      	nop
 80037da:	e004      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80037dc:	bf00      	nop
 80037de:	e002      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80037e0:	bf00      	nop
 80037e2:	e000      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80037e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10e      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037ee:	4b06      	ldr	r3, [pc, #24]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80037f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037fe:	4a02      	ldr	r2, [pc, #8]	@ (8003808 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003800:	430b      	orrs	r3, r1
 8003802:	6593      	str	r3, [r2, #88]	@ 0x58
 8003804:	e006      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003806:	bf00      	nop
 8003808:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800380c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003810:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003820:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003824:	2300      	movs	r3, #0
 8003826:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800382a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800382e:	460b      	mov	r3, r1
 8003830:	4313      	orrs	r3, r2
 8003832:	d055      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800383c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003840:	d033      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003842:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003846:	d82c      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003848:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800384c:	d02f      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800384e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003852:	d826      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003854:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003858:	d02b      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800385a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800385e:	d820      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003860:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003864:	d012      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003866:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800386a:	d81a      	bhi.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800386c:	2b00      	cmp	r3, #0
 800386e:	d022      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003870:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003874:	d115      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	3308      	adds	r3, #8
 800387c:	2100      	movs	r1, #0
 800387e:	4618      	mov	r0, r3
 8003880:	f000 fdee 	bl	8004460 <RCCEx_PLL2_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800388a:	e015      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800388c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003890:	3328      	adds	r3, #40	@ 0x28
 8003892:	2102      	movs	r1, #2
 8003894:	4618      	mov	r0, r3
 8003896:	f000 fe95 	bl	80045c4 <RCCEx_PLL3_Config>
 800389a:	4603      	mov	r3, r0
 800389c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80038a0:	e00a      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038a8:	e006      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80038aa:	bf00      	nop
 80038ac:	e004      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80038ae:	bf00      	nop
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80038b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10b      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80038c0:	4ba1      	ldr	r3, [pc, #644]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80038c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80038d0:	4a9d      	ldr	r2, [pc, #628]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038d2:	430b      	orrs	r3, r1
 80038d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80038d6:	e003      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e8:	f002 0308 	and.w	r3, r2, #8
 80038ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80038f0:	2300      	movs	r3, #0
 80038f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80038fa:	460b      	mov	r3, r1
 80038fc:	4313      	orrs	r3, r2
 80038fe:	d01e      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003904:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800390c:	d10c      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	3328      	adds	r3, #40	@ 0x28
 8003914:	2102      	movs	r1, #2
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fe54 	bl	80045c4 <RCCEx_PLL3_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003928:	4b87      	ldr	r3, [pc, #540]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800392a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003934:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003938:	4a83      	ldr	r2, [pc, #524]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800393a:	430b      	orrs	r3, r1
 800393c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800393e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003946:	f002 0310 	and.w	r3, r2, #16
 800394a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800394e:	2300      	movs	r3, #0
 8003950:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003954:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003958:	460b      	mov	r3, r1
 800395a:	4313      	orrs	r3, r2
 800395c:	d01e      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800396a:	d10c      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	3328      	adds	r3, #40	@ 0x28
 8003972:	2102      	movs	r1, #2
 8003974:	4618      	mov	r0, r3
 8003976:	f000 fe25 	bl	80045c4 <RCCEx_PLL3_Config>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003986:	4b70      	ldr	r3, [pc, #448]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003996:	4a6c      	ldr	r2, [pc, #432]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003998:	430b      	orrs	r3, r1
 800399a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800399c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80039a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039ac:	2300      	movs	r3, #0
 80039ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80039b2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80039b6:	460b      	mov	r3, r1
 80039b8:	4313      	orrs	r3, r2
 80039ba:	d03e      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80039bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039c8:	d022      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80039ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039ce:	d81b      	bhi.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d003      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d8:	d00b      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80039da:	e015      	b.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e0:	3308      	adds	r3, #8
 80039e2:	2100      	movs	r1, #0
 80039e4:	4618      	mov	r0, r3
 80039e6:	f000 fd3b 	bl	8004460 <RCCEx_PLL2_Config>
 80039ea:	4603      	mov	r3, r0
 80039ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039f0:	e00f      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f6:	3328      	adds	r3, #40	@ 0x28
 80039f8:	2102      	movs	r1, #2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fde2 	bl	80045c4 <RCCEx_PLL3_Config>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003a06:	e004      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a0e:	e000      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10b      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a1a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003a2a:	4a47      	ldr	r2, [pc, #284]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a30:	e003      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a42:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003a46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a48:	2300      	movs	r3, #0
 8003a4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003a50:	460b      	mov	r3, r1
 8003a52:	4313      	orrs	r3, r2
 8003a54:	d03b      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a62:	d01f      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003a64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a68:	d818      	bhi.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003a6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a6e:	d003      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003a70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a74:	d007      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003a76:	e011      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a78:	4b33      	ldr	r3, [pc, #204]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7c:	4a32      	ldr	r2, [pc, #200]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a84:	e00f      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a8a:	3328      	adds	r3, #40	@ 0x28
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 fd98 	bl	80045c4 <RCCEx_PLL3_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a9a:	e004      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10b      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003aae:	4b26      	ldr	r3, [pc, #152]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003abe:	4a22      	ldr	r2, [pc, #136]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ac4:	e003      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003ada:	673b      	str	r3, [r7, #112]	@ 0x70
 8003adc:	2300      	movs	r3, #0
 8003ade:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ae0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	d034      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003af8:	d007      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003afa:	e011      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003afc:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	4a11      	ldr	r2, [pc, #68]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003b08:	e00e      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b0e:	3308      	adds	r3, #8
 8003b10:	2102      	movs	r1, #2
 8003b12:	4618      	mov	r0, r3
 8003b14:	f000 fca4 	bl	8004460 <RCCEx_PLL2_Config>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003b1e:	e003      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10d      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003b30:	4b05      	ldr	r3, [pc, #20]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b34:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3e:	4a02      	ldr	r2, [pc, #8]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b40:	430b      	orrs	r3, r1
 8003b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b44:	e006      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003b46:	bf00      	nop
 8003b48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003b60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b62:	2300      	movs	r3, #0
 8003b64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	d00c      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b74:	3328      	adds	r3, #40	@ 0x28
 8003b76:	2102      	movs	r1, #2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 fd23 	bl	80045c4 <RCCEx_PLL3_Config>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b92:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003b96:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b98:	2300      	movs	r3, #0
 8003b9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	d038      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb2:	d018      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003bb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb8:	d811      	bhi.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003bba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bbe:	d014      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bc4:	d80b      	bhi.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d011      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bce:	d106      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bd0:	4bc3      	ldr	r3, [pc, #780]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	4ac2      	ldr	r2, [pc, #776]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003bdc:	e008      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003be4:	e004      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003be6:	bf00      	nop
 8003be8:	e002      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003bea:	bf00      	nop
 8003bec:	e000      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10b      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bf8:	4bb9      	ldr	r3, [pc, #740]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c08:	4ab5      	ldr	r2, [pc, #724]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c0a:	430b      	orrs	r3, r1
 8003c0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c0e:	e003      	b.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003c24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003c26:	2300      	movs	r3, #0
 8003c28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4313      	orrs	r3, r2
 8003c32:	d009      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c34:	4baa      	ldr	r3, [pc, #680]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c42:	4aa7      	ldr	r2, [pc, #668]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c44:	430b      	orrs	r3, r1
 8003c46:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003c54:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c56:	2300      	movs	r3, #0
 8003c58:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4313      	orrs	r3, r2
 8003c62:	d00a      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003c64:	4b9e      	ldr	r3, [pc, #632]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003c74:	4a9a      	ldr	r2, [pc, #616]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c76:	430b      	orrs	r3, r1
 8003c78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c82:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c88:	2300      	movs	r3, #0
 8003c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c90:	460b      	mov	r3, r1
 8003c92:	4313      	orrs	r3, r2
 8003c94:	d009      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c96:	4b92      	ldr	r3, [pc, #584]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c9a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ca4:	4a8e      	ldr	r2, [pc, #568]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ca6:	430b      	orrs	r3, r1
 8003ca8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003cb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cb8:	2300      	movs	r3, #0
 8003cba:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cbc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	d00e      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cc6:	4b86      	ldr	r3, [pc, #536]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	4a85      	ldr	r2, [pc, #532]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ccc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003cd0:	6113      	str	r3, [r2, #16]
 8003cd2:	4b83      	ldr	r3, [pc, #524]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cd4:	6919      	ldr	r1, [r3, #16]
 8003cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003cde:	4a80      	ldr	r2, [pc, #512]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cf6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	d009      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003d00:	4b77      	ldr	r3, [pc, #476]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d04:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0e:	4a74      	ldr	r2, [pc, #464]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d10:	430b      	orrs	r3, r1
 8003d12:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d1c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003d20:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d22:	2300      	movs	r3, #0
 8003d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	d00a      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d30:	4b6b      	ldr	r3, [pc, #428]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d34:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d40:	4a67      	ldr	r2, [pc, #412]	@ (8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003d42:	430b      	orrs	r3, r1
 8003d44:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4e:	2100      	movs	r1, #0
 8003d50:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	d011      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d66:	3308      	adds	r3, #8
 8003d68:	2100      	movs	r1, #0
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 fb78 	bl	8004460 <RCCEx_PLL2_Config>
 8003d70:	4603      	mov	r3, r0
 8003d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8e:	2100      	movs	r1, #0
 8003d90:	6239      	str	r1, [r7, #32]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	d011      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da6:	3308      	adds	r3, #8
 8003da8:	2101      	movs	r1, #1
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 fb58 	bl	8004460 <RCCEx_PLL2_Config>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dce:	2100      	movs	r1, #0
 8003dd0:	61b9      	str	r1, [r7, #24]
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4313      	orrs	r3, r2
 8003de0:	d011      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	3308      	adds	r3, #8
 8003de8:	2102      	movs	r1, #2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 fb38 	bl	8004460 <RCCEx_PLL2_Config>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d003      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	2100      	movs	r1, #0
 8003e10:	6139      	str	r1, [r7, #16]
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	d011      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e26:	3328      	adds	r3, #40	@ 0x28
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f000 fbca 	bl	80045c4 <RCCEx_PLL3_Config>
 8003e30:	4603      	mov	r3, r0
 8003e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4e:	2100      	movs	r1, #0
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	d011      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e66:	3328      	adds	r3, #40	@ 0x28
 8003e68:	2101      	movs	r1, #1
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 fbaa 	bl	80045c4 <RCCEx_PLL3_Config>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	2100      	movs	r1, #0
 8003e90:	6039      	str	r1, [r7, #0]
 8003e92:	f003 0320 	and.w	r3, r3, #32
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	d011      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea6:	3328      	adds	r3, #40	@ 0x28
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 fb8a 	bl	80045c4 <RCCEx_PLL3_Config>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d003      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003ec6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e000      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003eda:	46bd      	mov	sp, r7
 8003edc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ee0:	58024400 	.word	0x58024400

08003ee4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003ee8:	f7fe fd96 	bl	8002a18 <HAL_RCC_GetHCLKFreq>
 8003eec:	4602      	mov	r2, r0
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	f003 0307 	and.w	r3, r3, #7
 8003ef8:	4904      	ldr	r1, [pc, #16]	@ (8003f0c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003efa:	5ccb      	ldrb	r3, [r1, r3]
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	58024400 	.word	0x58024400
 8003f0c:	08006ccc 	.word	0x08006ccc

08003f10 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b089      	sub	sp, #36	@ 0x24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f18:	4ba1      	ldr	r3, [pc, #644]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003f22:	4b9f      	ldr	r3, [pc, #636]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f26:	0b1b      	lsrs	r3, r3, #12
 8003f28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f2c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003f2e:	4b9c      	ldr	r3, [pc, #624]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f32:	091b      	lsrs	r3, r3, #4
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003f3a:	4b99      	ldr	r3, [pc, #612]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3e:	08db      	lsrs	r3, r3, #3
 8003f40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	fb02 f303 	mul.w	r3, r2, r3
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f000 8111 	beq.w	8004180 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	f000 8083 	beq.w	800406c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	f200 80a1 	bhi.w	80040b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d056      	beq.n	8004028 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003f7a:	e099      	b.n	80040b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f7c:	4b88      	ldr	r3, [pc, #544]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0320 	and.w	r3, r3, #32
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d02d      	beq.n	8003fe4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f88:	4b85      	ldr	r3, [pc, #532]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	08db      	lsrs	r3, r3, #3
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	4a84      	ldr	r2, [pc, #528]	@ (80041a4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003f94:	fa22 f303 	lsr.w	r3, r2, r3
 8003f98:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	ee07 3a90 	vmov	s15, r3
 8003fa0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fb2:	4b7b      	ldr	r3, [pc, #492]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fc6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003fca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fde:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003fe2:	e087      	b.n	80040f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	ee07 3a90 	vmov	s15, r3
 8003fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80041ac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003ff2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ff6:	4b6a      	ldr	r3, [pc, #424]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ffa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ffe:	ee07 3a90 	vmov	s15, r3
 8004002:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004006:	ed97 6a03 	vldr	s12, [r7, #12]
 800400a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800400e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004012:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800401a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800401e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004022:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004026:	e065      	b.n	80040f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	ee07 3a90 	vmov	s15, r3
 800402e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004032:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80041b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800403a:	4b59      	ldr	r3, [pc, #356]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800403c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800403e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004042:	ee07 3a90 	vmov	s15, r3
 8004046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800404a:	ed97 6a03 	vldr	s12, [r7, #12]
 800404e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800405a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800405e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004066:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800406a:	e043      	b.n	80040f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	ee07 3a90 	vmov	s15, r3
 8004072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004076:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80041b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800407a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800407e:	4b48      	ldr	r3, [pc, #288]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004086:	ee07 3a90 	vmov	s15, r3
 800408a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800408e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004092:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800409a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800409e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040ae:	e021      	b.n	80040f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	ee07 3a90 	vmov	s15, r3
 80040b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80041b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80040be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040c2:	4b37      	ldr	r3, [pc, #220]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80040d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80040f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80040f4:	4b2a      	ldr	r3, [pc, #168]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	0a5b      	lsrs	r3, r3, #9
 80040fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040fe:	ee07 3a90 	vmov	s15, r3
 8004102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004106:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800410a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800410e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004116:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800411a:	ee17 2a90 	vmov	r2, s15
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004122:	4b1f      	ldr	r3, [pc, #124]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004126:	0c1b      	lsrs	r3, r3, #16
 8004128:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800412c:	ee07 3a90 	vmov	s15, r3
 8004130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004134:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004138:	ee37 7a87 	vadd.f32	s14, s15, s14
 800413c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004140:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004144:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004148:	ee17 2a90 	vmov	r2, s15
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004150:	4b13      	ldr	r3, [pc, #76]	@ (80041a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004154:	0e1b      	lsrs	r3, r3, #24
 8004156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800415a:	ee07 3a90 	vmov	s15, r3
 800415e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004162:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004166:	ee37 7a87 	vadd.f32	s14, s15, s14
 800416a:	edd7 6a07 	vldr	s13, [r7, #28]
 800416e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004176:	ee17 2a90 	vmov	r2, s15
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800417e:	e008      	b.n	8004192 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	609a      	str	r2, [r3, #8]
}
 8004192:	bf00      	nop
 8004194:	3724      	adds	r7, #36	@ 0x24
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	58024400 	.word	0x58024400
 80041a4:	03d09000 	.word	0x03d09000
 80041a8:	46000000 	.word	0x46000000
 80041ac:	4c742400 	.word	0x4c742400
 80041b0:	4a742400 	.word	0x4a742400
 80041b4:	4af42400 	.word	0x4af42400

080041b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b089      	sub	sp, #36	@ 0x24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80041c0:	4ba1      	ldr	r3, [pc, #644]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80041ca:	4b9f      	ldr	r3, [pc, #636]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ce:	0d1b      	lsrs	r3, r3, #20
 80041d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041d4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80041d6:	4b9c      	ldr	r3, [pc, #624]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80041e2:	4b99      	ldr	r3, [pc, #612]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	08db      	lsrs	r3, r3, #3
 80041e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	fb02 f303 	mul.w	r3, r2, r3
 80041f2:	ee07 3a90 	vmov	s15, r3
 80041f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 8111 	beq.w	8004428 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	2b02      	cmp	r3, #2
 800420a:	f000 8083 	beq.w	8004314 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2b02      	cmp	r3, #2
 8004212:	f200 80a1 	bhi.w	8004358 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d056      	beq.n	80042d0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004222:	e099      	b.n	8004358 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004224:	4b88      	ldr	r3, [pc, #544]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0320 	and.w	r3, r3, #32
 800422c:	2b00      	cmp	r3, #0
 800422e:	d02d      	beq.n	800428c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004230:	4b85      	ldr	r3, [pc, #532]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	08db      	lsrs	r3, r3, #3
 8004236:	f003 0303 	and.w	r3, r3, #3
 800423a:	4a84      	ldr	r2, [pc, #528]	@ (800444c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800423c:	fa22 f303 	lsr.w	r3, r2, r3
 8004240:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	ee07 3a90 	vmov	s15, r3
 8004248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004256:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800425a:	4b7b      	ldr	r3, [pc, #492]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004262:	ee07 3a90 	vmov	s15, r3
 8004266:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800426a:	ed97 6a03 	vldr	s12, [r7, #12]
 800426e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004450 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004272:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004276:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800427a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800427e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004286:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800428a:	e087      	b.n	800439c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	ee07 3a90 	vmov	s15, r3
 8004292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004296:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004454 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800429a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800429e:	4b6a      	ldr	r3, [pc, #424]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a6:	ee07 3a90 	vmov	s15, r3
 80042aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80042b2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004450 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042ce:	e065      	b.n	800439c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	ee07 3a90 	vmov	s15, r3
 80042d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042da:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004458 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80042de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042e2:	4b59      	ldr	r3, [pc, #356]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ea:	ee07 3a90 	vmov	s15, r3
 80042ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80042f6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004450 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004302:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004306:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800430a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800430e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004312:	e043      	b.n	800439c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	ee07 3a90 	vmov	s15, r3
 800431a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800431e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800445c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004322:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004326:	4b48      	ldr	r3, [pc, #288]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800432e:	ee07 3a90 	vmov	s15, r3
 8004332:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004336:	ed97 6a03 	vldr	s12, [r7, #12]
 800433a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004450 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800433e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004342:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004346:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800434a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800434e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004352:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004356:	e021      	b.n	800439c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	ee07 3a90 	vmov	s15, r3
 800435e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004362:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004458 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800436a:	4b37      	ldr	r3, [pc, #220]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800437a:	ed97 6a03 	vldr	s12, [r7, #12]
 800437e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004450 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800438a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800438e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004396:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800439a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800439c:	4b2a      	ldr	r3, [pc, #168]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800439e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a0:	0a5b      	lsrs	r3, r3, #9
 80043a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043a6:	ee07 3a90 	vmov	s15, r3
 80043aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80043ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043c2:	ee17 2a90 	vmov	r2, s15
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80043ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ce:	0c1b      	lsrs	r3, r3, #16
 80043d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043d4:	ee07 3a90 	vmov	s15, r3
 80043d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80043e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043f0:	ee17 2a90 	vmov	r2, s15
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80043f8:	4b13      	ldr	r3, [pc, #76]	@ (8004448 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	0e1b      	lsrs	r3, r3, #24
 80043fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004402:	ee07 3a90 	vmov	s15, r3
 8004406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800440e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004412:	edd7 6a07 	vldr	s13, [r7, #28]
 8004416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800441a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800441e:	ee17 2a90 	vmov	r2, s15
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004426:	e008      	b.n	800443a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	609a      	str	r2, [r3, #8]
}
 800443a:	bf00      	nop
 800443c:	3724      	adds	r7, #36	@ 0x24
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	58024400 	.word	0x58024400
 800444c:	03d09000 	.word	0x03d09000
 8004450:	46000000 	.word	0x46000000
 8004454:	4c742400 	.word	0x4c742400
 8004458:	4a742400 	.word	0x4a742400
 800445c:	4af42400 	.word	0x4af42400

08004460 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800446a:	2300      	movs	r3, #0
 800446c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800446e:	4b53      	ldr	r3, [pc, #332]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b03      	cmp	r3, #3
 8004478:	d101      	bne.n	800447e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e099      	b.n	80045b2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800447e:	4b4f      	ldr	r3, [pc, #316]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a4e      	ldr	r2, [pc, #312]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004484:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004488:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800448a:	f7fc ff93 	bl	80013b4 <HAL_GetTick>
 800448e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004490:	e008      	b.n	80044a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004492:	f7fc ff8f 	bl	80013b4 <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e086      	b.n	80045b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044a4:	4b45      	ldr	r3, [pc, #276]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1f0      	bne.n	8004492 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80044b0:	4b42      	ldr	r3, [pc, #264]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80044b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	031b      	lsls	r3, r3, #12
 80044be:	493f      	ldr	r1, [pc, #252]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	3b01      	subs	r3, #1
 80044ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	3b01      	subs	r3, #1
 80044d4:	025b      	lsls	r3, r3, #9
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	3b01      	subs	r3, #1
 80044e0:	041b      	lsls	r3, r3, #16
 80044e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80044e6:	431a      	orrs	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	3b01      	subs	r3, #1
 80044ee:	061b      	lsls	r3, r3, #24
 80044f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80044f4:	4931      	ldr	r1, [pc, #196]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80044fa:	4b30      	ldr	r3, [pc, #192]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80044fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	492d      	ldr	r1, [pc, #180]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004508:	4313      	orrs	r3, r2
 800450a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800450c:	4b2b      	ldr	r3, [pc, #172]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 800450e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004510:	f023 0220 	bic.w	r2, r3, #32
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	4928      	ldr	r1, [pc, #160]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 800451a:	4313      	orrs	r3, r2
 800451c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800451e:	4b27      	ldr	r3, [pc, #156]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004522:	4a26      	ldr	r2, [pc, #152]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004524:	f023 0310 	bic.w	r3, r3, #16
 8004528:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800452a:	4b24      	ldr	r3, [pc, #144]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 800452c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800452e:	4b24      	ldr	r3, [pc, #144]	@ (80045c0 <RCCEx_PLL2_Config+0x160>)
 8004530:	4013      	ands	r3, r2
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	69d2      	ldr	r2, [r2, #28]
 8004536:	00d2      	lsls	r2, r2, #3
 8004538:	4920      	ldr	r1, [pc, #128]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 800453a:	4313      	orrs	r3, r2
 800453c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800453e:	4b1f      	ldr	r3, [pc, #124]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004542:	4a1e      	ldr	r2, [pc, #120]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004544:	f043 0310 	orr.w	r3, r3, #16
 8004548:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d106      	bne.n	800455e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004550:	4b1a      	ldr	r3, [pc, #104]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004554:	4a19      	ldr	r2, [pc, #100]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004556:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800455a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800455c:	e00f      	b.n	800457e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d106      	bne.n	8004572 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004564:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004568:	4a14      	ldr	r2, [pc, #80]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 800456a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800456e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004570:	e005      	b.n	800457e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004572:	4b12      	ldr	r3, [pc, #72]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004576:	4a11      	ldr	r2, [pc, #68]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004578:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800457c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800457e:	4b0f      	ldr	r3, [pc, #60]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a0e      	ldr	r2, [pc, #56]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 8004584:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004588:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800458a:	f7fc ff13 	bl	80013b4 <HAL_GetTick>
 800458e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004590:	e008      	b.n	80045a4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004592:	f7fc ff0f 	bl	80013b4 <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e006      	b.n	80045b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045a4:	4b05      	ldr	r3, [pc, #20]	@ (80045bc <RCCEx_PLL2_Config+0x15c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f0      	beq.n	8004592 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	58024400 	.word	0x58024400
 80045c0:	ffff0007 	.word	0xffff0007

080045c4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80045d2:	4b53      	ldr	r3, [pc, #332]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80045d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	2b03      	cmp	r3, #3
 80045dc:	d101      	bne.n	80045e2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e099      	b.n	8004716 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80045e2:	4b4f      	ldr	r3, [pc, #316]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a4e      	ldr	r2, [pc, #312]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80045e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045ee:	f7fc fee1 	bl	80013b4 <HAL_GetTick>
 80045f2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045f4:	e008      	b.n	8004608 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80045f6:	f7fc fedd 	bl	80013b4 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d901      	bls.n	8004608 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e086      	b.n	8004716 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004608:	4b45      	ldr	r3, [pc, #276]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1f0      	bne.n	80045f6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004614:	4b42      	ldr	r3, [pc, #264]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004618:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	051b      	lsls	r3, r3, #20
 8004622:	493f      	ldr	r1, [pc, #252]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004624:	4313      	orrs	r3, r2
 8004626:	628b      	str	r3, [r1, #40]	@ 0x28
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	3b01      	subs	r3, #1
 800462e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	3b01      	subs	r3, #1
 8004638:	025b      	lsls	r3, r3, #9
 800463a:	b29b      	uxth	r3, r3
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	3b01      	subs	r3, #1
 8004644:	041b      	lsls	r3, r3, #16
 8004646:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	3b01      	subs	r3, #1
 8004652:	061b      	lsls	r3, r3, #24
 8004654:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004658:	4931      	ldr	r1, [pc, #196]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800465a:	4313      	orrs	r3, r2
 800465c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800465e:	4b30      	ldr	r3, [pc, #192]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004662:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	492d      	ldr	r1, [pc, #180]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800466c:	4313      	orrs	r3, r2
 800466e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004670:	4b2b      	ldr	r3, [pc, #172]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	4928      	ldr	r1, [pc, #160]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800467e:	4313      	orrs	r3, r2
 8004680:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004682:	4b27      	ldr	r3, [pc, #156]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004686:	4a26      	ldr	r2, [pc, #152]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800468c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800468e:	4b24      	ldr	r3, [pc, #144]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 8004690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004692:	4b24      	ldr	r3, [pc, #144]	@ (8004724 <RCCEx_PLL3_Config+0x160>)
 8004694:	4013      	ands	r3, r2
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	69d2      	ldr	r2, [r2, #28]
 800469a:	00d2      	lsls	r2, r2, #3
 800469c:	4920      	ldr	r1, [pc, #128]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80046a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d106      	bne.n	80046c2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80046b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	4a19      	ldr	r2, [pc, #100]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80046be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046c0:	e00f      	b.n	80046e2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d106      	bne.n	80046d6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80046c8:	4b15      	ldr	r3, [pc, #84]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046cc:	4a14      	ldr	r2, [pc, #80]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80046d4:	e005      	b.n	80046e2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80046d6:	4b12      	ldr	r3, [pc, #72]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046da:	4a11      	ldr	r2, [pc, #68]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80046e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a0e      	ldr	r2, [pc, #56]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 80046e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046ee:	f7fc fe61 	bl	80013b4 <HAL_GetTick>
 80046f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046f4:	e008      	b.n	8004708 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80046f6:	f7fc fe5d 	bl	80013b4 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e006      	b.n	8004716 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <RCCEx_PLL3_Config+0x15c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d0f0      	beq.n	80046f6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004714:	7bfb      	ldrb	r3, [r7, #15]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	58024400 	.word	0x58024400
 8004724:	ffff0007 	.word	0xffff0007

08004728 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e10f      	b.n	800495a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a87      	ldr	r2, [pc, #540]	@ (8004964 <HAL_SPI_Init+0x23c>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d00f      	beq.n	800476a <HAL_SPI_Init+0x42>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a86      	ldr	r2, [pc, #536]	@ (8004968 <HAL_SPI_Init+0x240>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00a      	beq.n	800476a <HAL_SPI_Init+0x42>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a84      	ldr	r2, [pc, #528]	@ (800496c <HAL_SPI_Init+0x244>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d005      	beq.n	800476a <HAL_SPI_Init+0x42>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	2b0f      	cmp	r3, #15
 8004764:	d901      	bls.n	800476a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0f7      	b.n	800495a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fbbc 	bl	8004ee8 <SPI_GetPacketSize>
 8004770:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a7b      	ldr	r2, [pc, #492]	@ (8004964 <HAL_SPI_Init+0x23c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d00c      	beq.n	8004796 <HAL_SPI_Init+0x6e>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a79      	ldr	r2, [pc, #484]	@ (8004968 <HAL_SPI_Init+0x240>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d007      	beq.n	8004796 <HAL_SPI_Init+0x6e>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a78      	ldr	r2, [pc, #480]	@ (800496c <HAL_SPI_Init+0x244>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d002      	beq.n	8004796 <HAL_SPI_Init+0x6e>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2b08      	cmp	r3, #8
 8004794:	d811      	bhi.n	80047ba <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800479a:	4a72      	ldr	r2, [pc, #456]	@ (8004964 <HAL_SPI_Init+0x23c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d009      	beq.n	80047b4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a70      	ldr	r2, [pc, #448]	@ (8004968 <HAL_SPI_Init+0x240>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d004      	beq.n	80047b4 <HAL_SPI_Init+0x8c>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a6f      	ldr	r2, [pc, #444]	@ (800496c <HAL_SPI_Init+0x244>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d104      	bne.n	80047be <HAL_SPI_Init+0x96>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2b10      	cmp	r3, #16
 80047b8:	d901      	bls.n	80047be <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e0cd      	b.n	800495a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d106      	bne.n	80047d8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7fc f9c2 	bl	8000b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0201 	bic.w	r2, r2, #1
 80047ee:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80047fa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004804:	d119      	bne.n	800483a <HAL_SPI_Init+0x112>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800480e:	d103      	bne.n	8004818 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10c      	bne.n	800483a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004824:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004828:	d107      	bne.n	800483a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004838:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00f      	beq.n	8004866 <HAL_SPI_Init+0x13e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	2b06      	cmp	r3, #6
 800484c:	d90b      	bls.n	8004866 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e007      	b.n	8004876 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004874:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	69da      	ldr	r2, [r3, #28]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800487e:	431a      	orrs	r2, r3
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004888:	ea42 0103 	orr.w	r1, r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a0:	431a      	orrs	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	431a      	orrs	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	431a      	orrs	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	431a      	orrs	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	431a      	orrs	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d6:	ea42 0103 	orr.w	r1, r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d113      	bne.n	8004916 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004900:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004914:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0201 	bic.w	r2, r2, #1
 8004924:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00a      	beq.n	8004948 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40013000 	.word	0x40013000
 8004968:	40003800 	.word	0x40003800
 800496c:	40003c00 	.word	0x40003c00

08004970 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	603b      	str	r3, [r7, #0]
 800497c:	4613      	mov	r3, r2
 800497e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3320      	adds	r3, #32
 8004986:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004988:	f7fc fd14 	bl	80013b4 <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b01      	cmp	r3, #1
 8004998:	d001      	beq.n	800499e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800499a:	2302      	movs	r3, #2
 800499c:	e1d1      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d002      	beq.n	80049aa <HAL_SPI_Transmit+0x3a>
 80049a4:	88fb      	ldrh	r3, [r7, #6]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e1c9      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d101      	bne.n	80049bc <HAL_SPI_Transmit+0x4c>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e1c2      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2203      	movs	r2, #3
 80049c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	88fa      	ldrh	r2, [r7, #6]
 80049de:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	88fa      	ldrh	r2, [r7, #6]
 80049e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2200      	movs	r2, #0
 8004a04:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8004a14:	d108      	bne.n	8004a28 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	e009      	b.n	8004a3c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004a3a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	4b96      	ldr	r3, [pc, #600]	@ (8004c9c <HAL_SPI_Transmit+0x32c>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	88f9      	ldrh	r1, [r7, #6]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	430b      	orrs	r3, r1
 8004a4e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a68:	d107      	bne.n	8004a7a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	2b0f      	cmp	r3, #15
 8004a80:	d947      	bls.n	8004b12 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004a82:	e03f      	b.n	8004b04 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	f003 0302 	and.w	r3, r3, #2
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d114      	bne.n	8004abc <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6812      	ldr	r2, [r2, #0]
 8004a9c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa2:	1d1a      	adds	r2, r3, #4
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004aba:	e023      	b.n	8004b04 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004abc:	f7fc fc7a 	bl	80013b4 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d803      	bhi.n	8004ad4 <HAL_SPI_Transmit+0x164>
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ad2:	d102      	bne.n	8004ada <HAL_SPI_Transmit+0x16a>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d114      	bne.n	8004b04 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 f936 	bl	8004d4c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ae6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e11e      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1b9      	bne.n	8004a84 <HAL_SPI_Transmit+0x114>
 8004b10:	e0f1      	b.n	8004cf6 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b07      	cmp	r3, #7
 8004b18:	f240 80e6 	bls.w	8004ce8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004b1c:	e05d      	b.n	8004bda <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d132      	bne.n	8004b92 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d918      	bls.n	8004b6a <HAL_SPI_Transmit+0x1fa>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d014      	beq.n	8004b6a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b50:	1d1a      	adds	r2, r3, #4
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	3b02      	subs	r3, #2
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004b68:	e037      	b.n	8004bda <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b6e:	881a      	ldrh	r2, [r3, #0]
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b78:	1c9a      	adds	r2, r3, #2
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	3b01      	subs	r3, #1
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004b90:	e023      	b.n	8004bda <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b92:	f7fc fc0f 	bl	80013b4 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d803      	bhi.n	8004baa <HAL_SPI_Transmit+0x23a>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ba8:	d102      	bne.n	8004bb0 <HAL_SPI_Transmit+0x240>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d114      	bne.n	8004bda <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 f8cb 	bl	8004d4c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e0b3      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d19b      	bne.n	8004b1e <HAL_SPI_Transmit+0x1ae>
 8004be6:	e086      	b.n	8004cf6 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d154      	bne.n	8004ca0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d918      	bls.n	8004c34 <HAL_SPI_Transmit+0x2c4>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c06:	2b40      	cmp	r3, #64	@ 0x40
 8004c08:	d914      	bls.n	8004c34 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1a:	1d1a      	adds	r2, r3, #4
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b04      	subs	r3, #4
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004c32:	e059      	b.n	8004ce8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d917      	bls.n	8004c70 <HAL_SPI_Transmit+0x300>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d013      	beq.n	8004c70 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c4c:	881a      	ldrh	r2, [r3, #0]
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c56:	1c9a      	adds	r2, r3, #2
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	3b02      	subs	r3, #2
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004c6e:	e03b      	b.n	8004ce8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3320      	adds	r3, #32
 8004c7a:	7812      	ldrb	r2, [r2, #0]
 8004c7c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c82:	1c5a      	adds	r2, r3, #1
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004c9a:	e025      	b.n	8004ce8 <HAL_SPI_Transmit+0x378>
 8004c9c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ca0:	f7fc fb88 	bl	80013b4 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d803      	bhi.n	8004cb8 <HAL_SPI_Transmit+0x348>
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cb6:	d102      	bne.n	8004cbe <HAL_SPI_Transmit+0x34e>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d114      	bne.n	8004ce8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f844 	bl	8004d4c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e02c      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f47f af79 	bne.w	8004be8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2108      	movs	r1, #8
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 f8c3 	bl	8004e8c <SPI_WaitOnFlagUntilTimeout>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d007      	beq.n	8004d1c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d12:	f043 0220 	orr.w	r2, r3, #32
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 f815 	bl	8004d4c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8004d40:	2300      	movs	r3, #0
  }
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop

08004d4c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0208 	orr.w	r2, r2, #8
 8004d6a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699a      	ldr	r2, [r3, #24]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0210 	orr.w	r2, r2, #16
 8004d7a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0201 	bic.w	r2, r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6919      	ldr	r1, [r3, #16]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	4b3c      	ldr	r3, [pc, #240]	@ (8004e88 <SPI_CloseTransfer+0x13c>)
 8004d98:	400b      	ands	r3, r1
 8004d9a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004daa:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d014      	beq.n	8004de2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00f      	beq.n	8004de2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dc8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699a      	ldr	r2, [r3, #24]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f042 0220 	orr.w	r2, r2, #32
 8004de0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b03      	cmp	r3, #3
 8004dec:	d014      	beq.n	8004e18 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00f      	beq.n	8004e18 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dfe:	f043 0204 	orr.w	r2, r3, #4
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e16:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00f      	beq.n	8004e42 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e28:	f043 0201 	orr.w	r2, r3, #1
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	699a      	ldr	r2, [r3, #24]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e40:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00f      	beq.n	8004e6c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e52:	f043 0208 	orr.w	r2, r3, #8
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699a      	ldr	r2, [r3, #24]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e6a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	fffffc90 	.word	0xfffffc90

08004e8c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	603b      	str	r3, [r7, #0]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004e9c:	e010      	b.n	8004ec0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e9e:	f7fc fa89 	bl	80013b4 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d803      	bhi.n	8004eb6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eb4:	d102      	bne.n	8004ebc <SPI_WaitOnFlagUntilTimeout+0x30>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d101      	bne.n	8004ec0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e00f      	b.n	8004ee0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695a      	ldr	r2, [r3, #20]
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	bf0c      	ite	eq
 8004ed0:	2301      	moveq	r3, #1
 8004ed2:	2300      	movne	r3, #0
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	79fb      	ldrb	r3, [r7, #7]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d0df      	beq.n	8004e9e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef4:	095b      	lsrs	r3, r3, #5
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	3301      	adds	r3, #1
 8004f00:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	3307      	adds	r3, #7
 8004f06:	08db      	lsrs	r3, r3, #3
 8004f08:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	fb02 f303 	mul.w	r3, r2, r3
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b082      	sub	sp, #8
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e042      	b.n	8004fb6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f83b 	bl	8004fbe <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2224      	movs	r2, #36	@ 0x24
 8004f4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 fe29 	bl	8005bc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 f8be 	bl	80050f0 <UART_SetConfig>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d101      	bne.n	8004f7e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e01b      	b.n	8004fb6 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f8c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689a      	ldr	r2, [r3, #8]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f9c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0201 	orr.w	r2, r2, #1
 8004fac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fea8 	bl	8005d04 <UART_CheckIdleState>
 8004fb4:	4603      	mov	r3, r0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b08a      	sub	sp, #40	@ 0x28
 8004fd6:	af02      	add	r7, sp, #8
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	603b      	str	r3, [r7, #0]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d17b      	bne.n	80050e4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d002      	beq.n	8004ff8 <HAL_UART_Transmit+0x26>
 8004ff2:	88fb      	ldrh	r3, [r7, #6]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e074      	b.n	80050e6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2221      	movs	r2, #33	@ 0x21
 8005008:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800500c:	f7fc f9d2 	bl	80013b4 <HAL_GetTick>
 8005010:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	88fa      	ldrh	r2, [r7, #6]
 8005016:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	88fa      	ldrh	r2, [r7, #6]
 800501e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800502a:	d108      	bne.n	800503e <HAL_UART_Transmit+0x6c>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d104      	bne.n	800503e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005034:	2300      	movs	r3, #0
 8005036:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	61bb      	str	r3, [r7, #24]
 800503c:	e003      	b.n	8005046 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005042:	2300      	movs	r3, #0
 8005044:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005046:	e030      	b.n	80050aa <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	2200      	movs	r2, #0
 8005050:	2180      	movs	r1, #128	@ 0x80
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 ff00 	bl	8005e58 <UART_WaitOnFlagUntilTimeout>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d005      	beq.n	800506a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e03d      	b.n	80050e6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	881b      	ldrh	r3, [r3, #0]
 8005074:	461a      	mov	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800507e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	3302      	adds	r3, #2
 8005084:	61bb      	str	r3, [r7, #24]
 8005086:	e007      	b.n	8005098 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	781a      	ldrb	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	3301      	adds	r3, #1
 8005096:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1c8      	bne.n	8005048 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	2200      	movs	r2, #0
 80050be:	2140      	movs	r1, #64	@ 0x40
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 fec9 	bl	8005e58 <UART_WaitOnFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d005      	beq.n	80050d8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2220      	movs	r2, #32
 80050d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e006      	b.n	80050e6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	e000      	b.n	80050e6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80050e4:	2302      	movs	r3, #2
  }
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3720      	adds	r7, #32
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050f4:	b092      	sub	sp, #72	@ 0x48
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	431a      	orrs	r2, r3
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	431a      	orrs	r2, r3
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	4313      	orrs	r3, r2
 8005116:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4bbe      	ldr	r3, [pc, #760]	@ (8005418 <UART_SetConfig+0x328>)
 8005120:	4013      	ands	r3, r2
 8005122:	697a      	ldr	r2, [r7, #20]
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005128:	430b      	orrs	r3, r1
 800512a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	430a      	orrs	r2, r1
 8005140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4ab3      	ldr	r2, [pc, #716]	@ (800541c <UART_SetConfig+0x32c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d004      	beq.n	800515c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005158:	4313      	orrs	r3, r2
 800515a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	4baf      	ldr	r3, [pc, #700]	@ (8005420 <UART_SetConfig+0x330>)
 8005164:	4013      	ands	r3, r2
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800516c:	430b      	orrs	r3, r1
 800516e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	f023 010f 	bic.w	r1, r3, #15
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4aa6      	ldr	r2, [pc, #664]	@ (8005424 <UART_SetConfig+0x334>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d177      	bne.n	8005280 <UART_SetConfig+0x190>
 8005190:	4ba5      	ldr	r3, [pc, #660]	@ (8005428 <UART_SetConfig+0x338>)
 8005192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005194:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005198:	2b28      	cmp	r3, #40	@ 0x28
 800519a:	d86d      	bhi.n	8005278 <UART_SetConfig+0x188>
 800519c:	a201      	add	r2, pc, #4	@ (adr r2, 80051a4 <UART_SetConfig+0xb4>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	08005249 	.word	0x08005249
 80051a8:	08005279 	.word	0x08005279
 80051ac:	08005279 	.word	0x08005279
 80051b0:	08005279 	.word	0x08005279
 80051b4:	08005279 	.word	0x08005279
 80051b8:	08005279 	.word	0x08005279
 80051bc:	08005279 	.word	0x08005279
 80051c0:	08005279 	.word	0x08005279
 80051c4:	08005251 	.word	0x08005251
 80051c8:	08005279 	.word	0x08005279
 80051cc:	08005279 	.word	0x08005279
 80051d0:	08005279 	.word	0x08005279
 80051d4:	08005279 	.word	0x08005279
 80051d8:	08005279 	.word	0x08005279
 80051dc:	08005279 	.word	0x08005279
 80051e0:	08005279 	.word	0x08005279
 80051e4:	08005259 	.word	0x08005259
 80051e8:	08005279 	.word	0x08005279
 80051ec:	08005279 	.word	0x08005279
 80051f0:	08005279 	.word	0x08005279
 80051f4:	08005279 	.word	0x08005279
 80051f8:	08005279 	.word	0x08005279
 80051fc:	08005279 	.word	0x08005279
 8005200:	08005279 	.word	0x08005279
 8005204:	08005261 	.word	0x08005261
 8005208:	08005279 	.word	0x08005279
 800520c:	08005279 	.word	0x08005279
 8005210:	08005279 	.word	0x08005279
 8005214:	08005279 	.word	0x08005279
 8005218:	08005279 	.word	0x08005279
 800521c:	08005279 	.word	0x08005279
 8005220:	08005279 	.word	0x08005279
 8005224:	08005269 	.word	0x08005269
 8005228:	08005279 	.word	0x08005279
 800522c:	08005279 	.word	0x08005279
 8005230:	08005279 	.word	0x08005279
 8005234:	08005279 	.word	0x08005279
 8005238:	08005279 	.word	0x08005279
 800523c:	08005279 	.word	0x08005279
 8005240:	08005279 	.word	0x08005279
 8005244:	08005271 	.word	0x08005271
 8005248:	2301      	movs	r3, #1
 800524a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800524e:	e222      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005250:	2304      	movs	r3, #4
 8005252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005256:	e21e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005258:	2308      	movs	r3, #8
 800525a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525e:	e21a      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005260:	2310      	movs	r3, #16
 8005262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005266:	e216      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005268:	2320      	movs	r3, #32
 800526a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526e:	e212      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005270:	2340      	movs	r3, #64	@ 0x40
 8005272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005276:	e20e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005278:	2380      	movs	r3, #128	@ 0x80
 800527a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527e:	e20a      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a69      	ldr	r2, [pc, #420]	@ (800542c <UART_SetConfig+0x33c>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d130      	bne.n	80052ec <UART_SetConfig+0x1fc>
 800528a:	4b67      	ldr	r3, [pc, #412]	@ (8005428 <UART_SetConfig+0x338>)
 800528c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	2b05      	cmp	r3, #5
 8005294:	d826      	bhi.n	80052e4 <UART_SetConfig+0x1f4>
 8005296:	a201      	add	r2, pc, #4	@ (adr r2, 800529c <UART_SetConfig+0x1ac>)
 8005298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800529c:	080052b5 	.word	0x080052b5
 80052a0:	080052bd 	.word	0x080052bd
 80052a4:	080052c5 	.word	0x080052c5
 80052a8:	080052cd 	.word	0x080052cd
 80052ac:	080052d5 	.word	0x080052d5
 80052b0:	080052dd 	.word	0x080052dd
 80052b4:	2300      	movs	r3, #0
 80052b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ba:	e1ec      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052bc:	2304      	movs	r3, #4
 80052be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052c2:	e1e8      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052c4:	2308      	movs	r3, #8
 80052c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ca:	e1e4      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052cc:	2310      	movs	r3, #16
 80052ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052d2:	e1e0      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052d4:	2320      	movs	r3, #32
 80052d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052da:	e1dc      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052dc:	2340      	movs	r3, #64	@ 0x40
 80052de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052e2:	e1d8      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052e4:	2380      	movs	r3, #128	@ 0x80
 80052e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ea:	e1d4      	b.n	8005696 <UART_SetConfig+0x5a6>
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a4f      	ldr	r2, [pc, #316]	@ (8005430 <UART_SetConfig+0x340>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d130      	bne.n	8005358 <UART_SetConfig+0x268>
 80052f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005428 <UART_SetConfig+0x338>)
 80052f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fa:	f003 0307 	and.w	r3, r3, #7
 80052fe:	2b05      	cmp	r3, #5
 8005300:	d826      	bhi.n	8005350 <UART_SetConfig+0x260>
 8005302:	a201      	add	r2, pc, #4	@ (adr r2, 8005308 <UART_SetConfig+0x218>)
 8005304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005308:	08005321 	.word	0x08005321
 800530c:	08005329 	.word	0x08005329
 8005310:	08005331 	.word	0x08005331
 8005314:	08005339 	.word	0x08005339
 8005318:	08005341 	.word	0x08005341
 800531c:	08005349 	.word	0x08005349
 8005320:	2300      	movs	r3, #0
 8005322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005326:	e1b6      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005328:	2304      	movs	r3, #4
 800532a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532e:	e1b2      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005330:	2308      	movs	r3, #8
 8005332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005336:	e1ae      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005338:	2310      	movs	r3, #16
 800533a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533e:	e1aa      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005340:	2320      	movs	r3, #32
 8005342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005346:	e1a6      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005348:	2340      	movs	r3, #64	@ 0x40
 800534a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800534e:	e1a2      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005350:	2380      	movs	r3, #128	@ 0x80
 8005352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005356:	e19e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a35      	ldr	r2, [pc, #212]	@ (8005434 <UART_SetConfig+0x344>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d130      	bne.n	80053c4 <UART_SetConfig+0x2d4>
 8005362:	4b31      	ldr	r3, [pc, #196]	@ (8005428 <UART_SetConfig+0x338>)
 8005364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005366:	f003 0307 	and.w	r3, r3, #7
 800536a:	2b05      	cmp	r3, #5
 800536c:	d826      	bhi.n	80053bc <UART_SetConfig+0x2cc>
 800536e:	a201      	add	r2, pc, #4	@ (adr r2, 8005374 <UART_SetConfig+0x284>)
 8005370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005374:	0800538d 	.word	0x0800538d
 8005378:	08005395 	.word	0x08005395
 800537c:	0800539d 	.word	0x0800539d
 8005380:	080053a5 	.word	0x080053a5
 8005384:	080053ad 	.word	0x080053ad
 8005388:	080053b5 	.word	0x080053b5
 800538c:	2300      	movs	r3, #0
 800538e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005392:	e180      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005394:	2304      	movs	r3, #4
 8005396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539a:	e17c      	b.n	8005696 <UART_SetConfig+0x5a6>
 800539c:	2308      	movs	r3, #8
 800539e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053a2:	e178      	b.n	8005696 <UART_SetConfig+0x5a6>
 80053a4:	2310      	movs	r3, #16
 80053a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053aa:	e174      	b.n	8005696 <UART_SetConfig+0x5a6>
 80053ac:	2320      	movs	r3, #32
 80053ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053b2:	e170      	b.n	8005696 <UART_SetConfig+0x5a6>
 80053b4:	2340      	movs	r3, #64	@ 0x40
 80053b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ba:	e16c      	b.n	8005696 <UART_SetConfig+0x5a6>
 80053bc:	2380      	movs	r3, #128	@ 0x80
 80053be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053c2:	e168      	b.n	8005696 <UART_SetConfig+0x5a6>
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <UART_SetConfig+0x348>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d142      	bne.n	8005454 <UART_SetConfig+0x364>
 80053ce:	4b16      	ldr	r3, [pc, #88]	@ (8005428 <UART_SetConfig+0x338>)
 80053d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	2b05      	cmp	r3, #5
 80053d8:	d838      	bhi.n	800544c <UART_SetConfig+0x35c>
 80053da:	a201      	add	r2, pc, #4	@ (adr r2, 80053e0 <UART_SetConfig+0x2f0>)
 80053dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e0:	080053f9 	.word	0x080053f9
 80053e4:	08005401 	.word	0x08005401
 80053e8:	08005409 	.word	0x08005409
 80053ec:	08005411 	.word	0x08005411
 80053f0:	0800543d 	.word	0x0800543d
 80053f4:	08005445 	.word	0x08005445
 80053f8:	2300      	movs	r3, #0
 80053fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fe:	e14a      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005400:	2304      	movs	r3, #4
 8005402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005406:	e146      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005408:	2308      	movs	r3, #8
 800540a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540e:	e142      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005410:	2310      	movs	r3, #16
 8005412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005416:	e13e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005418:	cfff69f3 	.word	0xcfff69f3
 800541c:	58000c00 	.word	0x58000c00
 8005420:	11fff4ff 	.word	0x11fff4ff
 8005424:	40011000 	.word	0x40011000
 8005428:	58024400 	.word	0x58024400
 800542c:	40004400 	.word	0x40004400
 8005430:	40004800 	.word	0x40004800
 8005434:	40004c00 	.word	0x40004c00
 8005438:	40005000 	.word	0x40005000
 800543c:	2320      	movs	r3, #32
 800543e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005442:	e128      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005444:	2340      	movs	r3, #64	@ 0x40
 8005446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544a:	e124      	b.n	8005696 <UART_SetConfig+0x5a6>
 800544c:	2380      	movs	r3, #128	@ 0x80
 800544e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005452:	e120      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4acb      	ldr	r2, [pc, #812]	@ (8005788 <UART_SetConfig+0x698>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d176      	bne.n	800554c <UART_SetConfig+0x45c>
 800545e:	4bcb      	ldr	r3, [pc, #812]	@ (800578c <UART_SetConfig+0x69c>)
 8005460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005462:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005466:	2b28      	cmp	r3, #40	@ 0x28
 8005468:	d86c      	bhi.n	8005544 <UART_SetConfig+0x454>
 800546a:	a201      	add	r2, pc, #4	@ (adr r2, 8005470 <UART_SetConfig+0x380>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005515 	.word	0x08005515
 8005474:	08005545 	.word	0x08005545
 8005478:	08005545 	.word	0x08005545
 800547c:	08005545 	.word	0x08005545
 8005480:	08005545 	.word	0x08005545
 8005484:	08005545 	.word	0x08005545
 8005488:	08005545 	.word	0x08005545
 800548c:	08005545 	.word	0x08005545
 8005490:	0800551d 	.word	0x0800551d
 8005494:	08005545 	.word	0x08005545
 8005498:	08005545 	.word	0x08005545
 800549c:	08005545 	.word	0x08005545
 80054a0:	08005545 	.word	0x08005545
 80054a4:	08005545 	.word	0x08005545
 80054a8:	08005545 	.word	0x08005545
 80054ac:	08005545 	.word	0x08005545
 80054b0:	08005525 	.word	0x08005525
 80054b4:	08005545 	.word	0x08005545
 80054b8:	08005545 	.word	0x08005545
 80054bc:	08005545 	.word	0x08005545
 80054c0:	08005545 	.word	0x08005545
 80054c4:	08005545 	.word	0x08005545
 80054c8:	08005545 	.word	0x08005545
 80054cc:	08005545 	.word	0x08005545
 80054d0:	0800552d 	.word	0x0800552d
 80054d4:	08005545 	.word	0x08005545
 80054d8:	08005545 	.word	0x08005545
 80054dc:	08005545 	.word	0x08005545
 80054e0:	08005545 	.word	0x08005545
 80054e4:	08005545 	.word	0x08005545
 80054e8:	08005545 	.word	0x08005545
 80054ec:	08005545 	.word	0x08005545
 80054f0:	08005535 	.word	0x08005535
 80054f4:	08005545 	.word	0x08005545
 80054f8:	08005545 	.word	0x08005545
 80054fc:	08005545 	.word	0x08005545
 8005500:	08005545 	.word	0x08005545
 8005504:	08005545 	.word	0x08005545
 8005508:	08005545 	.word	0x08005545
 800550c:	08005545 	.word	0x08005545
 8005510:	0800553d 	.word	0x0800553d
 8005514:	2301      	movs	r3, #1
 8005516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551a:	e0bc      	b.n	8005696 <UART_SetConfig+0x5a6>
 800551c:	2304      	movs	r3, #4
 800551e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005522:	e0b8      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005524:	2308      	movs	r3, #8
 8005526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552a:	e0b4      	b.n	8005696 <UART_SetConfig+0x5a6>
 800552c:	2310      	movs	r3, #16
 800552e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005532:	e0b0      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005534:	2320      	movs	r3, #32
 8005536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553a:	e0ac      	b.n	8005696 <UART_SetConfig+0x5a6>
 800553c:	2340      	movs	r3, #64	@ 0x40
 800553e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005542:	e0a8      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005544:	2380      	movs	r3, #128	@ 0x80
 8005546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554a:	e0a4      	b.n	8005696 <UART_SetConfig+0x5a6>
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a8f      	ldr	r2, [pc, #572]	@ (8005790 <UART_SetConfig+0x6a0>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d130      	bne.n	80055b8 <UART_SetConfig+0x4c8>
 8005556:	4b8d      	ldr	r3, [pc, #564]	@ (800578c <UART_SetConfig+0x69c>)
 8005558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	2b05      	cmp	r3, #5
 8005560:	d826      	bhi.n	80055b0 <UART_SetConfig+0x4c0>
 8005562:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <UART_SetConfig+0x478>)
 8005564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005568:	08005581 	.word	0x08005581
 800556c:	08005589 	.word	0x08005589
 8005570:	08005591 	.word	0x08005591
 8005574:	08005599 	.word	0x08005599
 8005578:	080055a1 	.word	0x080055a1
 800557c:	080055a9 	.word	0x080055a9
 8005580:	2300      	movs	r3, #0
 8005582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005586:	e086      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005588:	2304      	movs	r3, #4
 800558a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558e:	e082      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005590:	2308      	movs	r3, #8
 8005592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005596:	e07e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005598:	2310      	movs	r3, #16
 800559a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559e:	e07a      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055a0:	2320      	movs	r3, #32
 80055a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a6:	e076      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055a8:	2340      	movs	r3, #64	@ 0x40
 80055aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ae:	e072      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055b0:	2380      	movs	r3, #128	@ 0x80
 80055b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055b6:	e06e      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a75      	ldr	r2, [pc, #468]	@ (8005794 <UART_SetConfig+0x6a4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d130      	bne.n	8005624 <UART_SetConfig+0x534>
 80055c2:	4b72      	ldr	r3, [pc, #456]	@ (800578c <UART_SetConfig+0x69c>)
 80055c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	2b05      	cmp	r3, #5
 80055cc:	d826      	bhi.n	800561c <UART_SetConfig+0x52c>
 80055ce:	a201      	add	r2, pc, #4	@ (adr r2, 80055d4 <UART_SetConfig+0x4e4>)
 80055d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d4:	080055ed 	.word	0x080055ed
 80055d8:	080055f5 	.word	0x080055f5
 80055dc:	080055fd 	.word	0x080055fd
 80055e0:	08005605 	.word	0x08005605
 80055e4:	0800560d 	.word	0x0800560d
 80055e8:	08005615 	.word	0x08005615
 80055ec:	2300      	movs	r3, #0
 80055ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f2:	e050      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055f4:	2304      	movs	r3, #4
 80055f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055fa:	e04c      	b.n	8005696 <UART_SetConfig+0x5a6>
 80055fc:	2308      	movs	r3, #8
 80055fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005602:	e048      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005604:	2310      	movs	r3, #16
 8005606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800560a:	e044      	b.n	8005696 <UART_SetConfig+0x5a6>
 800560c:	2320      	movs	r3, #32
 800560e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005612:	e040      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005614:	2340      	movs	r3, #64	@ 0x40
 8005616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800561a:	e03c      	b.n	8005696 <UART_SetConfig+0x5a6>
 800561c:	2380      	movs	r3, #128	@ 0x80
 800561e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005622:	e038      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a5b      	ldr	r2, [pc, #364]	@ (8005798 <UART_SetConfig+0x6a8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d130      	bne.n	8005690 <UART_SetConfig+0x5a0>
 800562e:	4b57      	ldr	r3, [pc, #348]	@ (800578c <UART_SetConfig+0x69c>)
 8005630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005632:	f003 0307 	and.w	r3, r3, #7
 8005636:	2b05      	cmp	r3, #5
 8005638:	d826      	bhi.n	8005688 <UART_SetConfig+0x598>
 800563a:	a201      	add	r2, pc, #4	@ (adr r2, 8005640 <UART_SetConfig+0x550>)
 800563c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005640:	08005659 	.word	0x08005659
 8005644:	08005661 	.word	0x08005661
 8005648:	08005669 	.word	0x08005669
 800564c:	08005671 	.word	0x08005671
 8005650:	08005679 	.word	0x08005679
 8005654:	08005681 	.word	0x08005681
 8005658:	2302      	movs	r3, #2
 800565a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565e:	e01a      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005660:	2304      	movs	r3, #4
 8005662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005666:	e016      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005668:	2308      	movs	r3, #8
 800566a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800566e:	e012      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005670:	2310      	movs	r3, #16
 8005672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005676:	e00e      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005678:	2320      	movs	r3, #32
 800567a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800567e:	e00a      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005680:	2340      	movs	r3, #64	@ 0x40
 8005682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005686:	e006      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005688:	2380      	movs	r3, #128	@ 0x80
 800568a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800568e:	e002      	b.n	8005696 <UART_SetConfig+0x5a6>
 8005690:	2380      	movs	r3, #128	@ 0x80
 8005692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a3f      	ldr	r2, [pc, #252]	@ (8005798 <UART_SetConfig+0x6a8>)
 800569c:	4293      	cmp	r3, r2
 800569e:	f040 80f8 	bne.w	8005892 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80056a6:	2b20      	cmp	r3, #32
 80056a8:	dc46      	bgt.n	8005738 <UART_SetConfig+0x648>
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	f2c0 8082 	blt.w	80057b4 <UART_SetConfig+0x6c4>
 80056b0:	3b02      	subs	r3, #2
 80056b2:	2b1e      	cmp	r3, #30
 80056b4:	d87e      	bhi.n	80057b4 <UART_SetConfig+0x6c4>
 80056b6:	a201      	add	r2, pc, #4	@ (adr r2, 80056bc <UART_SetConfig+0x5cc>)
 80056b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056bc:	0800573f 	.word	0x0800573f
 80056c0:	080057b5 	.word	0x080057b5
 80056c4:	08005747 	.word	0x08005747
 80056c8:	080057b5 	.word	0x080057b5
 80056cc:	080057b5 	.word	0x080057b5
 80056d0:	080057b5 	.word	0x080057b5
 80056d4:	08005757 	.word	0x08005757
 80056d8:	080057b5 	.word	0x080057b5
 80056dc:	080057b5 	.word	0x080057b5
 80056e0:	080057b5 	.word	0x080057b5
 80056e4:	080057b5 	.word	0x080057b5
 80056e8:	080057b5 	.word	0x080057b5
 80056ec:	080057b5 	.word	0x080057b5
 80056f0:	080057b5 	.word	0x080057b5
 80056f4:	08005767 	.word	0x08005767
 80056f8:	080057b5 	.word	0x080057b5
 80056fc:	080057b5 	.word	0x080057b5
 8005700:	080057b5 	.word	0x080057b5
 8005704:	080057b5 	.word	0x080057b5
 8005708:	080057b5 	.word	0x080057b5
 800570c:	080057b5 	.word	0x080057b5
 8005710:	080057b5 	.word	0x080057b5
 8005714:	080057b5 	.word	0x080057b5
 8005718:	080057b5 	.word	0x080057b5
 800571c:	080057b5 	.word	0x080057b5
 8005720:	080057b5 	.word	0x080057b5
 8005724:	080057b5 	.word	0x080057b5
 8005728:	080057b5 	.word	0x080057b5
 800572c:	080057b5 	.word	0x080057b5
 8005730:	080057b5 	.word	0x080057b5
 8005734:	080057a7 	.word	0x080057a7
 8005738:	2b40      	cmp	r3, #64	@ 0x40
 800573a:	d037      	beq.n	80057ac <UART_SetConfig+0x6bc>
 800573c:	e03a      	b.n	80057b4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800573e:	f7fe fbd1 	bl	8003ee4 <HAL_RCCEx_GetD3PCLK1Freq>
 8005742:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005744:	e03c      	b.n	80057c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800574a:	4618      	mov	r0, r3
 800574c:	f7fe fbe0 	bl	8003f10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005754:	e034      	b.n	80057c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005756:	f107 0318 	add.w	r3, r7, #24
 800575a:	4618      	mov	r0, r3
 800575c:	f7fe fd2c 	bl	80041b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005764:	e02c      	b.n	80057c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005766:	4b09      	ldr	r3, [pc, #36]	@ (800578c <UART_SetConfig+0x69c>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d016      	beq.n	80057a0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005772:	4b06      	ldr	r3, [pc, #24]	@ (800578c <UART_SetConfig+0x69c>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	08db      	lsrs	r3, r3, #3
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	4a07      	ldr	r2, [pc, #28]	@ (800579c <UART_SetConfig+0x6ac>)
 800577e:	fa22 f303 	lsr.w	r3, r2, r3
 8005782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005784:	e01c      	b.n	80057c0 <UART_SetConfig+0x6d0>
 8005786:	bf00      	nop
 8005788:	40011400 	.word	0x40011400
 800578c:	58024400 	.word	0x58024400
 8005790:	40007800 	.word	0x40007800
 8005794:	40007c00 	.word	0x40007c00
 8005798:	58000c00 	.word	0x58000c00
 800579c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80057a0:	4b9d      	ldr	r3, [pc, #628]	@ (8005a18 <UART_SetConfig+0x928>)
 80057a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057a4:	e00c      	b.n	80057c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80057a6:	4b9d      	ldr	r3, [pc, #628]	@ (8005a1c <UART_SetConfig+0x92c>)
 80057a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057aa:	e009      	b.n	80057c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057b2:	e005      	b.n	80057c0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80057be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 81de 	beq.w	8005b84 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057cc:	4a94      	ldr	r2, [pc, #592]	@ (8005a20 <UART_SetConfig+0x930>)
 80057ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057d2:	461a      	mov	r2, r3
 80057d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80057da:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	4613      	mov	r3, r2
 80057e2:	005b      	lsls	r3, r3, #1
 80057e4:	4413      	add	r3, r2
 80057e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d305      	bcc.n	80057f8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d903      	bls.n	8005800 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80057fe:	e1c1      	b.n	8005b84 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005800:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005802:	2200      	movs	r2, #0
 8005804:	60bb      	str	r3, [r7, #8]
 8005806:	60fa      	str	r2, [r7, #12]
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	4a84      	ldr	r2, [pc, #528]	@ (8005a20 <UART_SetConfig+0x930>)
 800580e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005812:	b29b      	uxth	r3, r3
 8005814:	2200      	movs	r2, #0
 8005816:	603b      	str	r3, [r7, #0]
 8005818:	607a      	str	r2, [r7, #4]
 800581a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800581e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005822:	f7fa fdb5 	bl	8000390 <__aeabi_uldivmod>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4610      	mov	r0, r2
 800582c:	4619      	mov	r1, r3
 800582e:	f04f 0200 	mov.w	r2, #0
 8005832:	f04f 0300 	mov.w	r3, #0
 8005836:	020b      	lsls	r3, r1, #8
 8005838:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800583c:	0202      	lsls	r2, r0, #8
 800583e:	6979      	ldr	r1, [r7, #20]
 8005840:	6849      	ldr	r1, [r1, #4]
 8005842:	0849      	lsrs	r1, r1, #1
 8005844:	2000      	movs	r0, #0
 8005846:	460c      	mov	r4, r1
 8005848:	4605      	mov	r5, r0
 800584a:	eb12 0804 	adds.w	r8, r2, r4
 800584e:	eb43 0905 	adc.w	r9, r3, r5
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	469a      	mov	sl, r3
 800585a:	4693      	mov	fp, r2
 800585c:	4652      	mov	r2, sl
 800585e:	465b      	mov	r3, fp
 8005860:	4640      	mov	r0, r8
 8005862:	4649      	mov	r1, r9
 8005864:	f7fa fd94 	bl	8000390 <__aeabi_uldivmod>
 8005868:	4602      	mov	r2, r0
 800586a:	460b      	mov	r3, r1
 800586c:	4613      	mov	r3, r2
 800586e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005872:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005876:	d308      	bcc.n	800588a <UART_SetConfig+0x79a>
 8005878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800587e:	d204      	bcs.n	800588a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005886:	60da      	str	r2, [r3, #12]
 8005888:	e17c      	b.n	8005b84 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005890:	e178      	b.n	8005b84 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800589a:	f040 80c5 	bne.w	8005a28 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800589e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	dc48      	bgt.n	8005938 <UART_SetConfig+0x848>
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	db7b      	blt.n	80059a2 <UART_SetConfig+0x8b2>
 80058aa:	2b20      	cmp	r3, #32
 80058ac:	d879      	bhi.n	80059a2 <UART_SetConfig+0x8b2>
 80058ae:	a201      	add	r2, pc, #4	@ (adr r2, 80058b4 <UART_SetConfig+0x7c4>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	0800593f 	.word	0x0800593f
 80058b8:	08005947 	.word	0x08005947
 80058bc:	080059a3 	.word	0x080059a3
 80058c0:	080059a3 	.word	0x080059a3
 80058c4:	0800594f 	.word	0x0800594f
 80058c8:	080059a3 	.word	0x080059a3
 80058cc:	080059a3 	.word	0x080059a3
 80058d0:	080059a3 	.word	0x080059a3
 80058d4:	0800595f 	.word	0x0800595f
 80058d8:	080059a3 	.word	0x080059a3
 80058dc:	080059a3 	.word	0x080059a3
 80058e0:	080059a3 	.word	0x080059a3
 80058e4:	080059a3 	.word	0x080059a3
 80058e8:	080059a3 	.word	0x080059a3
 80058ec:	080059a3 	.word	0x080059a3
 80058f0:	080059a3 	.word	0x080059a3
 80058f4:	0800596f 	.word	0x0800596f
 80058f8:	080059a3 	.word	0x080059a3
 80058fc:	080059a3 	.word	0x080059a3
 8005900:	080059a3 	.word	0x080059a3
 8005904:	080059a3 	.word	0x080059a3
 8005908:	080059a3 	.word	0x080059a3
 800590c:	080059a3 	.word	0x080059a3
 8005910:	080059a3 	.word	0x080059a3
 8005914:	080059a3 	.word	0x080059a3
 8005918:	080059a3 	.word	0x080059a3
 800591c:	080059a3 	.word	0x080059a3
 8005920:	080059a3 	.word	0x080059a3
 8005924:	080059a3 	.word	0x080059a3
 8005928:	080059a3 	.word	0x080059a3
 800592c:	080059a3 	.word	0x080059a3
 8005930:	080059a3 	.word	0x080059a3
 8005934:	08005995 	.word	0x08005995
 8005938:	2b40      	cmp	r3, #64	@ 0x40
 800593a:	d02e      	beq.n	800599a <UART_SetConfig+0x8aa>
 800593c:	e031      	b.n	80059a2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800593e:	f7fd f89b 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8005942:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005944:	e033      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005946:	f7fd f8ad 	bl	8002aa4 <HAL_RCC_GetPCLK2Freq>
 800594a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800594c:	e02f      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800594e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005952:	4618      	mov	r0, r3
 8005954:	f7fe fadc 	bl	8003f10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800595c:	e027      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800595e:	f107 0318 	add.w	r3, r7, #24
 8005962:	4618      	mov	r0, r3
 8005964:	f7fe fc28 	bl	80041b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800596c:	e01f      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800596e:	4b2d      	ldr	r3, [pc, #180]	@ (8005a24 <UART_SetConfig+0x934>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b00      	cmp	r3, #0
 8005978:	d009      	beq.n	800598e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800597a:	4b2a      	ldr	r3, [pc, #168]	@ (8005a24 <UART_SetConfig+0x934>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	08db      	lsrs	r3, r3, #3
 8005980:	f003 0303 	and.w	r3, r3, #3
 8005984:	4a24      	ldr	r2, [pc, #144]	@ (8005a18 <UART_SetConfig+0x928>)
 8005986:	fa22 f303 	lsr.w	r3, r2, r3
 800598a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800598c:	e00f      	b.n	80059ae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800598e:	4b22      	ldr	r3, [pc, #136]	@ (8005a18 <UART_SetConfig+0x928>)
 8005990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005992:	e00c      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005994:	4b21      	ldr	r3, [pc, #132]	@ (8005a1c <UART_SetConfig+0x92c>)
 8005996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005998:	e009      	b.n	80059ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800599a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800599e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a0:	e005      	b.n	80059ae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80059ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 80e7 	beq.w	8005b84 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ba:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <UART_SetConfig+0x930>)
 80059bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059c0:	461a      	mov	r2, r3
 80059c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80059c8:	005a      	lsls	r2, r3, #1
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	085b      	lsrs	r3, r3, #1
 80059d0:	441a      	add	r2, r3
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80059da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059de:	2b0f      	cmp	r3, #15
 80059e0:	d916      	bls.n	8005a10 <UART_SetConfig+0x920>
 80059e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e8:	d212      	bcs.n	8005a10 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ec:	b29b      	uxth	r3, r3
 80059ee:	f023 030f 	bic.w	r3, r3, #15
 80059f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f6:	085b      	lsrs	r3, r3, #1
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	f003 0307 	and.w	r3, r3, #7
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a02:	4313      	orrs	r3, r2
 8005a04:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005a0c:	60da      	str	r2, [r3, #12]
 8005a0e:	e0b9      	b.n	8005b84 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005a16:	e0b5      	b.n	8005b84 <UART_SetConfig+0xa94>
 8005a18:	03d09000 	.word	0x03d09000
 8005a1c:	003d0900 	.word	0x003d0900
 8005a20:	08006ce8 	.word	0x08006ce8
 8005a24:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a28:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	dc49      	bgt.n	8005ac4 <UART_SetConfig+0x9d4>
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	db7c      	blt.n	8005b2e <UART_SetConfig+0xa3e>
 8005a34:	2b20      	cmp	r3, #32
 8005a36:	d87a      	bhi.n	8005b2e <UART_SetConfig+0xa3e>
 8005a38:	a201      	add	r2, pc, #4	@ (adr r2, 8005a40 <UART_SetConfig+0x950>)
 8005a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a3e:	bf00      	nop
 8005a40:	08005acb 	.word	0x08005acb
 8005a44:	08005ad3 	.word	0x08005ad3
 8005a48:	08005b2f 	.word	0x08005b2f
 8005a4c:	08005b2f 	.word	0x08005b2f
 8005a50:	08005adb 	.word	0x08005adb
 8005a54:	08005b2f 	.word	0x08005b2f
 8005a58:	08005b2f 	.word	0x08005b2f
 8005a5c:	08005b2f 	.word	0x08005b2f
 8005a60:	08005aeb 	.word	0x08005aeb
 8005a64:	08005b2f 	.word	0x08005b2f
 8005a68:	08005b2f 	.word	0x08005b2f
 8005a6c:	08005b2f 	.word	0x08005b2f
 8005a70:	08005b2f 	.word	0x08005b2f
 8005a74:	08005b2f 	.word	0x08005b2f
 8005a78:	08005b2f 	.word	0x08005b2f
 8005a7c:	08005b2f 	.word	0x08005b2f
 8005a80:	08005afb 	.word	0x08005afb
 8005a84:	08005b2f 	.word	0x08005b2f
 8005a88:	08005b2f 	.word	0x08005b2f
 8005a8c:	08005b2f 	.word	0x08005b2f
 8005a90:	08005b2f 	.word	0x08005b2f
 8005a94:	08005b2f 	.word	0x08005b2f
 8005a98:	08005b2f 	.word	0x08005b2f
 8005a9c:	08005b2f 	.word	0x08005b2f
 8005aa0:	08005b2f 	.word	0x08005b2f
 8005aa4:	08005b2f 	.word	0x08005b2f
 8005aa8:	08005b2f 	.word	0x08005b2f
 8005aac:	08005b2f 	.word	0x08005b2f
 8005ab0:	08005b2f 	.word	0x08005b2f
 8005ab4:	08005b2f 	.word	0x08005b2f
 8005ab8:	08005b2f 	.word	0x08005b2f
 8005abc:	08005b2f 	.word	0x08005b2f
 8005ac0:	08005b21 	.word	0x08005b21
 8005ac4:	2b40      	cmp	r3, #64	@ 0x40
 8005ac6:	d02e      	beq.n	8005b26 <UART_SetConfig+0xa36>
 8005ac8:	e031      	b.n	8005b2e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aca:	f7fc ffd5 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8005ace:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005ad0:	e033      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ad2:	f7fc ffe7 	bl	8002aa4 <HAL_RCC_GetPCLK2Freq>
 8005ad6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005ad8:	e02f      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fe fa16 	bl	8003f10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ae8:	e027      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005aea:	f107 0318 	add.w	r3, r7, #24
 8005aee:	4618      	mov	r0, r3
 8005af0:	f7fe fb62 	bl	80041b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005af8:	e01f      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005afa:	4b2d      	ldr	r3, [pc, #180]	@ (8005bb0 <UART_SetConfig+0xac0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0320 	and.w	r3, r3, #32
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d009      	beq.n	8005b1a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b06:	4b2a      	ldr	r3, [pc, #168]	@ (8005bb0 <UART_SetConfig+0xac0>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	08db      	lsrs	r3, r3, #3
 8005b0c:	f003 0303 	and.w	r3, r3, #3
 8005b10:	4a28      	ldr	r2, [pc, #160]	@ (8005bb4 <UART_SetConfig+0xac4>)
 8005b12:	fa22 f303 	lsr.w	r3, r2, r3
 8005b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b18:	e00f      	b.n	8005b3a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005b1a:	4b26      	ldr	r3, [pc, #152]	@ (8005bb4 <UART_SetConfig+0xac4>)
 8005b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b1e:	e00c      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b20:	4b25      	ldr	r3, [pc, #148]	@ (8005bb8 <UART_SetConfig+0xac8>)
 8005b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b24:	e009      	b.n	8005b3a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b2c:	e005      	b.n	8005b3a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005b38:	bf00      	nop
    }

    if (pclk != 0U)
 8005b3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d021      	beq.n	8005b84 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b44:	4a1d      	ldr	r2, [pc, #116]	@ (8005bbc <UART_SetConfig+0xacc>)
 8005b46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b4e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	085b      	lsrs	r3, r3, #1
 8005b58:	441a      	add	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b62:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b66:	2b0f      	cmp	r3, #15
 8005b68:	d909      	bls.n	8005b7e <UART_SetConfig+0xa8e>
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b70:	d205      	bcs.n	8005b7e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60da      	str	r2, [r3, #12]
 8005b7c:	e002      	b.n	8005b84 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	2200      	movs	r2, #0
 8005b98:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ba0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3748      	adds	r7, #72	@ 0x48
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bae:	bf00      	nop
 8005bb0:	58024400 	.word	0x58024400
 8005bb4:	03d09000 	.word	0x03d09000
 8005bb8:	003d0900 	.word	0x003d0900
 8005bbc:	08006ce8 	.word	0x08006ce8

08005bc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bcc:	f003 0308 	and.w	r3, r3, #8
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00a      	beq.n	8005bea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00a      	beq.n	8005c2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c32:	f003 0304 	and.w	r3, r3, #4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00a      	beq.n	8005c50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	f003 0310 	and.w	r3, r3, #16
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00a      	beq.n	8005c72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	430a      	orrs	r2, r1
 8005c92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d01a      	beq.n	8005cd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cbe:	d10a      	bne.n	8005cd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	605a      	str	r2, [r3, #4]
  }
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b098      	sub	sp, #96	@ 0x60
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d14:	f7fb fb4e 	bl	80013b4 <HAL_GetTick>
 8005d18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d12f      	bne.n	8005d88 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d30:	2200      	movs	r2, #0
 8005d32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f88e 	bl	8005e58 <UART_WaitOnFlagUntilTimeout>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d022      	beq.n	8005d88 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4a:	e853 3f00 	ldrex	r3, [r3]
 8005d4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d56:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d62:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d68:	e841 2300 	strex	r3, r2, [r1]
 8005d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1e6      	bne.n	8005d42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2220      	movs	r2, #32
 8005d78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e063      	b.n	8005e50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0304 	and.w	r3, r3, #4
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	d149      	bne.n	8005e2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d96:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f857 	bl	8005e58 <UART_WaitOnFlagUntilTimeout>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d03c      	beq.n	8005e2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	e853 3f00 	ldrex	r3, [r3]
 8005dbc:	623b      	str	r3, [r7, #32]
   return(result);
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dce:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dd6:	e841 2300 	strex	r3, r2, [r1]
 8005dda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1e6      	bne.n	8005db0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	3308      	adds	r3, #8
 8005de8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	e853 3f00 	ldrex	r3, [r3]
 8005df0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f023 0301 	bic.w	r3, r3, #1
 8005df8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3308      	adds	r3, #8
 8005e00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e02:	61fa      	str	r2, [r7, #28]
 8005e04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e06:	69b9      	ldr	r1, [r7, #24]
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	e841 2300 	strex	r3, r2, [r1]
 8005e0e:	617b      	str	r3, [r7, #20]
   return(result);
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1e5      	bne.n	8005de2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e012      	b.n	8005e50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3758      	adds	r7, #88	@ 0x58
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	603b      	str	r3, [r7, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e68:	e04f      	b.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e70:	d04b      	beq.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e72:	f7fb fa9f 	bl	80013b4 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d302      	bcc.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e04e      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0304 	and.w	r3, r3, #4
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d037      	beq.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b80      	cmp	r3, #128	@ 0x80
 8005e9e:	d034      	beq.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b40      	cmp	r3, #64	@ 0x40
 8005ea4:	d031      	beq.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d110      	bne.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2208      	movs	r2, #8
 8005eba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f839 	bl	8005f34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2208      	movs	r2, #8
 8005ec6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e029      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69db      	ldr	r3, [r3, #28]
 8005edc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee4:	d111      	bne.n	8005f0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005eee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f81f 	bl	8005f34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2220      	movs	r2, #32
 8005efa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e00f      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	69da      	ldr	r2, [r3, #28]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4013      	ands	r3, r2
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	bf0c      	ite	eq
 8005f1a:	2301      	moveq	r3, #1
 8005f1c:	2300      	movne	r3, #0
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	461a      	mov	r2, r3
 8005f22:	79fb      	ldrb	r3, [r7, #7]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d0a0      	beq.n	8005e6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
	...

08005f34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b095      	sub	sp, #84	@ 0x54
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f44:	e853 3f00 	ldrex	r3, [r3]
 8005f48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	461a      	mov	r2, r3
 8005f58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f62:	e841 2300 	strex	r3, r2, [r1]
 8005f66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1e6      	bne.n	8005f3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	3308      	adds	r3, #8
 8005f74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	e853 3f00 	ldrex	r3, [r3]
 8005f7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f7e:	69fa      	ldr	r2, [r7, #28]
 8005f80:	4b1e      	ldr	r3, [pc, #120]	@ (8005ffc <UART_EndRxTransfer+0xc8>)
 8005f82:	4013      	ands	r3, r2
 8005f84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3308      	adds	r3, #8
 8005f8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f96:	e841 2300 	strex	r3, r2, [r1]
 8005f9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1e5      	bne.n	8005f6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d118      	bne.n	8005fdc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	e853 3f00 	ldrex	r3, [r3]
 8005fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f023 0310 	bic.w	r3, r3, #16
 8005fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fc8:	61bb      	str	r3, [r7, #24]
 8005fca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fcc:	6979      	ldr	r1, [r7, #20]
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	e841 2300 	strex	r3, r2, [r1]
 8005fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e6      	bne.n	8005faa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005ff0:	bf00      	nop
 8005ff2:	3754      	adds	r7, #84	@ 0x54
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr
 8005ffc:	effffffe 	.word	0xeffffffe

08006000 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800600e:	2b01      	cmp	r3, #1
 8006010:	d101      	bne.n	8006016 <HAL_UARTEx_DisableFifoMode+0x16>
 8006012:	2302      	movs	r3, #2
 8006014:	e027      	b.n	8006066 <HAL_UARTEx_DisableFifoMode+0x66>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2224      	movs	r2, #36	@ 0x24
 8006022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 0201 	bic.w	r2, r2, #1
 800603c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006044:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2220      	movs	r2, #32
 8006058:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006082:	2b01      	cmp	r3, #1
 8006084:	d101      	bne.n	800608a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006086:	2302      	movs	r3, #2
 8006088:	e02d      	b.n	80060e6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2224      	movs	r2, #36	@ 0x24
 8006096:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 0201 	bic.w	r2, r2, #1
 80060b0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	430a      	orrs	r2, r1
 80060c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 f850 	bl	800616c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68fa      	ldr	r2, [r7, #12]
 80060d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d101      	bne.n	8006106 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006102:	2302      	movs	r3, #2
 8006104:	e02d      	b.n	8006162 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2224      	movs	r2, #36	@ 0x24
 8006112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 0201 	bic.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	683a      	ldr	r2, [r7, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f812 	bl	800616c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2220      	movs	r2, #32
 8006154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3710      	adds	r7, #16
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
	...

0800616c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006178:	2b00      	cmp	r3, #0
 800617a:	d108      	bne.n	800618e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800618c:	e031      	b.n	80061f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800618e:	2310      	movs	r3, #16
 8006190:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006192:	2310      	movs	r3, #16
 8006194:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	0e5b      	lsrs	r3, r3, #25
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	f003 0307 	and.w	r3, r3, #7
 80061a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	0f5b      	lsrs	r3, r3, #29
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	f003 0307 	and.w	r3, r3, #7
 80061b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061b6:	7bbb      	ldrb	r3, [r7, #14]
 80061b8:	7b3a      	ldrb	r2, [r7, #12]
 80061ba:	4911      	ldr	r1, [pc, #68]	@ (8006200 <UARTEx_SetNbDataToProcess+0x94>)
 80061bc:	5c8a      	ldrb	r2, [r1, r2]
 80061be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061c2:	7b3a      	ldrb	r2, [r7, #12]
 80061c4:	490f      	ldr	r1, [pc, #60]	@ (8006204 <UARTEx_SetNbDataToProcess+0x98>)
 80061c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061d4:	7bfb      	ldrb	r3, [r7, #15]
 80061d6:	7b7a      	ldrb	r2, [r7, #13]
 80061d8:	4909      	ldr	r1, [pc, #36]	@ (8006200 <UARTEx_SetNbDataToProcess+0x94>)
 80061da:	5c8a      	ldrb	r2, [r1, r2]
 80061dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061e0:	7b7a      	ldrb	r2, [r7, #13]
 80061e2:	4908      	ldr	r1, [pc, #32]	@ (8006204 <UARTEx_SetNbDataToProcess+0x98>)
 80061e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80061f2:	bf00      	nop
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	08006d00 	.word	0x08006d00
 8006204:	08006d08 	.word	0x08006d08

08006208 <sniprintf>:
 8006208:	b40c      	push	{r2, r3}
 800620a:	b530      	push	{r4, r5, lr}
 800620c:	4b18      	ldr	r3, [pc, #96]	@ (8006270 <sniprintf+0x68>)
 800620e:	1e0c      	subs	r4, r1, #0
 8006210:	681d      	ldr	r5, [r3, #0]
 8006212:	b09d      	sub	sp, #116	@ 0x74
 8006214:	da08      	bge.n	8006228 <sniprintf+0x20>
 8006216:	238b      	movs	r3, #139	@ 0x8b
 8006218:	602b      	str	r3, [r5, #0]
 800621a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800621e:	b01d      	add	sp, #116	@ 0x74
 8006220:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006224:	b002      	add	sp, #8
 8006226:	4770      	bx	lr
 8006228:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800622c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006230:	f04f 0300 	mov.w	r3, #0
 8006234:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006236:	bf14      	ite	ne
 8006238:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800623c:	4623      	moveq	r3, r4
 800623e:	9304      	str	r3, [sp, #16]
 8006240:	9307      	str	r3, [sp, #28]
 8006242:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006246:	9002      	str	r0, [sp, #8]
 8006248:	9006      	str	r0, [sp, #24]
 800624a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800624e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006250:	ab21      	add	r3, sp, #132	@ 0x84
 8006252:	a902      	add	r1, sp, #8
 8006254:	4628      	mov	r0, r5
 8006256:	9301      	str	r3, [sp, #4]
 8006258:	f000 f8d8 	bl	800640c <_svfiprintf_r>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	bfbc      	itt	lt
 8006260:	238b      	movlt	r3, #139	@ 0x8b
 8006262:	602b      	strlt	r3, [r5, #0]
 8006264:	2c00      	cmp	r4, #0
 8006266:	d0da      	beq.n	800621e <sniprintf+0x16>
 8006268:	9b02      	ldr	r3, [sp, #8]
 800626a:	2200      	movs	r2, #0
 800626c:	701a      	strb	r2, [r3, #0]
 800626e:	e7d6      	b.n	800621e <sniprintf+0x16>
 8006270:	2400002c 	.word	0x2400002c

08006274 <_vsniprintf_r>:
 8006274:	b530      	push	{r4, r5, lr}
 8006276:	4614      	mov	r4, r2
 8006278:	2c00      	cmp	r4, #0
 800627a:	b09b      	sub	sp, #108	@ 0x6c
 800627c:	4605      	mov	r5, r0
 800627e:	461a      	mov	r2, r3
 8006280:	da05      	bge.n	800628e <_vsniprintf_r+0x1a>
 8006282:	238b      	movs	r3, #139	@ 0x8b
 8006284:	6003      	str	r3, [r0, #0]
 8006286:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800628a:	b01b      	add	sp, #108	@ 0x6c
 800628c:	bd30      	pop	{r4, r5, pc}
 800628e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006292:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006296:	f04f 0300 	mov.w	r3, #0
 800629a:	9319      	str	r3, [sp, #100]	@ 0x64
 800629c:	bf14      	ite	ne
 800629e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80062a2:	4623      	moveq	r3, r4
 80062a4:	9302      	str	r3, [sp, #8]
 80062a6:	9305      	str	r3, [sp, #20]
 80062a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80062ac:	9100      	str	r1, [sp, #0]
 80062ae:	9104      	str	r1, [sp, #16]
 80062b0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80062b4:	4669      	mov	r1, sp
 80062b6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80062b8:	f000 f8a8 	bl	800640c <_svfiprintf_r>
 80062bc:	1c43      	adds	r3, r0, #1
 80062be:	bfbc      	itt	lt
 80062c0:	238b      	movlt	r3, #139	@ 0x8b
 80062c2:	602b      	strlt	r3, [r5, #0]
 80062c4:	2c00      	cmp	r4, #0
 80062c6:	d0e0      	beq.n	800628a <_vsniprintf_r+0x16>
 80062c8:	9b00      	ldr	r3, [sp, #0]
 80062ca:	2200      	movs	r2, #0
 80062cc:	701a      	strb	r2, [r3, #0]
 80062ce:	e7dc      	b.n	800628a <_vsniprintf_r+0x16>

080062d0 <vsniprintf>:
 80062d0:	b507      	push	{r0, r1, r2, lr}
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	4613      	mov	r3, r2
 80062d6:	460a      	mov	r2, r1
 80062d8:	4601      	mov	r1, r0
 80062da:	4803      	ldr	r0, [pc, #12]	@ (80062e8 <vsniprintf+0x18>)
 80062dc:	6800      	ldr	r0, [r0, #0]
 80062de:	f7ff ffc9 	bl	8006274 <_vsniprintf_r>
 80062e2:	b003      	add	sp, #12
 80062e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80062e8:	2400002c 	.word	0x2400002c

080062ec <memset>:
 80062ec:	4402      	add	r2, r0
 80062ee:	4603      	mov	r3, r0
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d100      	bne.n	80062f6 <memset+0xa>
 80062f4:	4770      	bx	lr
 80062f6:	f803 1b01 	strb.w	r1, [r3], #1
 80062fa:	e7f9      	b.n	80062f0 <memset+0x4>

080062fc <__errno>:
 80062fc:	4b01      	ldr	r3, [pc, #4]	@ (8006304 <__errno+0x8>)
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	2400002c 	.word	0x2400002c

08006308 <__libc_init_array>:
 8006308:	b570      	push	{r4, r5, r6, lr}
 800630a:	4d0d      	ldr	r5, [pc, #52]	@ (8006340 <__libc_init_array+0x38>)
 800630c:	4c0d      	ldr	r4, [pc, #52]	@ (8006344 <__libc_init_array+0x3c>)
 800630e:	1b64      	subs	r4, r4, r5
 8006310:	10a4      	asrs	r4, r4, #2
 8006312:	2600      	movs	r6, #0
 8006314:	42a6      	cmp	r6, r4
 8006316:	d109      	bne.n	800632c <__libc_init_array+0x24>
 8006318:	4d0b      	ldr	r5, [pc, #44]	@ (8006348 <__libc_init_array+0x40>)
 800631a:	4c0c      	ldr	r4, [pc, #48]	@ (800634c <__libc_init_array+0x44>)
 800631c:	f000 fc64 	bl	8006be8 <_init>
 8006320:	1b64      	subs	r4, r4, r5
 8006322:	10a4      	asrs	r4, r4, #2
 8006324:	2600      	movs	r6, #0
 8006326:	42a6      	cmp	r6, r4
 8006328:	d105      	bne.n	8006336 <__libc_init_array+0x2e>
 800632a:	bd70      	pop	{r4, r5, r6, pc}
 800632c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006330:	4798      	blx	r3
 8006332:	3601      	adds	r6, #1
 8006334:	e7ee      	b.n	8006314 <__libc_init_array+0xc>
 8006336:	f855 3b04 	ldr.w	r3, [r5], #4
 800633a:	4798      	blx	r3
 800633c:	3601      	adds	r6, #1
 800633e:	e7f2      	b.n	8006326 <__libc_init_array+0x1e>
 8006340:	08006d4c 	.word	0x08006d4c
 8006344:	08006d4c 	.word	0x08006d4c
 8006348:	08006d4c 	.word	0x08006d4c
 800634c:	08006d50 	.word	0x08006d50

08006350 <__retarget_lock_acquire_recursive>:
 8006350:	4770      	bx	lr

08006352 <__retarget_lock_release_recursive>:
 8006352:	4770      	bx	lr

08006354 <__ssputs_r>:
 8006354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006358:	688e      	ldr	r6, [r1, #8]
 800635a:	461f      	mov	r7, r3
 800635c:	42be      	cmp	r6, r7
 800635e:	680b      	ldr	r3, [r1, #0]
 8006360:	4682      	mov	sl, r0
 8006362:	460c      	mov	r4, r1
 8006364:	4690      	mov	r8, r2
 8006366:	d82d      	bhi.n	80063c4 <__ssputs_r+0x70>
 8006368:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800636c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006370:	d026      	beq.n	80063c0 <__ssputs_r+0x6c>
 8006372:	6965      	ldr	r5, [r4, #20]
 8006374:	6909      	ldr	r1, [r1, #16]
 8006376:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800637a:	eba3 0901 	sub.w	r9, r3, r1
 800637e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006382:	1c7b      	adds	r3, r7, #1
 8006384:	444b      	add	r3, r9
 8006386:	106d      	asrs	r5, r5, #1
 8006388:	429d      	cmp	r5, r3
 800638a:	bf38      	it	cc
 800638c:	461d      	movcc	r5, r3
 800638e:	0553      	lsls	r3, r2, #21
 8006390:	d527      	bpl.n	80063e2 <__ssputs_r+0x8e>
 8006392:	4629      	mov	r1, r5
 8006394:	f000 f958 	bl	8006648 <_malloc_r>
 8006398:	4606      	mov	r6, r0
 800639a:	b360      	cbz	r0, 80063f6 <__ssputs_r+0xa2>
 800639c:	6921      	ldr	r1, [r4, #16]
 800639e:	464a      	mov	r2, r9
 80063a0:	f000 fbc2 	bl	8006b28 <memcpy>
 80063a4:	89a3      	ldrh	r3, [r4, #12]
 80063a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80063aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ae:	81a3      	strh	r3, [r4, #12]
 80063b0:	6126      	str	r6, [r4, #16]
 80063b2:	6165      	str	r5, [r4, #20]
 80063b4:	444e      	add	r6, r9
 80063b6:	eba5 0509 	sub.w	r5, r5, r9
 80063ba:	6026      	str	r6, [r4, #0]
 80063bc:	60a5      	str	r5, [r4, #8]
 80063be:	463e      	mov	r6, r7
 80063c0:	42be      	cmp	r6, r7
 80063c2:	d900      	bls.n	80063c6 <__ssputs_r+0x72>
 80063c4:	463e      	mov	r6, r7
 80063c6:	6820      	ldr	r0, [r4, #0]
 80063c8:	4632      	mov	r2, r6
 80063ca:	4641      	mov	r1, r8
 80063cc:	f000 fb82 	bl	8006ad4 <memmove>
 80063d0:	68a3      	ldr	r3, [r4, #8]
 80063d2:	1b9b      	subs	r3, r3, r6
 80063d4:	60a3      	str	r3, [r4, #8]
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	4433      	add	r3, r6
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	2000      	movs	r0, #0
 80063de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063e2:	462a      	mov	r2, r5
 80063e4:	f000 fb48 	bl	8006a78 <_realloc_r>
 80063e8:	4606      	mov	r6, r0
 80063ea:	2800      	cmp	r0, #0
 80063ec:	d1e0      	bne.n	80063b0 <__ssputs_r+0x5c>
 80063ee:	6921      	ldr	r1, [r4, #16]
 80063f0:	4650      	mov	r0, sl
 80063f2:	f000 fba7 	bl	8006b44 <_free_r>
 80063f6:	230c      	movs	r3, #12
 80063f8:	f8ca 3000 	str.w	r3, [sl]
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006402:	81a3      	strh	r3, [r4, #12]
 8006404:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006408:	e7e9      	b.n	80063de <__ssputs_r+0x8a>
	...

0800640c <_svfiprintf_r>:
 800640c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006410:	4698      	mov	r8, r3
 8006412:	898b      	ldrh	r3, [r1, #12]
 8006414:	061b      	lsls	r3, r3, #24
 8006416:	b09d      	sub	sp, #116	@ 0x74
 8006418:	4607      	mov	r7, r0
 800641a:	460d      	mov	r5, r1
 800641c:	4614      	mov	r4, r2
 800641e:	d510      	bpl.n	8006442 <_svfiprintf_r+0x36>
 8006420:	690b      	ldr	r3, [r1, #16]
 8006422:	b973      	cbnz	r3, 8006442 <_svfiprintf_r+0x36>
 8006424:	2140      	movs	r1, #64	@ 0x40
 8006426:	f000 f90f 	bl	8006648 <_malloc_r>
 800642a:	6028      	str	r0, [r5, #0]
 800642c:	6128      	str	r0, [r5, #16]
 800642e:	b930      	cbnz	r0, 800643e <_svfiprintf_r+0x32>
 8006430:	230c      	movs	r3, #12
 8006432:	603b      	str	r3, [r7, #0]
 8006434:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006438:	b01d      	add	sp, #116	@ 0x74
 800643a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800643e:	2340      	movs	r3, #64	@ 0x40
 8006440:	616b      	str	r3, [r5, #20]
 8006442:	2300      	movs	r3, #0
 8006444:	9309      	str	r3, [sp, #36]	@ 0x24
 8006446:	2320      	movs	r3, #32
 8006448:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800644c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006450:	2330      	movs	r3, #48	@ 0x30
 8006452:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80065f0 <_svfiprintf_r+0x1e4>
 8006456:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800645a:	f04f 0901 	mov.w	r9, #1
 800645e:	4623      	mov	r3, r4
 8006460:	469a      	mov	sl, r3
 8006462:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006466:	b10a      	cbz	r2, 800646c <_svfiprintf_r+0x60>
 8006468:	2a25      	cmp	r2, #37	@ 0x25
 800646a:	d1f9      	bne.n	8006460 <_svfiprintf_r+0x54>
 800646c:	ebba 0b04 	subs.w	fp, sl, r4
 8006470:	d00b      	beq.n	800648a <_svfiprintf_r+0x7e>
 8006472:	465b      	mov	r3, fp
 8006474:	4622      	mov	r2, r4
 8006476:	4629      	mov	r1, r5
 8006478:	4638      	mov	r0, r7
 800647a:	f7ff ff6b 	bl	8006354 <__ssputs_r>
 800647e:	3001      	adds	r0, #1
 8006480:	f000 80a7 	beq.w	80065d2 <_svfiprintf_r+0x1c6>
 8006484:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006486:	445a      	add	r2, fp
 8006488:	9209      	str	r2, [sp, #36]	@ 0x24
 800648a:	f89a 3000 	ldrb.w	r3, [sl]
 800648e:	2b00      	cmp	r3, #0
 8006490:	f000 809f 	beq.w	80065d2 <_svfiprintf_r+0x1c6>
 8006494:	2300      	movs	r3, #0
 8006496:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800649a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800649e:	f10a 0a01 	add.w	sl, sl, #1
 80064a2:	9304      	str	r3, [sp, #16]
 80064a4:	9307      	str	r3, [sp, #28]
 80064a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80064aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80064ac:	4654      	mov	r4, sl
 80064ae:	2205      	movs	r2, #5
 80064b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064b4:	484e      	ldr	r0, [pc, #312]	@ (80065f0 <_svfiprintf_r+0x1e4>)
 80064b6:	f7f9 ff1b 	bl	80002f0 <memchr>
 80064ba:	9a04      	ldr	r2, [sp, #16]
 80064bc:	b9d8      	cbnz	r0, 80064f6 <_svfiprintf_r+0xea>
 80064be:	06d0      	lsls	r0, r2, #27
 80064c0:	bf44      	itt	mi
 80064c2:	2320      	movmi	r3, #32
 80064c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064c8:	0711      	lsls	r1, r2, #28
 80064ca:	bf44      	itt	mi
 80064cc:	232b      	movmi	r3, #43	@ 0x2b
 80064ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80064d2:	f89a 3000 	ldrb.w	r3, [sl]
 80064d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80064d8:	d015      	beq.n	8006506 <_svfiprintf_r+0xfa>
 80064da:	9a07      	ldr	r2, [sp, #28]
 80064dc:	4654      	mov	r4, sl
 80064de:	2000      	movs	r0, #0
 80064e0:	f04f 0c0a 	mov.w	ip, #10
 80064e4:	4621      	mov	r1, r4
 80064e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064ea:	3b30      	subs	r3, #48	@ 0x30
 80064ec:	2b09      	cmp	r3, #9
 80064ee:	d94b      	bls.n	8006588 <_svfiprintf_r+0x17c>
 80064f0:	b1b0      	cbz	r0, 8006520 <_svfiprintf_r+0x114>
 80064f2:	9207      	str	r2, [sp, #28]
 80064f4:	e014      	b.n	8006520 <_svfiprintf_r+0x114>
 80064f6:	eba0 0308 	sub.w	r3, r0, r8
 80064fa:	fa09 f303 	lsl.w	r3, r9, r3
 80064fe:	4313      	orrs	r3, r2
 8006500:	9304      	str	r3, [sp, #16]
 8006502:	46a2      	mov	sl, r4
 8006504:	e7d2      	b.n	80064ac <_svfiprintf_r+0xa0>
 8006506:	9b03      	ldr	r3, [sp, #12]
 8006508:	1d19      	adds	r1, r3, #4
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	9103      	str	r1, [sp, #12]
 800650e:	2b00      	cmp	r3, #0
 8006510:	bfbb      	ittet	lt
 8006512:	425b      	neglt	r3, r3
 8006514:	f042 0202 	orrlt.w	r2, r2, #2
 8006518:	9307      	strge	r3, [sp, #28]
 800651a:	9307      	strlt	r3, [sp, #28]
 800651c:	bfb8      	it	lt
 800651e:	9204      	strlt	r2, [sp, #16]
 8006520:	7823      	ldrb	r3, [r4, #0]
 8006522:	2b2e      	cmp	r3, #46	@ 0x2e
 8006524:	d10a      	bne.n	800653c <_svfiprintf_r+0x130>
 8006526:	7863      	ldrb	r3, [r4, #1]
 8006528:	2b2a      	cmp	r3, #42	@ 0x2a
 800652a:	d132      	bne.n	8006592 <_svfiprintf_r+0x186>
 800652c:	9b03      	ldr	r3, [sp, #12]
 800652e:	1d1a      	adds	r2, r3, #4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	9203      	str	r2, [sp, #12]
 8006534:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006538:	3402      	adds	r4, #2
 800653a:	9305      	str	r3, [sp, #20]
 800653c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006600 <_svfiprintf_r+0x1f4>
 8006540:	7821      	ldrb	r1, [r4, #0]
 8006542:	2203      	movs	r2, #3
 8006544:	4650      	mov	r0, sl
 8006546:	f7f9 fed3 	bl	80002f0 <memchr>
 800654a:	b138      	cbz	r0, 800655c <_svfiprintf_r+0x150>
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	eba0 000a 	sub.w	r0, r0, sl
 8006552:	2240      	movs	r2, #64	@ 0x40
 8006554:	4082      	lsls	r2, r0
 8006556:	4313      	orrs	r3, r2
 8006558:	3401      	adds	r4, #1
 800655a:	9304      	str	r3, [sp, #16]
 800655c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006560:	4824      	ldr	r0, [pc, #144]	@ (80065f4 <_svfiprintf_r+0x1e8>)
 8006562:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006566:	2206      	movs	r2, #6
 8006568:	f7f9 fec2 	bl	80002f0 <memchr>
 800656c:	2800      	cmp	r0, #0
 800656e:	d036      	beq.n	80065de <_svfiprintf_r+0x1d2>
 8006570:	4b21      	ldr	r3, [pc, #132]	@ (80065f8 <_svfiprintf_r+0x1ec>)
 8006572:	bb1b      	cbnz	r3, 80065bc <_svfiprintf_r+0x1b0>
 8006574:	9b03      	ldr	r3, [sp, #12]
 8006576:	3307      	adds	r3, #7
 8006578:	f023 0307 	bic.w	r3, r3, #7
 800657c:	3308      	adds	r3, #8
 800657e:	9303      	str	r3, [sp, #12]
 8006580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006582:	4433      	add	r3, r6
 8006584:	9309      	str	r3, [sp, #36]	@ 0x24
 8006586:	e76a      	b.n	800645e <_svfiprintf_r+0x52>
 8006588:	fb0c 3202 	mla	r2, ip, r2, r3
 800658c:	460c      	mov	r4, r1
 800658e:	2001      	movs	r0, #1
 8006590:	e7a8      	b.n	80064e4 <_svfiprintf_r+0xd8>
 8006592:	2300      	movs	r3, #0
 8006594:	3401      	adds	r4, #1
 8006596:	9305      	str	r3, [sp, #20]
 8006598:	4619      	mov	r1, r3
 800659a:	f04f 0c0a 	mov.w	ip, #10
 800659e:	4620      	mov	r0, r4
 80065a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065a4:	3a30      	subs	r2, #48	@ 0x30
 80065a6:	2a09      	cmp	r2, #9
 80065a8:	d903      	bls.n	80065b2 <_svfiprintf_r+0x1a6>
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d0c6      	beq.n	800653c <_svfiprintf_r+0x130>
 80065ae:	9105      	str	r1, [sp, #20]
 80065b0:	e7c4      	b.n	800653c <_svfiprintf_r+0x130>
 80065b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80065b6:	4604      	mov	r4, r0
 80065b8:	2301      	movs	r3, #1
 80065ba:	e7f0      	b.n	800659e <_svfiprintf_r+0x192>
 80065bc:	ab03      	add	r3, sp, #12
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	462a      	mov	r2, r5
 80065c2:	4b0e      	ldr	r3, [pc, #56]	@ (80065fc <_svfiprintf_r+0x1f0>)
 80065c4:	a904      	add	r1, sp, #16
 80065c6:	4638      	mov	r0, r7
 80065c8:	f3af 8000 	nop.w
 80065cc:	1c42      	adds	r2, r0, #1
 80065ce:	4606      	mov	r6, r0
 80065d0:	d1d6      	bne.n	8006580 <_svfiprintf_r+0x174>
 80065d2:	89ab      	ldrh	r3, [r5, #12]
 80065d4:	065b      	lsls	r3, r3, #25
 80065d6:	f53f af2d 	bmi.w	8006434 <_svfiprintf_r+0x28>
 80065da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065dc:	e72c      	b.n	8006438 <_svfiprintf_r+0x2c>
 80065de:	ab03      	add	r3, sp, #12
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	462a      	mov	r2, r5
 80065e4:	4b05      	ldr	r3, [pc, #20]	@ (80065fc <_svfiprintf_r+0x1f0>)
 80065e6:	a904      	add	r1, sp, #16
 80065e8:	4638      	mov	r0, r7
 80065ea:	f000 f91b 	bl	8006824 <_printf_i>
 80065ee:	e7ed      	b.n	80065cc <_svfiprintf_r+0x1c0>
 80065f0:	08006d10 	.word	0x08006d10
 80065f4:	08006d1a 	.word	0x08006d1a
 80065f8:	00000000 	.word	0x00000000
 80065fc:	08006355 	.word	0x08006355
 8006600:	08006d16 	.word	0x08006d16

08006604 <sbrk_aligned>:
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	4e0f      	ldr	r6, [pc, #60]	@ (8006644 <sbrk_aligned+0x40>)
 8006608:	460c      	mov	r4, r1
 800660a:	6831      	ldr	r1, [r6, #0]
 800660c:	4605      	mov	r5, r0
 800660e:	b911      	cbnz	r1, 8006616 <sbrk_aligned+0x12>
 8006610:	f000 fa7a 	bl	8006b08 <_sbrk_r>
 8006614:	6030      	str	r0, [r6, #0]
 8006616:	4621      	mov	r1, r4
 8006618:	4628      	mov	r0, r5
 800661a:	f000 fa75 	bl	8006b08 <_sbrk_r>
 800661e:	1c43      	adds	r3, r0, #1
 8006620:	d103      	bne.n	800662a <sbrk_aligned+0x26>
 8006622:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006626:	4620      	mov	r0, r4
 8006628:	bd70      	pop	{r4, r5, r6, pc}
 800662a:	1cc4      	adds	r4, r0, #3
 800662c:	f024 0403 	bic.w	r4, r4, #3
 8006630:	42a0      	cmp	r0, r4
 8006632:	d0f8      	beq.n	8006626 <sbrk_aligned+0x22>
 8006634:	1a21      	subs	r1, r4, r0
 8006636:	4628      	mov	r0, r5
 8006638:	f000 fa66 	bl	8006b08 <_sbrk_r>
 800663c:	3001      	adds	r0, #1
 800663e:	d1f2      	bne.n	8006626 <sbrk_aligned+0x22>
 8006640:	e7ef      	b.n	8006622 <sbrk_aligned+0x1e>
 8006642:	bf00      	nop
 8006644:	24000428 	.word	0x24000428

08006648 <_malloc_r>:
 8006648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800664c:	1ccd      	adds	r5, r1, #3
 800664e:	f025 0503 	bic.w	r5, r5, #3
 8006652:	3508      	adds	r5, #8
 8006654:	2d0c      	cmp	r5, #12
 8006656:	bf38      	it	cc
 8006658:	250c      	movcc	r5, #12
 800665a:	2d00      	cmp	r5, #0
 800665c:	4606      	mov	r6, r0
 800665e:	db01      	blt.n	8006664 <_malloc_r+0x1c>
 8006660:	42a9      	cmp	r1, r5
 8006662:	d904      	bls.n	800666e <_malloc_r+0x26>
 8006664:	230c      	movs	r3, #12
 8006666:	6033      	str	r3, [r6, #0]
 8006668:	2000      	movs	r0, #0
 800666a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800666e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006744 <_malloc_r+0xfc>
 8006672:	f000 f9f5 	bl	8006a60 <__malloc_lock>
 8006676:	f8d8 3000 	ldr.w	r3, [r8]
 800667a:	461c      	mov	r4, r3
 800667c:	bb44      	cbnz	r4, 80066d0 <_malloc_r+0x88>
 800667e:	4629      	mov	r1, r5
 8006680:	4630      	mov	r0, r6
 8006682:	f7ff ffbf 	bl	8006604 <sbrk_aligned>
 8006686:	1c43      	adds	r3, r0, #1
 8006688:	4604      	mov	r4, r0
 800668a:	d158      	bne.n	800673e <_malloc_r+0xf6>
 800668c:	f8d8 4000 	ldr.w	r4, [r8]
 8006690:	4627      	mov	r7, r4
 8006692:	2f00      	cmp	r7, #0
 8006694:	d143      	bne.n	800671e <_malloc_r+0xd6>
 8006696:	2c00      	cmp	r4, #0
 8006698:	d04b      	beq.n	8006732 <_malloc_r+0xea>
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	4639      	mov	r1, r7
 800669e:	4630      	mov	r0, r6
 80066a0:	eb04 0903 	add.w	r9, r4, r3
 80066a4:	f000 fa30 	bl	8006b08 <_sbrk_r>
 80066a8:	4581      	cmp	r9, r0
 80066aa:	d142      	bne.n	8006732 <_malloc_r+0xea>
 80066ac:	6821      	ldr	r1, [r4, #0]
 80066ae:	1a6d      	subs	r5, r5, r1
 80066b0:	4629      	mov	r1, r5
 80066b2:	4630      	mov	r0, r6
 80066b4:	f7ff ffa6 	bl	8006604 <sbrk_aligned>
 80066b8:	3001      	adds	r0, #1
 80066ba:	d03a      	beq.n	8006732 <_malloc_r+0xea>
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	442b      	add	r3, r5
 80066c0:	6023      	str	r3, [r4, #0]
 80066c2:	f8d8 3000 	ldr.w	r3, [r8]
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	bb62      	cbnz	r2, 8006724 <_malloc_r+0xdc>
 80066ca:	f8c8 7000 	str.w	r7, [r8]
 80066ce:	e00f      	b.n	80066f0 <_malloc_r+0xa8>
 80066d0:	6822      	ldr	r2, [r4, #0]
 80066d2:	1b52      	subs	r2, r2, r5
 80066d4:	d420      	bmi.n	8006718 <_malloc_r+0xd0>
 80066d6:	2a0b      	cmp	r2, #11
 80066d8:	d917      	bls.n	800670a <_malloc_r+0xc2>
 80066da:	1961      	adds	r1, r4, r5
 80066dc:	42a3      	cmp	r3, r4
 80066de:	6025      	str	r5, [r4, #0]
 80066e0:	bf18      	it	ne
 80066e2:	6059      	strne	r1, [r3, #4]
 80066e4:	6863      	ldr	r3, [r4, #4]
 80066e6:	bf08      	it	eq
 80066e8:	f8c8 1000 	streq.w	r1, [r8]
 80066ec:	5162      	str	r2, [r4, r5]
 80066ee:	604b      	str	r3, [r1, #4]
 80066f0:	4630      	mov	r0, r6
 80066f2:	f000 f9bb 	bl	8006a6c <__malloc_unlock>
 80066f6:	f104 000b 	add.w	r0, r4, #11
 80066fa:	1d23      	adds	r3, r4, #4
 80066fc:	f020 0007 	bic.w	r0, r0, #7
 8006700:	1ac2      	subs	r2, r0, r3
 8006702:	bf1c      	itt	ne
 8006704:	1a1b      	subne	r3, r3, r0
 8006706:	50a3      	strne	r3, [r4, r2]
 8006708:	e7af      	b.n	800666a <_malloc_r+0x22>
 800670a:	6862      	ldr	r2, [r4, #4]
 800670c:	42a3      	cmp	r3, r4
 800670e:	bf0c      	ite	eq
 8006710:	f8c8 2000 	streq.w	r2, [r8]
 8006714:	605a      	strne	r2, [r3, #4]
 8006716:	e7eb      	b.n	80066f0 <_malloc_r+0xa8>
 8006718:	4623      	mov	r3, r4
 800671a:	6864      	ldr	r4, [r4, #4]
 800671c:	e7ae      	b.n	800667c <_malloc_r+0x34>
 800671e:	463c      	mov	r4, r7
 8006720:	687f      	ldr	r7, [r7, #4]
 8006722:	e7b6      	b.n	8006692 <_malloc_r+0x4a>
 8006724:	461a      	mov	r2, r3
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	42a3      	cmp	r3, r4
 800672a:	d1fb      	bne.n	8006724 <_malloc_r+0xdc>
 800672c:	2300      	movs	r3, #0
 800672e:	6053      	str	r3, [r2, #4]
 8006730:	e7de      	b.n	80066f0 <_malloc_r+0xa8>
 8006732:	230c      	movs	r3, #12
 8006734:	6033      	str	r3, [r6, #0]
 8006736:	4630      	mov	r0, r6
 8006738:	f000 f998 	bl	8006a6c <__malloc_unlock>
 800673c:	e794      	b.n	8006668 <_malloc_r+0x20>
 800673e:	6005      	str	r5, [r0, #0]
 8006740:	e7d6      	b.n	80066f0 <_malloc_r+0xa8>
 8006742:	bf00      	nop
 8006744:	2400042c 	.word	0x2400042c

08006748 <_printf_common>:
 8006748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800674c:	4616      	mov	r6, r2
 800674e:	4698      	mov	r8, r3
 8006750:	688a      	ldr	r2, [r1, #8]
 8006752:	690b      	ldr	r3, [r1, #16]
 8006754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006758:	4293      	cmp	r3, r2
 800675a:	bfb8      	it	lt
 800675c:	4613      	movlt	r3, r2
 800675e:	6033      	str	r3, [r6, #0]
 8006760:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006764:	4607      	mov	r7, r0
 8006766:	460c      	mov	r4, r1
 8006768:	b10a      	cbz	r2, 800676e <_printf_common+0x26>
 800676a:	3301      	adds	r3, #1
 800676c:	6033      	str	r3, [r6, #0]
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	0699      	lsls	r1, r3, #26
 8006772:	bf42      	ittt	mi
 8006774:	6833      	ldrmi	r3, [r6, #0]
 8006776:	3302      	addmi	r3, #2
 8006778:	6033      	strmi	r3, [r6, #0]
 800677a:	6825      	ldr	r5, [r4, #0]
 800677c:	f015 0506 	ands.w	r5, r5, #6
 8006780:	d106      	bne.n	8006790 <_printf_common+0x48>
 8006782:	f104 0a19 	add.w	sl, r4, #25
 8006786:	68e3      	ldr	r3, [r4, #12]
 8006788:	6832      	ldr	r2, [r6, #0]
 800678a:	1a9b      	subs	r3, r3, r2
 800678c:	42ab      	cmp	r3, r5
 800678e:	dc26      	bgt.n	80067de <_printf_common+0x96>
 8006790:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006794:	6822      	ldr	r2, [r4, #0]
 8006796:	3b00      	subs	r3, #0
 8006798:	bf18      	it	ne
 800679a:	2301      	movne	r3, #1
 800679c:	0692      	lsls	r2, r2, #26
 800679e:	d42b      	bmi.n	80067f8 <_printf_common+0xb0>
 80067a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067a4:	4641      	mov	r1, r8
 80067a6:	4638      	mov	r0, r7
 80067a8:	47c8      	blx	r9
 80067aa:	3001      	adds	r0, #1
 80067ac:	d01e      	beq.n	80067ec <_printf_common+0xa4>
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	6922      	ldr	r2, [r4, #16]
 80067b2:	f003 0306 	and.w	r3, r3, #6
 80067b6:	2b04      	cmp	r3, #4
 80067b8:	bf02      	ittt	eq
 80067ba:	68e5      	ldreq	r5, [r4, #12]
 80067bc:	6833      	ldreq	r3, [r6, #0]
 80067be:	1aed      	subeq	r5, r5, r3
 80067c0:	68a3      	ldr	r3, [r4, #8]
 80067c2:	bf0c      	ite	eq
 80067c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067c8:	2500      	movne	r5, #0
 80067ca:	4293      	cmp	r3, r2
 80067cc:	bfc4      	itt	gt
 80067ce:	1a9b      	subgt	r3, r3, r2
 80067d0:	18ed      	addgt	r5, r5, r3
 80067d2:	2600      	movs	r6, #0
 80067d4:	341a      	adds	r4, #26
 80067d6:	42b5      	cmp	r5, r6
 80067d8:	d11a      	bne.n	8006810 <_printf_common+0xc8>
 80067da:	2000      	movs	r0, #0
 80067dc:	e008      	b.n	80067f0 <_printf_common+0xa8>
 80067de:	2301      	movs	r3, #1
 80067e0:	4652      	mov	r2, sl
 80067e2:	4641      	mov	r1, r8
 80067e4:	4638      	mov	r0, r7
 80067e6:	47c8      	blx	r9
 80067e8:	3001      	adds	r0, #1
 80067ea:	d103      	bne.n	80067f4 <_printf_common+0xac>
 80067ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067f4:	3501      	adds	r5, #1
 80067f6:	e7c6      	b.n	8006786 <_printf_common+0x3e>
 80067f8:	18e1      	adds	r1, r4, r3
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	2030      	movs	r0, #48	@ 0x30
 80067fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006802:	4422      	add	r2, r4
 8006804:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006808:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800680c:	3302      	adds	r3, #2
 800680e:	e7c7      	b.n	80067a0 <_printf_common+0x58>
 8006810:	2301      	movs	r3, #1
 8006812:	4622      	mov	r2, r4
 8006814:	4641      	mov	r1, r8
 8006816:	4638      	mov	r0, r7
 8006818:	47c8      	blx	r9
 800681a:	3001      	adds	r0, #1
 800681c:	d0e6      	beq.n	80067ec <_printf_common+0xa4>
 800681e:	3601      	adds	r6, #1
 8006820:	e7d9      	b.n	80067d6 <_printf_common+0x8e>
	...

08006824 <_printf_i>:
 8006824:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006828:	7e0f      	ldrb	r7, [r1, #24]
 800682a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800682c:	2f78      	cmp	r7, #120	@ 0x78
 800682e:	4691      	mov	r9, r2
 8006830:	4680      	mov	r8, r0
 8006832:	460c      	mov	r4, r1
 8006834:	469a      	mov	sl, r3
 8006836:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800683a:	d807      	bhi.n	800684c <_printf_i+0x28>
 800683c:	2f62      	cmp	r7, #98	@ 0x62
 800683e:	d80a      	bhi.n	8006856 <_printf_i+0x32>
 8006840:	2f00      	cmp	r7, #0
 8006842:	f000 80d1 	beq.w	80069e8 <_printf_i+0x1c4>
 8006846:	2f58      	cmp	r7, #88	@ 0x58
 8006848:	f000 80b8 	beq.w	80069bc <_printf_i+0x198>
 800684c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006850:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006854:	e03a      	b.n	80068cc <_printf_i+0xa8>
 8006856:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800685a:	2b15      	cmp	r3, #21
 800685c:	d8f6      	bhi.n	800684c <_printf_i+0x28>
 800685e:	a101      	add	r1, pc, #4	@ (adr r1, 8006864 <_printf_i+0x40>)
 8006860:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006864:	080068bd 	.word	0x080068bd
 8006868:	080068d1 	.word	0x080068d1
 800686c:	0800684d 	.word	0x0800684d
 8006870:	0800684d 	.word	0x0800684d
 8006874:	0800684d 	.word	0x0800684d
 8006878:	0800684d 	.word	0x0800684d
 800687c:	080068d1 	.word	0x080068d1
 8006880:	0800684d 	.word	0x0800684d
 8006884:	0800684d 	.word	0x0800684d
 8006888:	0800684d 	.word	0x0800684d
 800688c:	0800684d 	.word	0x0800684d
 8006890:	080069cf 	.word	0x080069cf
 8006894:	080068fb 	.word	0x080068fb
 8006898:	08006989 	.word	0x08006989
 800689c:	0800684d 	.word	0x0800684d
 80068a0:	0800684d 	.word	0x0800684d
 80068a4:	080069f1 	.word	0x080069f1
 80068a8:	0800684d 	.word	0x0800684d
 80068ac:	080068fb 	.word	0x080068fb
 80068b0:	0800684d 	.word	0x0800684d
 80068b4:	0800684d 	.word	0x0800684d
 80068b8:	08006991 	.word	0x08006991
 80068bc:	6833      	ldr	r3, [r6, #0]
 80068be:	1d1a      	adds	r2, r3, #4
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	6032      	str	r2, [r6, #0]
 80068c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068cc:	2301      	movs	r3, #1
 80068ce:	e09c      	b.n	8006a0a <_printf_i+0x1e6>
 80068d0:	6833      	ldr	r3, [r6, #0]
 80068d2:	6820      	ldr	r0, [r4, #0]
 80068d4:	1d19      	adds	r1, r3, #4
 80068d6:	6031      	str	r1, [r6, #0]
 80068d8:	0606      	lsls	r6, r0, #24
 80068da:	d501      	bpl.n	80068e0 <_printf_i+0xbc>
 80068dc:	681d      	ldr	r5, [r3, #0]
 80068de:	e003      	b.n	80068e8 <_printf_i+0xc4>
 80068e0:	0645      	lsls	r5, r0, #25
 80068e2:	d5fb      	bpl.n	80068dc <_printf_i+0xb8>
 80068e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068e8:	2d00      	cmp	r5, #0
 80068ea:	da03      	bge.n	80068f4 <_printf_i+0xd0>
 80068ec:	232d      	movs	r3, #45	@ 0x2d
 80068ee:	426d      	negs	r5, r5
 80068f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068f4:	4858      	ldr	r0, [pc, #352]	@ (8006a58 <_printf_i+0x234>)
 80068f6:	230a      	movs	r3, #10
 80068f8:	e011      	b.n	800691e <_printf_i+0xfa>
 80068fa:	6821      	ldr	r1, [r4, #0]
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	0608      	lsls	r0, r1, #24
 8006900:	f853 5b04 	ldr.w	r5, [r3], #4
 8006904:	d402      	bmi.n	800690c <_printf_i+0xe8>
 8006906:	0649      	lsls	r1, r1, #25
 8006908:	bf48      	it	mi
 800690a:	b2ad      	uxthmi	r5, r5
 800690c:	2f6f      	cmp	r7, #111	@ 0x6f
 800690e:	4852      	ldr	r0, [pc, #328]	@ (8006a58 <_printf_i+0x234>)
 8006910:	6033      	str	r3, [r6, #0]
 8006912:	bf14      	ite	ne
 8006914:	230a      	movne	r3, #10
 8006916:	2308      	moveq	r3, #8
 8006918:	2100      	movs	r1, #0
 800691a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800691e:	6866      	ldr	r6, [r4, #4]
 8006920:	60a6      	str	r6, [r4, #8]
 8006922:	2e00      	cmp	r6, #0
 8006924:	db05      	blt.n	8006932 <_printf_i+0x10e>
 8006926:	6821      	ldr	r1, [r4, #0]
 8006928:	432e      	orrs	r6, r5
 800692a:	f021 0104 	bic.w	r1, r1, #4
 800692e:	6021      	str	r1, [r4, #0]
 8006930:	d04b      	beq.n	80069ca <_printf_i+0x1a6>
 8006932:	4616      	mov	r6, r2
 8006934:	fbb5 f1f3 	udiv	r1, r5, r3
 8006938:	fb03 5711 	mls	r7, r3, r1, r5
 800693c:	5dc7      	ldrb	r7, [r0, r7]
 800693e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006942:	462f      	mov	r7, r5
 8006944:	42bb      	cmp	r3, r7
 8006946:	460d      	mov	r5, r1
 8006948:	d9f4      	bls.n	8006934 <_printf_i+0x110>
 800694a:	2b08      	cmp	r3, #8
 800694c:	d10b      	bne.n	8006966 <_printf_i+0x142>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	07df      	lsls	r7, r3, #31
 8006952:	d508      	bpl.n	8006966 <_printf_i+0x142>
 8006954:	6923      	ldr	r3, [r4, #16]
 8006956:	6861      	ldr	r1, [r4, #4]
 8006958:	4299      	cmp	r1, r3
 800695a:	bfde      	ittt	le
 800695c:	2330      	movle	r3, #48	@ 0x30
 800695e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006962:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006966:	1b92      	subs	r2, r2, r6
 8006968:	6122      	str	r2, [r4, #16]
 800696a:	f8cd a000 	str.w	sl, [sp]
 800696e:	464b      	mov	r3, r9
 8006970:	aa03      	add	r2, sp, #12
 8006972:	4621      	mov	r1, r4
 8006974:	4640      	mov	r0, r8
 8006976:	f7ff fee7 	bl	8006748 <_printf_common>
 800697a:	3001      	adds	r0, #1
 800697c:	d14a      	bne.n	8006a14 <_printf_i+0x1f0>
 800697e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006982:	b004      	add	sp, #16
 8006984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	f043 0320 	orr.w	r3, r3, #32
 800698e:	6023      	str	r3, [r4, #0]
 8006990:	4832      	ldr	r0, [pc, #200]	@ (8006a5c <_printf_i+0x238>)
 8006992:	2778      	movs	r7, #120	@ 0x78
 8006994:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	6831      	ldr	r1, [r6, #0]
 800699c:	061f      	lsls	r7, r3, #24
 800699e:	f851 5b04 	ldr.w	r5, [r1], #4
 80069a2:	d402      	bmi.n	80069aa <_printf_i+0x186>
 80069a4:	065f      	lsls	r7, r3, #25
 80069a6:	bf48      	it	mi
 80069a8:	b2ad      	uxthmi	r5, r5
 80069aa:	6031      	str	r1, [r6, #0]
 80069ac:	07d9      	lsls	r1, r3, #31
 80069ae:	bf44      	itt	mi
 80069b0:	f043 0320 	orrmi.w	r3, r3, #32
 80069b4:	6023      	strmi	r3, [r4, #0]
 80069b6:	b11d      	cbz	r5, 80069c0 <_printf_i+0x19c>
 80069b8:	2310      	movs	r3, #16
 80069ba:	e7ad      	b.n	8006918 <_printf_i+0xf4>
 80069bc:	4826      	ldr	r0, [pc, #152]	@ (8006a58 <_printf_i+0x234>)
 80069be:	e7e9      	b.n	8006994 <_printf_i+0x170>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	f023 0320 	bic.w	r3, r3, #32
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	e7f6      	b.n	80069b8 <_printf_i+0x194>
 80069ca:	4616      	mov	r6, r2
 80069cc:	e7bd      	b.n	800694a <_printf_i+0x126>
 80069ce:	6833      	ldr	r3, [r6, #0]
 80069d0:	6825      	ldr	r5, [r4, #0]
 80069d2:	6961      	ldr	r1, [r4, #20]
 80069d4:	1d18      	adds	r0, r3, #4
 80069d6:	6030      	str	r0, [r6, #0]
 80069d8:	062e      	lsls	r6, r5, #24
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	d501      	bpl.n	80069e2 <_printf_i+0x1be>
 80069de:	6019      	str	r1, [r3, #0]
 80069e0:	e002      	b.n	80069e8 <_printf_i+0x1c4>
 80069e2:	0668      	lsls	r0, r5, #25
 80069e4:	d5fb      	bpl.n	80069de <_printf_i+0x1ba>
 80069e6:	8019      	strh	r1, [r3, #0]
 80069e8:	2300      	movs	r3, #0
 80069ea:	6123      	str	r3, [r4, #16]
 80069ec:	4616      	mov	r6, r2
 80069ee:	e7bc      	b.n	800696a <_printf_i+0x146>
 80069f0:	6833      	ldr	r3, [r6, #0]
 80069f2:	1d1a      	adds	r2, r3, #4
 80069f4:	6032      	str	r2, [r6, #0]
 80069f6:	681e      	ldr	r6, [r3, #0]
 80069f8:	6862      	ldr	r2, [r4, #4]
 80069fa:	2100      	movs	r1, #0
 80069fc:	4630      	mov	r0, r6
 80069fe:	f7f9 fc77 	bl	80002f0 <memchr>
 8006a02:	b108      	cbz	r0, 8006a08 <_printf_i+0x1e4>
 8006a04:	1b80      	subs	r0, r0, r6
 8006a06:	6060      	str	r0, [r4, #4]
 8006a08:	6863      	ldr	r3, [r4, #4]
 8006a0a:	6123      	str	r3, [r4, #16]
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a12:	e7aa      	b.n	800696a <_printf_i+0x146>
 8006a14:	6923      	ldr	r3, [r4, #16]
 8006a16:	4632      	mov	r2, r6
 8006a18:	4649      	mov	r1, r9
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	47d0      	blx	sl
 8006a1e:	3001      	adds	r0, #1
 8006a20:	d0ad      	beq.n	800697e <_printf_i+0x15a>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	079b      	lsls	r3, r3, #30
 8006a26:	d413      	bmi.n	8006a50 <_printf_i+0x22c>
 8006a28:	68e0      	ldr	r0, [r4, #12]
 8006a2a:	9b03      	ldr	r3, [sp, #12]
 8006a2c:	4298      	cmp	r0, r3
 8006a2e:	bfb8      	it	lt
 8006a30:	4618      	movlt	r0, r3
 8006a32:	e7a6      	b.n	8006982 <_printf_i+0x15e>
 8006a34:	2301      	movs	r3, #1
 8006a36:	4632      	mov	r2, r6
 8006a38:	4649      	mov	r1, r9
 8006a3a:	4640      	mov	r0, r8
 8006a3c:	47d0      	blx	sl
 8006a3e:	3001      	adds	r0, #1
 8006a40:	d09d      	beq.n	800697e <_printf_i+0x15a>
 8006a42:	3501      	adds	r5, #1
 8006a44:	68e3      	ldr	r3, [r4, #12]
 8006a46:	9903      	ldr	r1, [sp, #12]
 8006a48:	1a5b      	subs	r3, r3, r1
 8006a4a:	42ab      	cmp	r3, r5
 8006a4c:	dcf2      	bgt.n	8006a34 <_printf_i+0x210>
 8006a4e:	e7eb      	b.n	8006a28 <_printf_i+0x204>
 8006a50:	2500      	movs	r5, #0
 8006a52:	f104 0619 	add.w	r6, r4, #25
 8006a56:	e7f5      	b.n	8006a44 <_printf_i+0x220>
 8006a58:	08006d21 	.word	0x08006d21
 8006a5c:	08006d32 	.word	0x08006d32

08006a60 <__malloc_lock>:
 8006a60:	4801      	ldr	r0, [pc, #4]	@ (8006a68 <__malloc_lock+0x8>)
 8006a62:	f7ff bc75 	b.w	8006350 <__retarget_lock_acquire_recursive>
 8006a66:	bf00      	nop
 8006a68:	24000424 	.word	0x24000424

08006a6c <__malloc_unlock>:
 8006a6c:	4801      	ldr	r0, [pc, #4]	@ (8006a74 <__malloc_unlock+0x8>)
 8006a6e:	f7ff bc70 	b.w	8006352 <__retarget_lock_release_recursive>
 8006a72:	bf00      	nop
 8006a74:	24000424 	.word	0x24000424

08006a78 <_realloc_r>:
 8006a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7c:	4607      	mov	r7, r0
 8006a7e:	4614      	mov	r4, r2
 8006a80:	460d      	mov	r5, r1
 8006a82:	b921      	cbnz	r1, 8006a8e <_realloc_r+0x16>
 8006a84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a88:	4611      	mov	r1, r2
 8006a8a:	f7ff bddd 	b.w	8006648 <_malloc_r>
 8006a8e:	b92a      	cbnz	r2, 8006a9c <_realloc_r+0x24>
 8006a90:	f000 f858 	bl	8006b44 <_free_r>
 8006a94:	4625      	mov	r5, r4
 8006a96:	4628      	mov	r0, r5
 8006a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a9c:	f000 f89c 	bl	8006bd8 <_malloc_usable_size_r>
 8006aa0:	4284      	cmp	r4, r0
 8006aa2:	4606      	mov	r6, r0
 8006aa4:	d802      	bhi.n	8006aac <_realloc_r+0x34>
 8006aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006aaa:	d8f4      	bhi.n	8006a96 <_realloc_r+0x1e>
 8006aac:	4621      	mov	r1, r4
 8006aae:	4638      	mov	r0, r7
 8006ab0:	f7ff fdca 	bl	8006648 <_malloc_r>
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	b908      	cbnz	r0, 8006abc <_realloc_r+0x44>
 8006ab8:	4645      	mov	r5, r8
 8006aba:	e7ec      	b.n	8006a96 <_realloc_r+0x1e>
 8006abc:	42b4      	cmp	r4, r6
 8006abe:	4622      	mov	r2, r4
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	bf28      	it	cs
 8006ac4:	4632      	movcs	r2, r6
 8006ac6:	f000 f82f 	bl	8006b28 <memcpy>
 8006aca:	4629      	mov	r1, r5
 8006acc:	4638      	mov	r0, r7
 8006ace:	f000 f839 	bl	8006b44 <_free_r>
 8006ad2:	e7f1      	b.n	8006ab8 <_realloc_r+0x40>

08006ad4 <memmove>:
 8006ad4:	4288      	cmp	r0, r1
 8006ad6:	b510      	push	{r4, lr}
 8006ad8:	eb01 0402 	add.w	r4, r1, r2
 8006adc:	d902      	bls.n	8006ae4 <memmove+0x10>
 8006ade:	4284      	cmp	r4, r0
 8006ae0:	4623      	mov	r3, r4
 8006ae2:	d807      	bhi.n	8006af4 <memmove+0x20>
 8006ae4:	1e43      	subs	r3, r0, #1
 8006ae6:	42a1      	cmp	r1, r4
 8006ae8:	d008      	beq.n	8006afc <memmove+0x28>
 8006aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006af2:	e7f8      	b.n	8006ae6 <memmove+0x12>
 8006af4:	4402      	add	r2, r0
 8006af6:	4601      	mov	r1, r0
 8006af8:	428a      	cmp	r2, r1
 8006afa:	d100      	bne.n	8006afe <memmove+0x2a>
 8006afc:	bd10      	pop	{r4, pc}
 8006afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b06:	e7f7      	b.n	8006af8 <memmove+0x24>

08006b08 <_sbrk_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4d06      	ldr	r5, [pc, #24]	@ (8006b24 <_sbrk_r+0x1c>)
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4604      	mov	r4, r0
 8006b10:	4608      	mov	r0, r1
 8006b12:	602b      	str	r3, [r5, #0]
 8006b14:	f7fa f8e6 	bl	8000ce4 <_sbrk>
 8006b18:	1c43      	adds	r3, r0, #1
 8006b1a:	d102      	bne.n	8006b22 <_sbrk_r+0x1a>
 8006b1c:	682b      	ldr	r3, [r5, #0]
 8006b1e:	b103      	cbz	r3, 8006b22 <_sbrk_r+0x1a>
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	24000430 	.word	0x24000430

08006b28 <memcpy>:
 8006b28:	440a      	add	r2, r1
 8006b2a:	4291      	cmp	r1, r2
 8006b2c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006b30:	d100      	bne.n	8006b34 <memcpy+0xc>
 8006b32:	4770      	bx	lr
 8006b34:	b510      	push	{r4, lr}
 8006b36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b3e:	4291      	cmp	r1, r2
 8006b40:	d1f9      	bne.n	8006b36 <memcpy+0xe>
 8006b42:	bd10      	pop	{r4, pc}

08006b44 <_free_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	4605      	mov	r5, r0
 8006b48:	2900      	cmp	r1, #0
 8006b4a:	d041      	beq.n	8006bd0 <_free_r+0x8c>
 8006b4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b50:	1f0c      	subs	r4, r1, #4
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	bfb8      	it	lt
 8006b56:	18e4      	addlt	r4, r4, r3
 8006b58:	f7ff ff82 	bl	8006a60 <__malloc_lock>
 8006b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd4 <_free_r+0x90>)
 8006b5e:	6813      	ldr	r3, [r2, #0]
 8006b60:	b933      	cbnz	r3, 8006b70 <_free_r+0x2c>
 8006b62:	6063      	str	r3, [r4, #4]
 8006b64:	6014      	str	r4, [r2, #0]
 8006b66:	4628      	mov	r0, r5
 8006b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b6c:	f7ff bf7e 	b.w	8006a6c <__malloc_unlock>
 8006b70:	42a3      	cmp	r3, r4
 8006b72:	d908      	bls.n	8006b86 <_free_r+0x42>
 8006b74:	6820      	ldr	r0, [r4, #0]
 8006b76:	1821      	adds	r1, r4, r0
 8006b78:	428b      	cmp	r3, r1
 8006b7a:	bf01      	itttt	eq
 8006b7c:	6819      	ldreq	r1, [r3, #0]
 8006b7e:	685b      	ldreq	r3, [r3, #4]
 8006b80:	1809      	addeq	r1, r1, r0
 8006b82:	6021      	streq	r1, [r4, #0]
 8006b84:	e7ed      	b.n	8006b62 <_free_r+0x1e>
 8006b86:	461a      	mov	r2, r3
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	b10b      	cbz	r3, 8006b90 <_free_r+0x4c>
 8006b8c:	42a3      	cmp	r3, r4
 8006b8e:	d9fa      	bls.n	8006b86 <_free_r+0x42>
 8006b90:	6811      	ldr	r1, [r2, #0]
 8006b92:	1850      	adds	r0, r2, r1
 8006b94:	42a0      	cmp	r0, r4
 8006b96:	d10b      	bne.n	8006bb0 <_free_r+0x6c>
 8006b98:	6820      	ldr	r0, [r4, #0]
 8006b9a:	4401      	add	r1, r0
 8006b9c:	1850      	adds	r0, r2, r1
 8006b9e:	4283      	cmp	r3, r0
 8006ba0:	6011      	str	r1, [r2, #0]
 8006ba2:	d1e0      	bne.n	8006b66 <_free_r+0x22>
 8006ba4:	6818      	ldr	r0, [r3, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	6053      	str	r3, [r2, #4]
 8006baa:	4408      	add	r0, r1
 8006bac:	6010      	str	r0, [r2, #0]
 8006bae:	e7da      	b.n	8006b66 <_free_r+0x22>
 8006bb0:	d902      	bls.n	8006bb8 <_free_r+0x74>
 8006bb2:	230c      	movs	r3, #12
 8006bb4:	602b      	str	r3, [r5, #0]
 8006bb6:	e7d6      	b.n	8006b66 <_free_r+0x22>
 8006bb8:	6820      	ldr	r0, [r4, #0]
 8006bba:	1821      	adds	r1, r4, r0
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	bf04      	itt	eq
 8006bc0:	6819      	ldreq	r1, [r3, #0]
 8006bc2:	685b      	ldreq	r3, [r3, #4]
 8006bc4:	6063      	str	r3, [r4, #4]
 8006bc6:	bf04      	itt	eq
 8006bc8:	1809      	addeq	r1, r1, r0
 8006bca:	6021      	streq	r1, [r4, #0]
 8006bcc:	6054      	str	r4, [r2, #4]
 8006bce:	e7ca      	b.n	8006b66 <_free_r+0x22>
 8006bd0:	bd38      	pop	{r3, r4, r5, pc}
 8006bd2:	bf00      	nop
 8006bd4:	2400042c 	.word	0x2400042c

08006bd8 <_malloc_usable_size_r>:
 8006bd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bdc:	1f18      	subs	r0, r3, #4
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	bfbc      	itt	lt
 8006be2:	580b      	ldrlt	r3, [r1, r0]
 8006be4:	18c0      	addlt	r0, r0, r3
 8006be6:	4770      	bx	lr

08006be8 <_init>:
 8006be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bea:	bf00      	nop
 8006bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bee:	bc08      	pop	{r3}
 8006bf0:	469e      	mov	lr, r3
 8006bf2:	4770      	bx	lr

08006bf4 <_fini>:
 8006bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf6:	bf00      	nop
 8006bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bfa:	bc08      	pop	{r3}
 8006bfc:	469e      	mov	lr, r3
 8006bfe:	4770      	bx	lr
