// Seed: 29861952
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output supply0 id_10
);
  initial
    forever begin
      assert (id_5);
    end
endmodule
program module_1 (
    output tri id_0,
    input tri1 id_1,
    input logic id_2
    , id_8,
    input wand id_3,
    output logic id_4,
    output logic id_5,
    input supply1 id_6
);
  always_latch begin
    #1 begin
      id_5 <= 1;
    end
    id_4 <= id_2;
    id_5 = 1;
  end
  module_0(
      id_0, id_6, id_6, id_1, id_6, id_6, id_0, id_6, id_3, id_3, id_0
  );
endprogram
