<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.12," ID="memseq" BundleName="gmem" VarName="mem" LoopLoc="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" LoopName="VITIS_LOOP_29_1" ParentFunc="s2mm" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BadAccessLenMissed" src_info="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" ID="memseq" BundleName="gmem" VarName="mem" LoopLoc="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" LoopName="VITIS_LOOP_29_1" ParentFunc="s2mm"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_29_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/s2mm.cpp:29:19" LoopName="VITIS_LOOP_29_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

