Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/adlx/C2/SOURCE_S25/DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.exe -prj E:/adlx/C2/SOURCE_S25/DLX_ioSimul_DLX_ioSimul_sch_tb_beh.prj work.DLX_ioSimul_DLX_ioSimul_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MUX16bit.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/AEQZ.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/XOR32.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/REG32CE.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/RAM32X32S.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/OR32.VHD" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MUX5BIT.VHD" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MUX3BIT.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MUX32bit.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/CSA32.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/Const_011.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/compout1to32.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/Comparator32.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/AND32.VHD" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/sram_data.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/SHIFTEnvi.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/REG32RST.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MUX4_32bit.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/MA_StateMac.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/InsParser.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/GPR_Env.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLX_MMU.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLX_IRenvi.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLXS2Consts.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLXCntrlState.vhd" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/ALU_Envi.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/SRAM.VHD" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLXDataPath.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLXControlTop.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/IO_SIMUL.VHD" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLX_Top.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLX_ioSimul.vhf" into library work
Parsing VHDL file "E:/adlx/C2/SOURCE_S25/DLX_ioSimul_t.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity DLXCntrlState [dlxcntrlstate_default]
Compiling architecture behavioral of entity MA_StateMac [ma_statemac_default]
Compiling architecture behavioral of entity DLXControlTop_MUSER_DLX_ioSimul [dlxcontroltop_muser_dlx_iosimul_...]
Compiling architecture behavioral of entity REG32CE [reg32ce_default]
Compiling architecture behavioral of entity REG32RST [reg32rst_default]
Compiling architecture behavioral of entity MUX32bit [mux32bit_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ram32x1s_v of entity RAM32X1S [\RAM32X1S("000000000000000000000...]
Compiling architecture behavioral of entity RAM32X8S_MXILINX_slave_monitor [ram32x8s_mxilinx_slave_monitor_d...]
Compiling architecture behavioral of entity RAM32X32S [ram32x32s_default]
Compiling architecture behavioral of entity mux5bit [mux5bit_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity AEQZ [aeqz_default]
Compiling architecture behavioral of entity GPR_Env_MUSER_DLX_ioSimul [gpr_env_muser_dlx_iosimul_defaul...]
Compiling architecture behavioral of entity DLX_IRenvi [dlx_irenvi_default]
Compiling architecture behavioral of entity DLX_MMU [dlx_mmu_default]
Compiling architecture behavioral of entity InsParser [insparser_default]
Compiling architecture behavioral of entity MUX4_32bit [mux4_32bit_default]
Compiling architecture behavioral of entity OR32 [or32_default]
Compiling architecture behavioral of entity XOR32 [xor32_default]
Compiling architecture behavioral of entity MUX3BIT [mux3bit_default]
Compiling architecture behavioral of entity Const_011 [const_011_default]
Compiling architecture behavioral of entity AND32 [and32_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity Comparator32_MUSER_DLX_ioSimul [comparator32_muser_dlx_iosimul_d...]
Compiling architecture behavioral of entity compout1to32 [compout1to32_default]
Compiling architecture adsu16_hxilinx_dlx_iosimul_v of entity ADSU16_HXILINX_DLX_ioSimul [adsu16_hxilinx_dlx_iosimul_defau...]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity MUX16bit [mux16bit_default]
Compiling architecture xor4_v of entity XOR4 [xor4_default]
Compiling architecture m2_1_hxilinx_dlx_iosimul_v of entity M2_1_HXILINX_DLX_ioSimul [m2_1_hxilinx_dlx_iosimul_default]
Compiling architecture behavioral of entity CSA32_MUSER_DLX_ioSimul [csa32_muser_dlx_iosimul_default]
Compiling architecture behavioral of entity ALU_Envi_MUSER_DLX_ioSimul [alu_envi_muser_dlx_iosimul_defau...]
Compiling architecture behavioral of entity SHIFTEnvi [shiftenvi_default]
Compiling architecture behavioral of entity DLXS2Consts [dlxs2consts_default]
Compiling architecture behavioral of entity DLXDataPath_MUSER_DLX_ioSimul [dlxdatapath_muser_dlx_iosimul_de...]
Compiling architecture behavioral of entity DLX_Top_MUSER_DLX_ioSimul [dlx_top_muser_dlx_iosimul_defaul...]
Compiling package sram_data
Compiling architecture behavioral of entity sram [\sram(1024,10)\]
Compiling architecture behavioral of entity IO_SIMUL [io_simul_default]
Compiling architecture behavioral of entity DLX_ioSimul [dlx_iosimul_default]
Compiling architecture behavioral of entity dlx_iosimul_dlx_iosimul_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 29 sub-compilation(s) to finish...
Compiled 96 VHDL Units
Built simulation executable E:/adlx/C2/SOURCE_S25/DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.exe
Fuse Memory Usage: 61608 KB
Fuse CPU Usage: 1481 ms
