// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_parent_loop_1_HH_
#define _dataflow_parent_loop_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dataflow_in_loop_gf3.h"

namespace ap_rtl {

struct dataflow_parent_loop_1 : public sc_module {
    // Port declarations 17
    sc_out< sc_lv<6> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_lv<8> > out_r_d0;
    sc_in< sc_lv<8> > out_r_q0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<6> > out_r_address1;
    sc_out< sc_logic > out_r_ce1;
    sc_out< sc_lv<8> > out_r_d1;
    sc_in< sc_lv<8> > out_r_q1;
    sc_out< sc_logic > out_r_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const0;


    // Module declarations
    dataflow_parent_loop_1(sc_module_name name);
    SC_HAS_PROCESS(dataflow_parent_loop_1);

    ~dataflow_parent_loop_1();

    sc_trace_file* mVcdFile;

    dataflow_in_loop_gf3* dataflow_in_loop_gf3_U0;
    sc_signal< sc_lv<6> > dataflow_in_loop_gf3_U0_out_r_address0;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_out_r_ce0;
    sc_signal< sc_lv<8> > dataflow_in_loop_gf3_U0_out_r_d0;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_out_r_we0;
    sc_signal< sc_lv<6> > dataflow_in_loop_gf3_U0_out_r_address1;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_out_r_ce1;
    sc_signal< sc_lv<8> > dataflow_in_loop_gf3_U0_out_r_d1;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_out_r_we1;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_ap_start;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_ap_done;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_ap_ready;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_ap_idle;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_reg_dataflow_in_loop_gf3_U0_ap_start;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<5> > loop_dataflow_input_count;
    sc_signal< sc_lv<5> > loop_dataflow_output_count;
    sc_signal< sc_lv<5> > bound_minus_1;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_start_full_n;
    sc_signal< sc_logic > dataflow_in_loop_gf3_U0_start_write;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_in_loop_gf3_U0_ap_continue();
    void thread_dataflow_in_loop_gf3_U0_ap_start();
    void thread_dataflow_in_loop_gf3_U0_start_full_n();
    void thread_dataflow_in_loop_gf3_U0_start_write();
    void thread_out_r_address0();
    void thread_out_r_address1();
    void thread_out_r_ce0();
    void thread_out_r_ce1();
    void thread_out_r_d0();
    void thread_out_r_d1();
    void thread_out_r_we0();
    void thread_out_r_we1();
};

}

using namespace ap_rtl;

#endif
