# Reading D:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab4_adders_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab4_adders {D:/Users/Dean/Documents/ECE 385/lab4_adders/ripple_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:20:46 on Feb 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab4_adders" D:/Users/Dean/Documents/ECE 385/lab4_adders/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module four_bit_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 17:20:47 on Feb 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab4_adders {D:/Users/Dean/Documents/ECE 385/lab4_adders/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:20:47 on Feb 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab4_adders" D:/Users/Dean/Documents/ECE 385/lab4_adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:20:47 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab4_adders {D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:20:48 on Feb 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab4_adders" D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv 
# -- Compiling module carry_lookahead_adder
# -- Compiling module four_bit_cla
# -- Compiling module PG
# 
# Top level modules:
# 	carry_lookahead_adder
# End time: 17:20:48 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab4_adders {D:/Users/Dean/Documents/ECE 385/lab4_adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:20:48 on Feb 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab4_adders" D:/Users/Dean/Documents/ECE 385/lab4_adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 17:20:48 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Dean/Documents/ECE\ 385/lab4_adders {D:/Users/Dean/Documents/ECE 385/lab4_adders/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 17:20:48 on Feb 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Dean/Documents/ECE 385/lab4_adders" D:/Users/Dean/Documents/ECE 385/lab4_adders/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:20:48 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lab4_adders_run_msim_rtl_verilog.do" 
# Start time: 17:20:48 on Feb 11,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.carry_lookahead_adder
# Loading work.PG
# Loading work.four_bit_cla
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module lab4_adders_toplevel at D:/Users/Dean/Documents/ECE 385/lab4_adders/lab4_adders_toplevel.sv line 57
# End time: 17:22:11 on Feb 11,2018, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
