
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010127                       # Number of seconds simulated (Second)
simTicks                                  10127099000                       # Number of ticks simulated (Tick)
finalTick                                420311512000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.66                       # Real time elapsed on the host (Second)
hostTickRate                                467465124                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     790728                       # Number of bytes of host memory used (Byte)
simInsts                                     12166142                       # Number of instructions simulated (Count)
simOps                                       12243910                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   561586                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     565175                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20254198                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.664800                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.600673                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        26612      1.34%      1.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        581707     29.18%     30.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       599643     30.08%     60.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           11      0.00%     60.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       567140     28.45%     89.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       169652      8.51%     97.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        48574      2.44%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1993339                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        12132      4.31%      4.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        58657     20.86%     25.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        76585     27.23%     52.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            9      0.00%     52.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        85506     30.40%     82.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        35777     12.72%     95.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        12579      4.47%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        281245                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        14480      5.52%      5.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        41776     15.92%     21.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        93702     35.71%     57.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            2      0.00%     57.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        72225     27.53%     84.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        36199     13.80%     98.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         3991      1.52%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       262375                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        14480      0.85%      0.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       523050     30.55%     31.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       523058     30.55%     61.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            2      0.00%     61.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       481634     28.13%     90.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       133875      7.82%     97.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        35995      2.10%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1712094                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        14480      5.52%      5.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        41776     15.92%     21.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        93702     35.71%     57.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            2      0.00%     57.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        72225     27.53%     84.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        36199     13.80%     98.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         3991      1.52%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       262375                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       440092     22.08%     22.08% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       949052     47.61%     69.69% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       581707     29.18%     98.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        22488      1.13%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1993339                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        43893     59.38%     59.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        30001     40.59%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           23      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        73917                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            593752                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       273904                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            262375                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          22844                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       229078                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         33297                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1993339                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               169320                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1158713                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.581292                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           23018                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           48585                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              22488                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            26097                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        26612      1.34%      1.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       581707     29.18%     30.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       599643     30.08%     60.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           11      0.00%     60.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       567140     28.45%     89.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       169652      8.51%     97.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        48574      2.44%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1993339                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        26612      3.19%      3.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       574571     68.84%     72.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        24864      2.98%     75.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           11      0.00%     75.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       131266     15.73%     90.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        28728      3.44%     94.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        48574      5.82%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        834626                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        93702     55.34%     55.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     55.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        46969     27.74%     83.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        28649     16.92%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       169320                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        93702     55.34%     55.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     55.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        46969     27.74%     83.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        28649     16.92%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       169320                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        48585                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        22488                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        26097                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3502                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        52578                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               658311                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 658301                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             135251                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 523050                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              481274                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             41776                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             12166142                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               12243910                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.664800                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.600673                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        14480      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      6439084     52.59%     52.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        31497      0.26%     52.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     52.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     52.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     52.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1796      0.01%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        20323      0.17%     53.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          825      0.01%     53.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          825      0.01%     53.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         5026      0.04%     53.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       132326      1.08%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4148      0.03%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        18119      0.15%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3250033     26.54%     81.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2140469     17.48%     98.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3592      0.03%     98.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1796      0.01%     98.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     98.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     98.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        68968      0.56%     99.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        11361      0.09%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        12636      0.10%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        18249      0.15%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        68339      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     12243910                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        5079729                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5079729                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5079729                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5079729                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        29244                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           29244                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        29244                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          29244                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1101926000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1101926000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1101926000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1101926000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5108973                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5108973                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5108973                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5108973                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005724                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005724                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005724                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005724                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37680.413076                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37680.413076                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37680.413076                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37680.413076                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18079                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18079                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2402                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2402                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2402                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        26842                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        26842                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        26842                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        26842                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    931584000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    931584000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    931584000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    931584000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005254                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005254                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005254                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005254                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34706.206691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34706.206691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34706.206691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34706.206691                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  26842                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2925338                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2925338                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        22875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         22875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    728782000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    728782000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2948213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2948213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007759                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007759                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31859.322404                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31859.322404                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           58                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           58                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22817                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22817                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    703755500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    703755500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007739                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30843.471973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30843.471973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2154391                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2154391                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6369                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6369                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    373144000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    373144000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2160760                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2160760                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002948                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002948                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58587.533365                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58587.533365                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2344                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2344                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4025                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4025                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    227828500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    227828500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 56603.354037                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 56603.354037                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12794051                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              26842                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             476.642985                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          229                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          246                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10244788                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10244788                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       365596                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             7356294                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1796                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              274725                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            3808766                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2430894                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4440036                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4440036                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4440036                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4440036                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        73600                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           73600                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        73600                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          73600                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    982813500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    982813500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    982813500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    982813500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4513636                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4513636                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4513636                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4513636                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.016306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.016306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.016306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.016306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13353.444293                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13353.444293                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13353.444293                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13353.444293                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        73600                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             73600                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        73600                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        73600                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        73600                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        73600                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    909212500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    909212500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    909212500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    909212500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12353.430707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12353.430707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12353.430707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12353.430707                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  73600                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4440036                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4440036                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        73600                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         73600                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    982813500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    982813500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4513636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4513636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.016306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.016306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13353.444293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13353.444293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        73600                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        73600                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    909212500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    909212500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12353.430707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12353.430707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999987                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             44474909                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              73600                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             604.278655                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          241                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9100873                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9100873                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 12166142                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   12243910                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 14480                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  73240                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  18462                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     91702                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 73240                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 18462                       # number of overall hits (Count)
system.l2.overallHits::total                    91702                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  360                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 8093                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    8453                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 360                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                8093                       # number of overall misses (Count)
system.l2.overallMisses::total                   8453                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        29452000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       689090500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          718542500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29452000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      689090500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         718542500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              73600                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              26555                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                100155                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             73600                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             26555                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               100155                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.004891                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.304764                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.084399                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.004891                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.304764                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.084399                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81811.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85146.484616                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85004.436295                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81811.111111                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85146.484616                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85004.436295                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 4057                       # number of writebacks (Count)
system.l2.writebacks::total                      4057                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              360                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             8093                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                8453                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             360                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            8093                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               8453                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     25852000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    608160500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      634012500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     25852000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    608160500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     634012500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.004891                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.304764                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.084399                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.004891                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.304764                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.084399                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71811.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75146.484616                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75004.436295                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71811.111111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75146.484616                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75004.436295                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           9058                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          287                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             287                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          287                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           287                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          287                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          287                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5440500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5440500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18956.445993                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18956.445993                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           73240                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              73240                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           360                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              360                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29452000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29452000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        73600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          73600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.004891                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.004891                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81811.111111                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81811.111111                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          360                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          360                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     25852000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     25852000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.004891                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.004891                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71811.111111                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71811.111111                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1411                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1411                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2336                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2336                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    198729500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      198729500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3747                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3747                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.623432                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.623432                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85072.559932                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85072.559932                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2336                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2336                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    175369500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    175369500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.623432                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.623432                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75072.559932                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75072.559932                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          17051                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             17051                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         5757                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            5757                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    490361000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    490361000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        22808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         22808                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.252411                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.252411                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85176.480806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85176.480806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         5757                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         5757                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    432791000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    432791000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.252411                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.252411                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75176.480806                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75176.480806                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        73600                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            73600                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        73600                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        73600                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        18079                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            18079                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        18079                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        18079                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9291508                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       9058                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1025.779201                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     425.732314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       283.221747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3387.045939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.103939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.069146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.826916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  162                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1069                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2483                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  192                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1616130                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1616130                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      4057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       360.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      8024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000754924500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          235                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          235                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               23274                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3831                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        8453                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       4057                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      8453                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     4057                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     69                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  8453                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 4057                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    8306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.685106                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.227569                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     20.670254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               5      2.13%      2.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              9      3.83%      5.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             9      3.83%      9.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            25     10.64%     20.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            35     14.89%     35.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            34     14.47%     49.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            10      4.26%     54.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            19      8.09%     62.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            11      4.68%     66.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            13      5.53%     72.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             7      2.98%     75.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             6      2.55%     77.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             8      3.40%     81.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             8      3.40%     84.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             8      3.40%     88.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             2      0.85%     88.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             5      2.13%     91.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             6      2.55%     93.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             5      2.13%     95.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             3      1.28%     97.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             3      1.28%     98.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             2      0.85%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1      0.43%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.43%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           235                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.276596                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.243539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.068231                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               91     38.72%     38.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      1.28%     40.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              129     54.89%     94.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      4.26%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.43%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.43%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           235                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  540992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               259648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              53420234.16577639                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              25638931.74145922                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10126988000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     809511.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        23040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       513536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       259840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2275083.910999586340                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 50709092.505168557167                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 25657890.774050887674                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          360                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         8093                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         4057                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11082000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    275364250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 241216337750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30783.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34024.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  59456824.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        23040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       517952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         540992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        23040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       259648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       259648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         8093                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            8453                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         4057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           4057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2275084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       51145150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          53420234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2275084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2275084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     25638932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         25638932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     25638932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2275084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      51145150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         79059166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 8384                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4060                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               129246250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              41920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          286446250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15415.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34165.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2822                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1564                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            33.66                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           38.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    98.773280                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    83.799374                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    88.740106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5754     71.44%     71.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1915     23.78%     95.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          226      2.81%     98.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           75      0.93%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           32      0.40%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           14      0.17%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           11      0.14%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           12      0.15%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      0.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            536576                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         259840                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               52.984176                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               25.657891                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               35.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        30180780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        16022490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       30709140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       9677880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 799646640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2988083070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1373945280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5248265280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   518.239753                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3541326750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    338260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6251209750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        27474720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        14587980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       29181180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      11609280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 799646640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2439512220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1834609920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5156621940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   509.190434                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4744923500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    338260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5044254500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6117                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4057                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4548                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2336                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2336                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6117                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            287                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25798                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25798                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       800640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   800640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               8740                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     8740    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 8740                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            35893500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           45924250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          17345                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         8605                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              96409                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        22136                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        73600                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            13764                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3747                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3747                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          73600                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         22808                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           287                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          287                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       220801                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        80526                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 301327                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9420864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2856576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                12277440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            9058                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    259648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            109500                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004247                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065028                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  109035     99.58%     99.58% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     465      0.42%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              109500                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 420311512000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          192121000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         110401500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          39976000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        200884                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       100442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             465                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         3056852                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        17197346                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.023378                       # Number of seconds simulated (Second)
simTicks                                  23377699000                       # Number of ticks simulated (Tick)
finalTick                                433562112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     36.12                       # Real time elapsed on the host (Second)
hostTickRate                                647310931                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     791752                       # Number of bytes of host memory used (Byte)
simInsts                                     21532551                       # Number of instructions simulated (Count)
simOps                                       21610319                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   596219                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     598373                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         46755398                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.171382                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.460536                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        26616      0.70%      0.70% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1144830     29.92%     30.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1162940     30.39%     61.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           38      0.00%     61.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1073432     28.05%     89.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       369917      9.67%     98.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.73% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        48594      1.27%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3826367                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        12132      3.04%      3.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        81743     20.49%     23.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        99859     25.03%     48.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           23      0.01%     48.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       146795     36.80%     85.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        45764     11.47%     96.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        12589      3.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        398905                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        14483      4.74%      4.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        41780     13.66%     18.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        93881     30.70%     49.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           15      0.00%     49.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       115428     37.74%     86.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        36239     11.85%     98.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         4001      1.31%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       305827                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        14483      0.42%      0.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1063088     31.02%     31.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1063080     31.02%     62.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           15      0.00%     62.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       926636     27.04%     89.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       324151      9.46%     98.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        36005      1.05%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3427458                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        14483      4.74%      4.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        41780     13.66%     18.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        93881     30.70%     49.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           15      0.00%     49.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       115428     37.74%     86.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        36239     11.85%     98.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         4001      1.31%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       305827                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       665736     17.40%     17.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1993313     52.09%     69.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1144830     29.92%     99.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        22488      0.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3826367                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        57729     49.20%     49.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        59572     50.77%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           27      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       117328                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1100048                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       556163                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            305827                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          23047                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       242963                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         62864                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3826367                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               183175                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2379118                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.621769                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           23240                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           48632                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              22488                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            26144                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        26616      0.70%      0.70% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1144830     29.92%     30.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1162940     30.39%     61.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           38      0.00%     61.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1073432     28.05%     89.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       369917      9.67%     98.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.73% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        48594      1.27%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3826367                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        26616      1.84%      1.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1137694     78.61%     80.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        25266      1.75%     82.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           33      0.00%     82.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       180230     12.45%     94.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        28816      1.99%     96.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.64% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        48594      3.36%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1447249                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        93881     51.25%     51.25% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     51.25% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        60605     33.09%     84.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        28689     15.66%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       183175                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        93881     51.25%     51.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        60605     33.09%     84.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        28689     15.66%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       183175                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        48632                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        22488                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        26144                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3525                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        52648                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1244721                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1244712                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             181625                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1063088                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1021308                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             41780                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             21532551                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               21610319                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.171382                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.460536                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        14484      0.07%      0.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     11489578     53.17%     53.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        51503      0.24%     53.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     53.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1796      0.01%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        20323      0.09%     53.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          825      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          825      0.00%     53.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         5026      0.02%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       132326      0.61%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         4148      0.02%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        18119      0.08%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      5712709     26.44%     80.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3973698     18.39%     99.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3592      0.02%     99.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1796      0.01%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        68968      0.32%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        11361      0.05%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        12636      0.06%     99.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        18249      0.08%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        68339      0.32%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     21610319                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        8737768                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8737768                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8737768                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8737768                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       206834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          206834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       206834                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         206834                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10104104500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10104104500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10104104500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10104104500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8944602                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8944602                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8944602                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8944602                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.023124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.023124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.023124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.023124                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48851.274452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 48851.274452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48851.274452                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 48851.274452                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       143555                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            143555                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3667                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3667                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3667                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3667                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       203167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       203167                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       203167                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       203167                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9720637000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9720637000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9720637000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9720637000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 47845.550705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 47845.550705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 47845.550705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 47845.550705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 203167                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4783139                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4783139                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       167474                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        167474                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8067594500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8067594500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4950613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4950613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.033829                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.033829                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48172.220763                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48172.220763                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1233                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1233                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       166241                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       166241                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7864848000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7864848000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.033580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.033580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 47309.917529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47309.917529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3954629                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3954629                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        39360                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        39360                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2036510000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2036510000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3993989                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3993989                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009855                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009855                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51740.599593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51740.599593                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2434                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2434                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36926                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36926                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1855789000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1855789000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009245                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009245                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 50256.973406                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 50256.973406                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17973779                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             203679                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              88.245617                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          340                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18092371                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18092371                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       495160                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            12739605                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1796                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              274725                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            6434661                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           4358659                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        8388322                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8388322                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8388322                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8388322                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        73830                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           73830                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        73830                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          73830                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    998570500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    998570500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    998570500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    998570500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8462152                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8462152                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8462152                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8462152                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008725                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008725                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008725                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008725                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13525.267506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13525.267506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13525.267506                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13525.267506                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        73830                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             73830                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        73830                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        73830                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        73830                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        73830                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    924739500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    924739500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    924739500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    924739500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12525.253962                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12525.253962                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12525.253962                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12525.253962                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  73830                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8388322                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8388322                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        73830                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         73830                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    998570500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    998570500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8462152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8462152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008725                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008725                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13525.267506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13525.267506                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        73830                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        73830                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    924739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    924739500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008725                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008725                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12525.253962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12525.253962                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999994                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             66426904                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              74342                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             893.531301                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          436                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16998135                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16998135                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 21532551                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   21610319                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 14484                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  73289                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 103215                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    176504                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 73289                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                103215                       # number of overall hits (Count)
system.l2.overallHits::total                   176504                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  541                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                99665                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  100206                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 541                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               99665                       # number of overall misses (Count)
system.l2.overallMisses::total                 100206                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        44119000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8315967500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8360086500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       44119000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8315967500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8360086500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              73830                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             202880                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                276710                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             73830                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            202880                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               276710                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.007328                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.491251                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.362134                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.007328                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.491251                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.362134                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81550.831793                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83439.196308                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83429.001257                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81550.831793                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83439.196308                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83429.001257                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                47674                       # number of writebacks (Count)
system.l2.writebacks::total                     47674                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              541                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            99665                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              100206                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             541                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           99665                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             100206                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     38709000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7319317500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7358026500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     38709000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7319317500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7358026500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.007328                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.491251                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.362134                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.007328                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.491251                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.362134                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71550.831793                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73439.196308                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73429.001257                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71550.831793                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73439.196308                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73429.001257                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         101029                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             25                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          287                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             287                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          287                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           287                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          287                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          287                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5440500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5440500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18956.445993                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18956.445993                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           73289                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              73289                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           541                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              541                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     44119000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     44119000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        73830                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          73830                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.007328                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.007328                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81550.831793                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81550.831793                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          541                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          541                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     38709000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     38709000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.007328                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.007328                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71550.831793                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71550.831793                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20035                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20035                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16613                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16613                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1577077000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1577077000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          36648                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             36648                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.453313                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.453313                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94930.295552                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94930.295552                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16613                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16613                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1410947000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1410947000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.453313                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.453313                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84930.295552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84930.295552                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          83180                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             83180                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        83052                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           83052                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6738890500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6738890500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       166232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        166232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.499615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.499615                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81140.616722                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81140.616722                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        83052                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        83052                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5908370500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5908370500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.499615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.499615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71140.616722                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71140.616722                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        73830                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            73830                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        73830                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        73830                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       143555                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           143555                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       143555                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       143555                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9943661                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     105125                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      94.588927                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     196.179557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       129.046062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3770.774381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.047895                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.031505                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.920599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  183                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  345                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2436                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1128                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4532981                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4532981                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47673.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       541.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     99307.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001458862500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2804                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2805                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              249519                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              44906                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      100206                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47674                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    100206                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47674                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    358                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                100206                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47674                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   94654                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2805                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.597148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.525133                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     88.278755                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2779     99.07%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      0.11%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      0.11%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            8      0.29%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            3      0.11%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2805                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2804                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.996434                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.964482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.046538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1424     50.78%     50.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               78      2.78%     53.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1193     42.55%     96.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              107      3.82%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2804                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   22912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6413184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3051136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              274329137.35436499                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              130514812.42871679                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   23377697000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     158085.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        34624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6355648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3050368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1481069.629650035407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 271867988.376443743706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 130481960.606987029314                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          541                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        99665                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47674                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16518500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3218247000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 561133703000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30533.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32290.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  11770224.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        34624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6378560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6413184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        34624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        34624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3051136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3051136                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        99665                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          100206                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47674                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47674                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1481070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      272848068                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         274329137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1481070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1481070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    130514812                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        130514812                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    130514812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1481070                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     272848068                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        404843950                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                99848                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47662                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1362615500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             499240000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3234765500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13646.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32396.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               58165                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11555                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.24                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        77794                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.357637                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.037718                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.656142                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        50527     64.95%     64.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        19143     24.61%     89.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5625      7.23%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          936      1.20%     97.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          228      0.29%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          170      0.22%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           89      0.11%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           83      0.11%     98.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          993      1.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        77794                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6390272                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3050368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              273.349058                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              130.481961                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.26                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       284857440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       151397730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      359420460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     126522360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1845763920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8375685450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1925247360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   13068894720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   559.032551                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4923650250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    780780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17676966250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       270684540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       143868450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      353522820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     122346360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1845763920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7867922610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2351547360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12955656060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   554.188676                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6037974000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    780780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16559284000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               83593                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47674                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             52586                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16613                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16613                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          83593                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            287                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       300959                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  300959                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9464320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9464320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             100493                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   100493    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               100493                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           418573000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          539481750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         200753                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       100260                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             240063                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       191229                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        73830                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           112967                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             36648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            36648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          73830                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        166232                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           287                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          287                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       221491                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       609501                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 830992                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9450304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22171840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                31622144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          101029                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3051136                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            378026                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002098                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.045753                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  377233     99.79%     99.79% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     793      0.21%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              378026                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 433562112000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          494382000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         110746500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         304463500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        553994                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       276997                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             793                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          793                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        16284058                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        30471340                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
