// Seed: 3189029566
module module_0;
  assign id_1 = 1'h0;
  always @(posedge ~"" or posedge id_1) begin
    cover (id_1);
  end
  reg id_2 = id_2;
  initial begin
    if (1) begin
      id_2 <= 1;
    end else if ("") $display(id_2, id_1, id_1, 1, id_1, 1, 1 + 1, (1), 1);
  end
  id_3(
      .id_0(id_2), .id_1(id_2++), .id_2(1), .id_3(id_1), .id_4(id_4)
  );
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri0 id_3
);
  wire id_5, id_6;
  module_0();
endmodule
