Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Tue Jun 18 14:48:22 2024
| Host             : mortega-Precision-M4800 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z010clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.798        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.671        |
| Device Static (W)        | 0.127        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.3         |
| Junction Temperature (C) | 45.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       14 |       --- |             --- |
| Slice Logic              |     0.014 |    25524 |       --- |             --- |
|   LUT as Logic           |     0.012 |     8325 |     17600 |           47.30 |
|   CARRY4                 |     0.001 |      491 |      4400 |           11.16 |
|   Register               |    <0.001 |    12768 |     35200 |           36.27 |
|   F7/F8 Muxes            |    <0.001 |      564 |     17600 |            3.20 |
|   LUT as Shift Register  |    <0.001 |      537 |      6000 |            8.95 |
|   Others                 |     0.000 |      755 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        2 |      6000 |            0.03 |
| Signals                  |     0.020 |    18263 |       --- |             --- |
| Block RAM                |    <0.001 |      2.5 |        60 |            4.17 |
| MMCM                     |     0.204 |        2 |         2 |          100.00 |
| I/O                      |     0.151 |       46 |       100 |           46.00 |
| PS7                      |     1.251 |        1 |       --- |             --- |
| Static Power             |     0.127 |          |           |                 |
| Total                    |     1.798 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.074 |       0.066 |      0.007 |
| Vccaux    |       1.800 |     0.122 |       0.114 |      0.008 |
| Vcco33    |       3.300 |     0.046 |       0.045 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.765 |       0.733 |      0.031 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+------------------------------------------------------+-----------------+
| Clock                          | Domain                                               | Constraint (ns) |
+--------------------------------+------------------------------------------------------+-----------------+
| clk_25mhz                      | clk_25mhz                                            |            40.0 |
| clk_out1_MarsZX2_clk_wiz_0_0_1 | i_system/clk_wiz_0/inst/clk_out1_MarsZX2_clk_wiz_0_0 |            37.6 |
| clk_out1_MarsZX2_clk_wiz_1_0   | i_system/clk_wiz_1/inst/clk_out1_MarsZX2_clk_wiz_1_0 |            10.0 |
| clk_out2_MarsZX2_clk_wiz_0_0_1 | i_system/clk_wiz_0/inst/clk_out2_MarsZX2_clk_wiz_0_0 |             7.5 |
| clk_out2_MarsZX2_clk_wiz_1_0   | i_system/clk_wiz_1/inst/clk_out2                     |             5.0 |
| clk_out2_MarsZX2_clk_wiz_1_0   | i_system/clk_wiz_1/inst/clk_out2_MarsZX2_clk_wiz_1_0 |             5.0 |
| clkfbout_MarsZX2_clk_wiz_0_0_1 | i_system/clk_wiz_0/inst/clkfbout_MarsZX2_clk_wiz_0_0 |            65.0 |
| clkfbout_MarsZX2_clk_wiz_1_0   | i_system/clk_wiz_1/inst/clkfbout_MarsZX2_clk_wiz_1_0 |            40.0 |
| dac_sclko                      | J3_13                                                |            40.0 |
+--------------------------------+------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     1.671 |
|   i_system                 |     1.651 |
|     Video_IO_2_HDMI_TMDS_0 |     0.132 |
|       U0                   |     0.132 |
|     axi_interconnect_1     |     0.031 |
|       m00_couplers         |     0.003 |
|       m01_couplers         |     0.003 |
|       m03_couplers         |     0.003 |
|       m04_couplers         |     0.003 |
|       m05_couplers         |     0.003 |
|       m08_couplers         |     0.002 |
|       m09_couplers         |     0.003 |
|       m10_couplers         |     0.003 |
|       xbar                 |     0.009 |
|     axi_vdma_0             |     0.005 |
|       U0                   |     0.005 |
|     clk_wiz_0              |     0.099 |
|       inst                 |     0.099 |
|     clk_wiz_1              |     0.106 |
|       inst                 |     0.106 |
|     csm_sim_0              |     0.004 |
|       U0                   |     0.004 |
|     hwclock_0              |     0.005 |
|       U0                   |     0.005 |
|     lld_load_0             |     0.001 |
|       U0                   |     0.001 |
|     ltc2358_0              |     0.007 |
|       U0                   |     0.007 |
|     processing_system7_0   |     1.255 |
|       inst                 |     1.255 |
|     v_axi4s_vid_out_0      |     0.001 |
|       inst                 |     0.001 |
|     v_tc_0                 |     0.004 |
|       U0                   |     0.004 |
+----------------------------+-----------+


