Analysis & Synthesis report for GECKO
Tue Oct 17 21:18:57 2017
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Oct 17 21:18:57 2017           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; GECKO                                       ;
; Top-level Entity Name              ; GECKO                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; GECKO              ; GECKO              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 17 21:18:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file GECKO.bdf
    Info (12023): Found entity 1: GECKO
Info (12021): Found 1 design units, including 1 entities, in source file ALU.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file CPU.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-synth File: /home/archord/Downloads/lab03/vhdl/add_sub.vhd Line: 16
    Info (12023): Found entity 1: add_sub File: /home/archord/Downloads/lab03/vhdl/add_sub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/buttons.vhd
    Info (12022): Found design unit 1: buttons-synth File: /home/archord/Downloads/lab03/vhdl/buttons.vhd Line: 22
    Info (12023): Found entity 1: buttons File: /home/archord/Downloads/lab03/vhdl/buttons.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/comparator.vhd
    Info (12022): Found design unit 1: comparator-synth File: /home/archord/Downloads/lab03/vhdl/comparator.vhd Line: 16
    Info (12023): Found entity 1: comparator File: /home/archord/Downloads/lab03/vhdl/comparator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/controller.vhd
    Info (12022): Found design unit 1: controller-synth File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 39
    Info (12023): Found entity 1: controller File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/decoder.vhd
    Info (12022): Found design unit 1: decoder-synth File: /home/archord/Downloads/lab03/vhdl/decoder.vhd Line: 14
    Info (12023): Found entity 1: decoder File: /home/archord/Downloads/lab03/vhdl/decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/extend.vhd
    Info (12022): Found design unit 1: extend-synth File: /home/archord/Downloads/lab03/vhdl/extend.vhd Line: 12
    Info (12023): Found entity 1: extend File: /home/archord/Downloads/lab03/vhdl/extend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/IR.vhd
    Info (12022): Found design unit 1: IR-synth File: /home/archord/Downloads/lab03/vhdl/IR.vhd Line: 13
    Info (12023): Found entity 1: IR File: /home/archord/Downloads/lab03/vhdl/IR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/LEDs.vhd
    Info (12022): Found design unit 1: LEDs-synth File: /home/archord/Downloads/lab03/vhdl/LEDs.vhd Line: 22
    Info (12023): Found entity 1: LEDs File: /home/archord/Downloads/lab03/vhdl/LEDs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/logic_unit.vhd
    Info (12022): Found design unit 1: logic_unit-synth File: /home/archord/Downloads/lab03/vhdl/logic_unit.vhd Line: 14
    Info (12023): Found entity 1: logic_unit File: /home/archord/Downloads/lab03/vhdl/logic_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-synth File: /home/archord/Downloads/lab03/vhdl/multiplexer.vhd Line: 15
    Info (12023): Found entity 1: multiplexer File: /home/archord/Downloads/lab03/vhdl/multiplexer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x5.vhd
    Info (12022): Found design unit 1: mux2x5-synth File: /home/archord/Downloads/lab03/vhdl/mux2x5.vhd Line: 13
    Info (12023): Found entity 1: mux2x5 File: /home/archord/Downloads/lab03/vhdl/mux2x5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x16.vhd
    Info (12022): Found design unit 1: mux2x16-synth File: /home/archord/Downloads/lab03/vhdl/mux2x16.vhd Line: 13
    Info (12023): Found entity 1: mux2x16 File: /home/archord/Downloads/lab03/vhdl/mux2x16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x32.vhd
    Info (12022): Found design unit 1: mux2x32-synth File: /home/archord/Downloads/lab03/vhdl/mux2x32.vhd Line: 13
    Info (12023): Found entity 1: mux2x32 File: /home/archord/Downloads/lab03/vhdl/mux2x32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/PC.vhd
    Info (12022): Found design unit 1: PC-synth File: /home/archord/Downloads/lab03/vhdl/PC.vhd Line: 19
    Info (12023): Found entity 1: PC File: /home/archord/Downloads/lab03/vhdl/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/RAM.vhd
    Info (12022): Found design unit 1: RAM-synth File: /home/archord/Downloads/lab03/vhdl/RAM.vhd Line: 16
    Info (12023): Found entity 1: RAM File: /home/archord/Downloads/lab03/vhdl/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/register_file.vhd
    Info (12022): Found design unit 1: register_file-synth File: /home/archord/Downloads/lab03/vhdl/register_file.vhd Line: 18
    Info (12023): Found entity 1: register_file File: /home/archord/Downloads/lab03/vhdl/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/ROM.vhd
    Info (12022): Found design unit 1: ROM-synth File: /home/archord/Downloads/lab03/vhdl/ROM.vhd Line: 14
    Info (12023): Found entity 1: ROM File: /home/archord/Downloads/lab03/vhdl/ROM.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/ROM_Block.vhd
    Info (12022): Found design unit 1: rom_block-SYN File: /home/archord/Downloads/lab03/vhdl/ROM_Block.vhd Line: 52
    Info (12023): Found entity 1: ROM_Block File: /home/archord/Downloads/lab03/vhdl/ROM_Block.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/shift_unit.vhd
    Info (12022): Found design unit 1: shift_unit-synth File: /home/archord/Downloads/lab03/vhdl/shift_unit.vhd Line: 14
    Info (12023): Found entity 1: shift_unit File: /home/archord/Downloads/lab03/vhdl/shift_unit.vhd Line: 5
Info (12127): Elaborating entity "GECKO" for the top level hierarchy
Info (12128): Elaborating entity "LEDs" for hierarchy "LEDs:LEDs_0"
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder_0"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst"
Info (12128): Elaborating entity "controller" for hierarchy "CPU:inst|controller:controller_0"
Warning (10541): VHDL Signal Declaration warning at controller.vhd(12): used implicit default value for signal "branch_op" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal "pc_add_imm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at controller.vhd(20): used implicit default value for signal "pc_sel_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal "pc_sel_imm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at controller.vhd(28): used implicit default value for signal "sel_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal "sel_ra" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at controller.vhd(41): used implicit default value for signal "currentState" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(41): object "nextState" assigned a value but never read File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 41
Warning (10620): VHDL warning at controller.vhd(103): comparison between unequal length operands always returns FALSE File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 103
Error (10324): VHDL Expression error at controller.vhd(104): expression ""11011"" has 5 elements ; expected 6 elements. File: /home/archord/Downloads/lab03/vhdl/controller.vhd Line: 104
Error (12152): Can't elaborate user hierarchy "CPU:inst|controller:controller_0"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings
    Error: Peak virtual memory: 1017 megabytes
    Error: Processing ended: Tue Oct 17 21:18:57 2017
    Error: Elapsed time: 00:00:47
    Error: Total CPU time (on all processors): 00:00:36


