

================================================================
== Vivado HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Sat Sep 14 23:31:27 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1032|     1032| 5.160 us | 5.160 us |  1032|  1032|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         6|          4|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       36|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      134|    -|
|Register             |        -|      -|      572|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      572|      170|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_133_p2                     |     +    |      0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1164_fu_127_p2             |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  36|          25|          19|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |C_V_blk_n_AW                     |   9|          2|    1|          2|
    |C_V_blk_n_B                      |   9|          2|    1|          2|
    |C_V_blk_n_W                      |   9|          2|    1|          2|
    |C_V_offset_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  53|         12|    1|         12|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_100_p4     |   9|          2|    9|         18|
    |fifo_C_drain_local_in_V_V_blk_n  |   9|          2|    1|          2|
    |t_V_reg_96                       |   9|          2|    9|         18|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 134|         30|   26|         62|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |C_V_offset1_i_reg_148              |   26|   0|   26|          0|
    |ap_CS_fsm                          |   11|   0|   11|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |i_V_reg_163                        |    9|   0|    9|          0|
    |icmp_ln1164_reg_159                |    1|   0|    1|          0|
    |icmp_ln1164_reg_159_pp0_iter1_reg  |    1|   0|    1|          0|
    |t_V_reg_96                         |    9|   0|    9|          0|
    |tmp_V_2_reg_173                    |  128|   0|  128|          0|
    |tmp_V_3_reg_178                    |  128|   0|  128|          0|
    |tmp_V_4_reg_183                    |  128|   0|  128|          0|
    |tmp_V_reg_168                      |  128|   0|  128|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  572|   0|  572|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-----------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_start                           |  in |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_done                            | out |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_idle                            | out |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|ap_ready                           | out |    1| ap_ctrl_hs | C_drain_IO_L3_out_serialize | return value |
|m_axi_C_V_AWVALID                  | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWREADY                  |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWADDR                   | out |   32|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWID                     | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWLEN                    | out |   32|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWSIZE                   | out |    3|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWBURST                  | out |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWLOCK                   | out |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWCACHE                  | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWPROT                   | out |    3|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWQOS                    | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWREGION                 | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_AWUSER                   | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WVALID                   | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WREADY                   |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WDATA                    | out |  512|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WSTRB                    | out |   64|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WLAST                    | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WID                      | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_WUSER                    | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARVALID                  | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARREADY                  |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARADDR                   | out |   32|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARID                     | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARLEN                    | out |   32|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARSIZE                   | out |    3|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARBURST                  | out |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARLOCK                   | out |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARCACHE                  | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARPROT                   | out |    3|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARQOS                    | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARREGION                 | out |    4|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_ARUSER                   | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RVALID                   |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RREADY                   | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RDATA                    |  in |  512|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RLAST                    |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RID                      |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RUSER                    |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_RRESP                    |  in |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_BVALID                   |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_BREADY                   | out |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_BRESP                    |  in |    2|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_BID                      |  in |    1|    m_axi   |             C_V             |    pointer   |
|m_axi_C_V_BUSER                    |  in |    1|    m_axi   |             C_V             |    pointer   |
|C_V_offset_dout                    |  in |   32|   ap_fifo  |          C_V_offset         |    pointer   |
|C_V_offset_empty_n                 |  in |    1|   ap_fifo  |          C_V_offset         |    pointer   |
|C_V_offset_read                    | out |    1|   ap_fifo  |          C_V_offset         |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |  128|   ap_fifo  |  fifo_C_drain_local_in_V_V  |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  |  fifo_C_drain_local_in_V_V  |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  |  fifo_C_drain_local_in_V_V  |    pointer   |
+-----------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%C_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %C_V_offset)" [src/kernel_kernel.cpp:1159]   --->   Operation 14 'read' 'C_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%C_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %C_V_offset_read, i32 6, i32 31)" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 15 'partselect' 'C_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i26 %C_V_offset1_i to i64" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 19 'zext' 'zext_ln1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i512* %C_V, i64 %zext_ln1159" [src/kernel_kernel.cpp:1159->src/kernel_kernel.cpp:1180]   --->   Operation 20 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_local_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %C_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str37, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (4.37ns)   --->   "%C_V_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %C_V_addr, i32 256)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 23 'writereq' 'C_V_addr_i_wr_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 0.59>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %entry ], [ %i_V, %hls_label_29 ]"   --->   Operation 25 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln1164 = icmp eq i9 %t_V, -256" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 26 'icmp' 'icmp_ln1164' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.51ns)   --->   "%i_V = add i9 %t_V, 1" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 28 'add' 'i_V' <Predicate = true> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1164, label %.exit, label %hls_label_29" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 30 [1/1] (1.45ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 31 [1/1] (1.45ns)   --->   "%tmp_V_2 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 31 'read' 'tmp_V_2' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 32 [1/1] (1.45ns)   --->   "%tmp_V_3 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 32 'read' 'tmp_V_3' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 33 [1/1] (1.45ns)   --->   "%tmp_V_4 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %fifo_C_drain_local_in_V_V)" [src/kernel_kernel.cpp:1171->src/kernel_kernel.cpp:1180]   --->   Operation 33 'read' 'tmp_V_4' <Predicate = (!icmp_ln1164)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 34 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:1165->src/kernel_kernel.cpp:1180]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128(i128 %tmp_V_4, i128 %tmp_V_3, i128 %tmp_V_2, i128 %tmp_V)" [src/kernel_kernel.cpp:1174->src/kernel_kernel.cpp:1180]   --->   Operation 36 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %C_V_addr, i512 %p_Result_s, i64 -1)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 37 'write' <Predicate = (!icmp_ln1164)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)" [src/kernel_kernel.cpp:1176->src/kernel_kernel.cpp:1180]   --->   Operation 38 'specregionend' 'empty_83' <Predicate = (!icmp_ln1164)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:1164->src/kernel_kernel.cpp:1180]   --->   Operation 39 'br' <Predicate = (!icmp_ln1164)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 4.37>
ST_9 : Operation 40 [5/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 40 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 4> <Delay = 4.37>
ST_10 : Operation 41 [4/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 41 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 5> <Delay = 4.37>
ST_11 : Operation 42 [3/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 42 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 4.37>
ST_12 : Operation 43 [2/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 43 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 4.37>
ST_13 : Operation 44 [1/5] (4.37ns)   --->   "%C_V_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %C_V_addr)" [src/kernel_kernel.cpp:1175->src/kernel_kernel.cpp:1180]   --->   Operation 44 'writeresp' 'C_V_addr_i_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1180]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_V_offset_read     (read             ) [ 00000000000000]
C_V_offset1_i       (partselect       ) [ 00100000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
zext_ln1159         (zext             ) [ 00000000000000]
C_V_addr            (getelementptr    ) [ 00011111111111]
specinterface_ln0   (specinterface    ) [ 00000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000]
C_V_addr_i_wr_req   (writereq         ) [ 00000000000000]
br_ln1164           (br               ) [ 00111111100000]
t_V                 (phi              ) [ 00010000000000]
icmp_ln1164         (icmp             ) [ 00011111100000]
empty               (speclooptripcount) [ 00000000000000]
i_V                 (add              ) [ 00111111100000]
br_ln1164           (br               ) [ 00000000000000]
tmp_V               (read             ) [ 00011111100000]
tmp_V_2             (read             ) [ 00011011100000]
tmp_V_3             (read             ) [ 00011001100000]
tmp_V_4             (read             ) [ 00001000100000]
tmp_i               (specregionbegin  ) [ 00000000000000]
specpipeline_ln1165 (specpipeline     ) [ 00000000000000]
p_Result_s          (bitconcatenate   ) [ 00000000000000]
write_ln1175        (write            ) [ 00000000000000]
empty_83            (specregionend    ) [ 00000000000000]
br_ln1164           (br               ) [ 00111111100000]
C_V_addr_i_wr_resp  (writeresp        ) [ 00000000000000]
ret_ln1180          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="C_V_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_V_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="C_V_addr_i_wr_req/2 C_V_addr_i_wr_resp/9 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_read_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="128" slack="0"/>
<pin id="83" dir="0" index="1" bw="128" slack="0"/>
<pin id="84" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_2/5 tmp_V_3/6 tmp_V_4/7 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln1175_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="512" slack="6"/>
<pin id="90" dir="0" index="2" bw="512" slack="0"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1175/8 "/>
</bind>
</comp>

<comp id="96" class="1005" name="t_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="1"/>
<pin id="98" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="C_V_offset1_i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="26" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="C_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln1159_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="26" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="C_V_addr_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln1164_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1164/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Result_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="512" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="1"/>
<pin id="142" dir="0" index="2" bw="128" slack="2"/>
<pin id="143" dir="0" index="3" bw="128" slack="3"/>
<pin id="144" dir="0" index="4" bw="128" slack="4"/>
<pin id="145" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="148" class="1005" name="C_V_offset1_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="26" slack="1"/>
<pin id="150" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="C_V_offset1_i "/>
</bind>
</comp>

<comp id="153" class="1005" name="C_V_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="512" slack="2"/>
<pin id="155" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln1164_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1164 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="128" slack="4"/>
<pin id="170" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_V_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="128" slack="3"/>
<pin id="175" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_V_3_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="2"/>
<pin id="180" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_V_4_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="128" slack="1"/>
<pin id="185" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="60" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="131"><net_src comp="100" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="100" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="5"/><net_sink comp="87" pin=2"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="156"><net_src comp="120" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="162"><net_src comp="127" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="133" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="171"><net_src comp="81" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="176"><net_src comp="81" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="181"><net_src comp="81" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="186"><net_src comp="81" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_V | {2 8 9 10 11 12 13 }
 - Input state : 
	Port: C_drain_IO_L3_out_serialize : C_V | {}
	Port: C_drain_IO_L3_out_serialize : C_V_offset | {1 }
	Port: C_drain_IO_L3_out_serialize : fifo_C_drain_local_in_V_V | {4 5 6 7 }
  - Chain level:
	State 1
	State 2
		C_V_addr : 1
		C_V_addr_i_wr_req : 2
	State 3
		icmp_ln1164 : 1
		i_V : 1
		br_ln1164 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
		write_ln1175 : 1
		empty_83 : 1
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |     icmp_ln1164_fu_127     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    add   |         i_V_fu_133         |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | C_V_offset_read_read_fu_68 |    0    |    0    |
|          |       grp_read_fu_81       |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_74    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln1175_write_fu_87  |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|    C_V_offset1_i_fu_107    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln1159_fu_117     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      p_Result_s_fu_139     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    22   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   C_V_addr_reg_153  |   512  |
|C_V_offset1_i_reg_148|   26   |
|     i_V_reg_163     |    9   |
| icmp_ln1164_reg_159 |    1   |
|      t_V_reg_96     |    9   |
|   tmp_V_2_reg_173   |   128  |
|   tmp_V_3_reg_178   |   128  |
|   tmp_V_4_reg_183   |   128  |
|    tmp_V_reg_168    |   128  |
+---------------------+--------+
|        Total        |  1069  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_74 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_74 |  p1  |   2  |  512 |  1024  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1026  ||  1.206  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1069  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1069  |   31   |
+-----------+--------+--------+--------+
