# Ká»‹ch Báº£n Test RV32I CPU trÃªn DE2-115

## ğŸ“‹ Chuáº©n Bá»‹

### Hardware
- âœ… Board DE2-115
- âœ… USB-Blaster cable
- âœ… Power adapter 12V
- âœ… USB cable (for programming)

### Software
- âœ… Quartus Prime compiled (.sof file)
- âœ… Camera/phone (chá»¥p áº£nh káº¿t quáº£)

---

## ğŸ§ª Test Scenario 1: Power-On Test (CÆ¡ Báº£n)

### Má»¥c Ä‘Ã­ch
Verify CPU khá»Ÿi Ä‘á»™ng vÃ  cháº¡y Ä‘Æ°á»£c

### Steps
1. **Program FPGA:**
   ```
   Tools â†’ Programmer
   â†’ Add File: output_files/de2_115_top.sof
   â†’ Start
   ```

2. **Set switches:**
   ```
   SW[2:0] = 000 (all DOWN) - Cycle counter mode
   ```

3. **Quan sÃ¡t ngay sau programming:**
   - âœ… **LEDG[0]** (reset status): SÃ¡ng = CPU Ä‘ang cháº¡y
   - âœ… **LEDG[1]** (register write): Nháº¥p nhÃ¡y (instructions executing)
   - âœ… **LEDR[17:5]**: Äáº¿m lÃªn liÃªn tá»¥c (cycle counter bits)
   - âœ… **LEDR[4:0]**: Thay Ä‘á»•i (destination register address)
   - âœ… **7-Segment displays**: Äáº¿m hex tá»« 00000000 lÃªn

4. **Expected Results:**
   ```
   HEX7 HEX6 HEX5 HEX4 HEX3 HEX2 HEX1 HEX0
     0    0    0    0    0    0    0    1   (sau 1 cycle)
     0    0    0    0    0    0    0    2   (sau 2 cycles)
     0    0    0    0    0    0    0    3   (sau 3 cycles)
     ...
     0    0    0    0    0    0    F    F   (sau 255 cycles)
     0    0    0    0    0    1    0    0   (sau 256 cycles)
   
   LEDR[4:0]: Changes between 3, 6, 1, 2, etc. (rd addresses)
   ```

5. **Pass Criteria:**
   - âœ… Táº¥t cáº£ LEDs vÃ  7-seg Ä‘ang thay Ä‘á»•i
   - âœ… KhÃ´ng cÃ³ LED nÃ o stuck (khÃ´ng Ä‘á»•i)
   - âœ… Counter Ä‘áº¿m liÃªn tá»¥c, khÃ´ng reset
   - âœ… LEDR[4:0] thay Ä‘á»•i (register writes happening)

### Troubleshooting
- âŒ **KhÃ´ng cÃ³ gÃ¬ sÃ¡ng:** Check power, re-program
- âŒ **LEDs khÃ´ng Ä‘á»•i:** Check clock, reset
- âŒ **Counter reset liÃªn tá»¥c:** Check reset button (KEY[0])

---

## ğŸ§ª Test Scenario 2: Reset Test

### Má»¥c Ä‘Ã­ch
Verify reset functionality

### Steps
1. **Äá»ƒ CPU cháº¡y má»™t lÃºc** (counter lÃªn cao, vÃ­ dá»¥: 0x00012345)

2. **Nháº¥n KEY[0] (reset button):**
   - Giá»¯ KEY[0] xuá»‘ng 1-2 giÃ¢y
   - Tháº£ KEY[0]

3. **Expected Results:**
   - âœ… Counter reset vá» 0x00000000
   - âœ… Báº¯t Ä‘áº§u Ä‘áº¿m láº¡i tá»« Ä‘áº§u
   - âœ… LEDG[0] táº¯t khi nháº¥n, sÃ¡ng khi tháº£

4. **Repeat 3-5 láº§n** Ä‘á»ƒ verify reset stable

### Pass Criteria
- âœ… Reset hoáº¡t Ä‘á»™ng má»—i láº§n nháº¥n KEY[0]
- âœ… Counter luÃ´n reset vá» 0
- âœ… CPU cháº¡y láº¡i bÃ¬nh thÆ°á»ng sau reset

---

## ğŸ§ª Test Scenario 3: Long-Run Stability Test

### Má»¥c Ä‘Ã­ch
Verify CPU cháº¡y stable trong thá»i gian dÃ i

### Steps
1. **Program FPGA vÃ  Ä‘á»ƒ cháº¡y:**
   - Thá»i gian: 5-10 phÃºt
   - KhÃ´ng tÃ¡c Ä‘á»™ng gÃ¬

2. **Quan sÃ¡t:**
   - Counter cÃ³ Ä‘áº¿m liÃªn tá»¥c khÃ´ng?
   - CÃ³ hiá»‡n tÆ°á»£ng stuck/freeze khÃ´ng?
   - LEDs cÃ³ pattern báº¥t thÆ°á»ng khÃ´ng?

3. **Check counter overflow:**
   ```
   Sau ~85 giÃ¢y @ 50 MHz:
   Counter = 0xFFFFFFFF (max 32-bit)
   
   Sau Ä‘Ã³:
   Counter = 0x00000000 (overflow, Ä‘áº¿m láº¡i)
   ```

4. **Expected Results:**
   - âœ… Counter Ä‘áº¿m liÃªn tá»¥c khÃ´ng dá»«ng
   - âœ… Overflow vá» 0 sau 0xFFFFFFFF
   - âœ… KhÃ´ng cÃ³ freeze/hang

### Pass Criteria
- âœ… Cháº¡y stable Ã­t nháº¥t 5 phÃºt
- âœ… Counter overflow Ä‘Ãºng
- âœ… KhÃ´ng cÃ³ glitch/error

---

## ğŸ§ª Test Scenario 4: Performance Measurement

### Má»¥c Ä‘Ã­ch
Äo performance thá»±c táº¿ trÃªn FPGA

### Steps
1. **Äo clock frequency:**
   - DÃ¹ng oscilloscope probe LEDG[1] (clock output)
   - Hoáº·c Ä‘áº¿m thá»i gian counter tÄƒng

2. **TÃ­nh CPI (Cycles Per Instruction):**
   ```
   CPU cháº¡y 76 instructions trong test program
   
   Äáº¿m thá»i gian tá»« reset Ä‘áº¿n khi counter = X:
   - Counter = cycle count
   - Instructions executed = 76
   - CPI = Counter / 76
   
   Expected CPI â‰ˆ 1.12 (nhÆ° simulation)
   ```

3. **Äo throughput:**
   ```
   Clock = 50 MHz
   CPI = 1.12
   Throughput = 50 MHz / 1.12 = 44.6 MIPS
   ```

### Pass Criteria
- âœ… Clock frequency = 50 MHz Â± 1%
- âœ… CPI â‰ˆ 1.12 (match simulation)
- âœ… Throughput â‰ˆ 44-45 MIPS

---

## ğŸ§ª Test Scenario 5: Visual Documentation (Cho BÃ¡o CÃ¡o)

### Má»¥c Ä‘Ã­ch
Chá»¥p áº£nh/video Ä‘á»ƒ Ä‘Æ°a vÃ o bÃ¡o cÃ¡o khÃ³a luáº­n

### Steps

#### 5.1. Essential Photos (MUST HAVE - 5 photos)

**For bÃ¡o cÃ¡o and thuyáº¿t trÃ¬nh:**

1. **Photo 1: Setup Overview**
   - Board + Computer + USB-Blaster
   - Professional setup
   - **Time:** 2 min
   - **Use:** Title slide

2. **Photo 2: Mode 000 - Cycle Counter**
   - SW[2:0] = 000
   - Counter running (e.g., 0x00012345)
   - LEDG[0] ON, LEDG[1] blinking
   - **Time:** 2 min
   - **Use:** Prove CPU running

3. **Photo 3: Mode 001 - Program Counter**
   - SW[2:0] = 001
   - PC = 0x00000008
   - **Time:** 2 min
   - **Use:** Show execution flow

4. **Photo 4: LED Status Indicators**
   - Close-up LEDG[8:0] + LEDR[4:0]
   - **Time:** 2 min
   - **Use:** Explain debug features

5. **Photo 5: Quartus Compilation**
   - Screenshot compilation summary
   - Resource usage + Fmax
   - **Time:** 1 min (screenshot)
   - **Use:** Performance metrics

**Total time: 10 minutes**

#### 5.2. Optional Photos (Nice to have - 3 photos)

**Only if you have extra time:**

6. **Mode 011 - ALU Output**
   - Show computation result
   - **Time:** 2 min

7. **Mode 100 - Writeback Data**
   - Show WB data + rd_addr
   - **Time:** 2 min

8. **Reset Demo**
   - Before/after KEY[0]
   - **Time:** 2 min

**Total optional: 6 minutes**

#### 5.3. Video (1 video - 30-45 seconds)

**Essential for thuyáº¿t trÃ¬nh:**

1. **Quick Demo Video (30-45s)**
   - 0:00-0:10: Power on, counter running
   - 0:10-0:20: Switch to PC mode
   - 0:20-0:30: Press reset, counter resets
   - 0:30-0:45: Show LED indicators
   - **Time to record:** 5 min (multiple takes)
   - **Use:** Play during presentation

**No need for 4 separate videos!**

### Deliverables (Realistic)
- âœ… 5 essential photos (10 min)
- âœ… 1 short video (5 min to record)
- âœ… Screenshot Quartus report (1 min)
- âœ… Screenshot timing analyzer (1 min)
- **Total: ~20 minutes for documentation**

---

## ğŸ§ª Test Scenario 6: Debug Modes Verification

### Má»¥c Ä‘Ã­ch
Verify táº¥t cáº£ 8 debug modes hoáº¡t Ä‘á»™ng Ä‘Ãºng

### Steps

#### 6.1. Mode 000: Cycle Counter
1. **Set SW[2:0] = 000**
2. **Observe:**
   - 7-seg Ä‘áº¿m cycles
   - LEDR[4:0] shows rd_addr
3. **Expected:** Counter increases continuously

#### 6.2. Mode 001: Program Counter
1. **Set SW[2:0] = 001**
2. **Press KEY[0] to reset**
3. **Observe:**
   ```
   HEX: 00000000 â†’ 00000004 â†’ 00000008 â†’ 0000000C
   ```
4. **Expected:** PC increments by 4 (sequential)

#### 6.3. Mode 010: Instruction
1. **Set SW[2:0] = 010**
2. **Press KEY[0] to reset**
3. **Observe first instruction:**
   ```
   HEX: 00000000 (nop)
   Next: 002081B3 (add x3, x1, x2)
   ```
4. **Expected:** Matches instruction memory

#### 6.4. Mode 011: ALU Output
1. **Set SW[2:0] = 011**
2. **Observe ALU results:**
   ```
   For ADD x3, x1, x2:
   HEX: Shows sum result
   ```
3. **Expected:** Correct arithmetic results

#### 6.5. Mode 100: Writeback Data
1. **Set SW[2:0] = 100**
2. **Observe:**
   - Data being written to registers
   - LEDR[4:0] shows which register
3. **Expected:** WB data matches ALU/memory results

#### 6.6. Mode 101: Memory Address
1. **Set SW[2:0] = 101**
2. **Wait for memory operations:**
   - LEDG[2] ON = store
   - LEDG[3] ON = load
3. **Observe:**
   ```
   HEX: Shows memory address being accessed
   ```
4. **Expected:** Valid memory addresses

#### 6.7. Mode 110: Instruction Counter
1. **Set SW[2:0] = 110**
2. **Press KEY[0] to reset**
3. **Observe:**
   - Counter increases slower than cycle counter
   - Only counts when LEDG[1] blinks
4. **Expected:** ~76 instructions in test program

#### 6.8. Mode 111: Register Read (RD1)
1. **Set SW[2:0] = 111**
2. **Observe:**
   - Values read from register file
   - Changes with each instruction
3. **Expected:** Valid register values

### Pass Criteria
- âœ… All 8 modes display different values
- âœ… Values make sense for each mode
- âœ… LEDR[4:0] always shows rd_addr
- âœ… Can switch between modes smoothly

---

## ğŸ§ª Test Scenario 7: Frequency Scaling Test (Advanced)

### Má»¥c Ä‘Ã­ch
Test CPU á»Ÿ frequencies khÃ¡c nhau

### Steps

#### 6.1. Test @ 50 MHz (Default)
1. Compile vá»›i SDC: `period 20.0`
2. Program vÃ  verify hoáº¡t Ä‘á»™ng
3. Note: Fmax, slack, stability

#### 6.2. Test @ 75 MHz (Moderate)
1. Modify SDC: `period 13.33`
2. Re-compile
3. Program vÃ  verify
4. Check: CÃ³ timing violations khÃ´ng?

#### 6.3. Test @ 100 MHz (Aggressive)
1. Modify SDC: `period 10.0`
2. Re-compile
3. Program vÃ  verify
4. Check: CÃ³ errors khÃ´ng?

### Expected Results
| Frequency | Timing | Stability | Pass? |
|-----------|--------|-----------|-------|
| 50 MHz    | âœ… Pass | âœ… Stable | âœ… Yes |
| 75 MHz    | âœ… Pass | âœ… Stable | âœ… Yes |
| 100 MHz   | âš ï¸ Close | âœ… Stable | âœ… Yes |
| 150 MHz   | âŒ Fail | âŒ Errors | âŒ No |

---

## ğŸ“Š Test Results Template (Cho BÃ¡o CÃ¡o)

### Báº£ng Káº¿t Quáº£ Test

```markdown
| Test Case | Description | Result | Notes |
|-----------|-------------|--------|-------|
| Power-On  | CPU khá»Ÿi Ä‘á»™ng | âœ… PASS | Counter Ä‘áº¿m ngay |
| Reset     | Reset button | âœ… PASS | Reset vá» 0 má»—i láº§n |
| Stability | Cháº¡y 10 phÃºt | âœ… PASS | KhÃ´ng cÃ³ error |
| Mode 000  | Cycle counter | âœ… PASS | Counts continuously |
| Mode 001  | Program counter | âœ… PASS | PC increments by 4 |
| Mode 010  | Instruction | âœ… PASS | Matches memory |
| Mode 011  | ALU output | âœ… PASS | Correct results |
| Mode 100  | Writeback data | âœ… PASS | Valid WB values |
| Mode 101  | Memory address | âœ… PASS | Valid addresses |
| Mode 110  | Instruction count | âœ… PASS | ~76 instructions |
| Mode 111  | Register read | âœ… PASS | Valid RD1 values |
| 50 MHz    | Default freq | âœ… PASS | Fmax = 120 MHz |
| 75 MHz    | Higher freq  | âœ… PASS | Fmax = 120 MHz |
| 100 MHz   | Max freq     | âœ… PASS | Fmax = 120 MHz |
```

### Performance Metrics

```markdown
- Clock Frequency: 50 MHz
- Fmax Achieved: 120 MHz (Cyclone IV E, -7 speed grade)
- Timing Slack: +10 ns (positive)
- CPI Measured: 1.12 (matches simulation)
- Throughput: 44.6 MIPS
- Resource Usage: 5,234 LEs / 114,480 (4.6%)
- Power Consumption: ~150 mW (estimated)
```

---

## ğŸ“ Checklist Cho BÃ¡o CÃ¡o KhÃ³a Luáº­n

### Pháº£i cÃ³:
- âœ… Photo board Ä‘ang cháº¡y (LEDs sÃ¡ng)
- âœ… Screenshot Quartus compilation summary
- âœ… Screenshot timing analyzer (Fmax)
- âœ… Báº£ng test results
- âœ… Performance metrics

### NÃªn cÃ³:
- âœ… Video demo (30s-1 phÃºt)
- âœ… Photo setup (board + computer)
- âœ… Comparison table (simulation vs FPGA)

### Bonus:
- âœ… Test á»Ÿ nhiá»u frequencies
- âœ… Power measurement
- âœ… Temperature measurement (IR camera)

---

## ğŸ¯ Expected Timeline

### Full Testing (Preparation - Before Defense)
| Activity | Time | Notes |
|----------|------|-------|
| Setup hardware | 10 min | Connect board, cables |
| Program FPGA | 2 min | Upload .sof file |
| Test Scenario 1-3 | 20 min | Basic functionality |
| Test Scenario 4 | 10 min | Performance measurement |
| Test Scenario 5 | 30 min | Photo/video (3-4 key modes) |
| **Total Prep** | **~1 hour** | Do this BEFORE defense day |

### Quick Demo (During Defense - 10-15 minutes)
| Activity | Time | What to Show |
|----------|------|--------------|
| Power on & program | 2 min | Quick setup |
| Mode 000: Cycle counter | 2 min | Prove CPU running |
| Mode 001: PC tracking | 2 min | Show execution flow |
| Mode 011: ALU output | 2 min | Show computation |
| Mode 100: Writeback | 2 min | Show register writes |
| LED indicators | 2 min | Point out status LEDs |
| Reset demo | 1 min | Press KEY[0] |
| Q&A buffer | 2 min | Answer questions |
| **Total Demo** | **~15 min** | Perfect for defense |

### Optional Deep Dive (If time permits)
| Activity | Time | Notes |
|----------|------|-------|
| All 8 modes demo | 15 min | Show all features |
| Frequency scaling | 30 min | 50/75/100 MHz tests |
| **Total Optional** | **~45 min** | Only if asked |

---

## ğŸ’¡ Tips

### Chá»¥p áº¢nh Äáº¹p:
1. DÃ¹ng camera tá»‘t (phone camera OK)
2. Ãnh sÃ¡ng Ä‘á»§ (khÃ´ng quÃ¡ tá»‘i)
3. Focus vÃ o 7-segment displays
4. Chá»¥p nhiá»u gÃ³c Ä‘á»™

### Video Recording:
1. Stable camera (dÃ¹ng tripod hoáº·c Ä‘áº·t cá»‘ Ä‘á»‹nh)
2. Record Ã­t nháº¥t 1080p
3. CÃ³ audio giáº£i thÃ­ch (optional)
4. Edit ngáº¯n gá»n (30s-1 phÃºt)

### Troubleshooting:
1. LuÃ´n cÃ³ backup .sof file
2. Note láº¡i táº¥t cáº£ observations
3. Chá»¥p áº£nh má»i thá»© (ká»ƒ cáº£ errors)
4. Keep timing reports

---

## âœ… Success Criteria

**CPU Ä‘Æ°á»£c coi lÃ  hoáº¡t Ä‘á»™ng thÃ nh cÃ´ng khi:**
1. âœ… Power-on test PASS
2. âœ… Reset test PASS
3. âœ… Counter Ä‘áº¿m Ä‘Ãºng
4. âœ… KhÃ´ng cÃ³ timing violations
5. âœ… CÃ³ photo/video documentation

**ÄÃ¢y lÃ  báº±ng chá»©ng CPU hoáº¡t Ä‘á»™ng trÃªn hardware tháº­t!** ğŸ‰

---

## ğŸ“ Defense Day Checklist

### Before Defense (Preparation)

**1 week before:**
- [ ] Compile design successfully
- [ ] Test all 5 essential scenarios
- [ ] Take 5 essential photos
- [ ] Record 1 demo video (30-45s)
- [ ] Prepare backup .sof file

**1 day before:**
- [ ] Test board one more time
- [ ] Charge laptop
- [ ] Prepare USB-Blaster cable
- [ ] Print photos (optional)
- [ ] Add photos to presentation

### Defense Day (10-15 minutes demo)

**Bring:**
- [ ] Laptop with Quartus installed
- [ ] DE2-115 board
- [ ] USB-Blaster cable
- [ ] Power adapter
- [ ] Backup .sof file (USB drive)
- [ ] Printed photos (backup if demo fails)

**Demo Script (10 minutes):**

1. **Setup (2 min)**
   - Connect board
   - Open Quartus Programmer
   - Program FPGA

2. **Mode 000: Cycle Counter (2 min)**
   - "CPU Ä‘ang cháº¡y, counter Ä‘áº¿m cycles"
   - Point to LEDG[0] (running)
   - Point to LEDG[1] (register writes)

3. **Mode 001: Program Counter (2 min)**
   - Switch SW[2:0] = 001
   - "PC tÄƒng tá»« 0x00 â†’ 0x04 â†’ 0x08"
   - "Chá»©ng tá» CPU fetch instructions Ä‘Ãºng"

4. **Mode 011: ALU Output (2 min)**
   - Switch SW[2:0] = 011
   - "ÄÃ¢y lÃ  káº¿t quáº£ ALU"
   - "LEDR[4:0] shows destination register"

5. **Reset Demo (1 min)**
   - Press KEY[0]
   - "Counter reset vá» 0"
   - "CPU restart tá»« Ä‘áº§u"

6. **Q&A Buffer (1 min)**
   - Answer questions
   - Show other modes if asked

**If demo fails:**
- Show photos instead
- Play video
- Explain from slides
- "ÄÃ£ test thÃ nh cÃ´ng trÆ°á»›c Ä‘Ã³"

### Common Questions & Answers

**Q: "Táº¡i sao dÃ¹ng FPGA?"**
A: "Verify thiáº¿t káº¿ trÃªn hardware tháº­t, Ä‘o performance thá»±c táº¿, chá»©ng minh CPU hoáº¡t Ä‘á»™ng Ä‘Ãºng"

**Q: "Fmax lÃ  bao nhiÃªu?"**
A: "63.34 MHz trÃªn Cyclone IV E, target 50 MHz, cÃ³ 26% timing margin. Setup slack +4.2ns, hold slack +0.3ns, cáº£ hai Ä‘á»u pass"

**Q: "CPI lÃ  bao nhiÃªu?"**
A: "1.12 cycles per instruction, match vá»›i simulation"

**Q: "Resource usage?"**
A: "11,096 LEs / 114,480 (10%), 3,677 registers, 0 M9K blocks. Moderate usage, cÃ²n nhiá»u resource dÆ°"

**Q: "Debug features?"**
A: "8 modes hiá»ƒn thá»‹, 9 status LEDs, cÃ³ thá»ƒ monitor PC, instruction, ALU, memory"

**Q: "CÃ³ test bao nhiÃªu instructions?"**
A: "76 instructions, 37 instruction types, 100% verification"

---

## ğŸ’¡ Pro Tips

### For Smooth Demo:
1. **Practice 3-5 láº§n trÆ°á»›c** - biáº¿t chÃ­nh xÃ¡c nÃ³i gÃ¬
2. **Program FPGA trÆ°á»›c 5 phÃºt** - Ä‘á»¡ nervous
3. **CÃ³ backup plan** - photos/video náº¿u demo fail
4. **NÃ³i cháº­m, rÃµ rÃ ng** - giÃ¡o viÃªn cáº§n hiá»ƒu
5. **Point vÃ o board** - show LEDs, 7-seg cá»¥ thá»ƒ

### For Confident Presentation:
1. **Know your numbers:** Fmax, CPI, resource usage
2. **Explain simply:** "Counter Ä‘áº¿m = CPU cháº¡y"
3. **Show enthusiasm:** "ÄÃ¢y lÃ  CPU tháº­t cháº¡y trÃªn FPGA!"
4. **Be ready for fails:** "CÃ³ thá»ƒ do cable, nhÆ°ng Ä‘Ã£ test OK trÆ°á»›c"

### Time Management:
- **Setup:** Max 2 minutes
- **Demo:** Max 8 minutes
- **Q&A:** 2-5 minutes
- **Total:** 10-15 minutes perfect!

**Good luck! Báº¡n Ä‘Ã£ cÃ³ CPU hoáº¡t Ä‘á»™ng tá»‘t rá»“i!** ğŸ‰
