// Seed: 3519049513
module module_0 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output supply0 id_5
);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    output supply0 id_3,
    input wand id_4
    , id_10,
    input logic id_5,
    output logic id_6,
    input tri id_7,
    input wor id_8
);
  always
  fork
    id_6 <= id_5;
    id_2 <= 1;
  join
  module_0(
      id_1, id_0, id_4, id_3, id_4, id_3
  );
  assign id_6 = 1;
  assign {1'b0, 1} = id_0;
  tri1 id_11;
  assign id_11 = id_0;
  wire id_12;
endmodule
