{
    "nl": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/31-openroad-repairdesignpostgpl/counter.nl.v",
    "pnl": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/31-openroad-repairdesignpostgpl/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/31-openroad-repairdesignpostgpl/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/31-openroad-repairdesignpostgpl/counter.odb",
    "sdc": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/31-openroad-repairdesignpostgpl/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/12-openroad-staprepnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/12-openroad-staprepnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/12-openroad-staprepnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lanh/20213979/counterfullstep/runs/RUN_2024-12-20_03-18-04/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 441,
        "design__inferred_latch__count": 0,
        "design__instance__count": 97,
        "design__instance__area": 679.402,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00013955,
        "power__switching__total": 4.39822e-05,
        "power__leakage__total": 3.754e-10,
        "power__total": 0.000183533,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -8.8235e-05,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -8.8235e-05,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.439614,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 2.34902,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8878248387761833,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.5577589659116002,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2689174514740931,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.0876964081730627,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -8.8235e-05,
        "clock__skew__worst_setup": -8.8235e-05,
        "timing__hold__ws": 0.439614,
        "timing__setup__ws": 2.34902,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 48.375 59.095",
        "design__core__bbox": "5.52 10.88 42.78 46.24",
        "flow__warnings__count": 33696,
        "flow__errors__count": 0,
        "design__io": 23,
        "design__die__area": 2858.72,
        "design__core__area": 1317.51,
        "design__instance__count__stdcell": 97,
        "design__instance__area__stdcell": 679.402,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.51567,
        "design__instance__utilization__stdcell": 0.51567,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 21,
        "design__io__hpwl": 596919,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 165.091,
        "design__instance__displacement__mean": 1.342,
        "design__instance__displacement__max": 5.58,
        "route__wirelength__estimated": 1032.37,
        "design__violations": 0
    }
}