-- generated by newgenasym Tue Feb 07 09:52:44 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity op213 is
    port (    
	\+ina\:    IN     STD_LOGIC;    
	\+inb\:    IN     STD_LOGIC;    
	\-ina\:    IN     STD_LOGIC;    
	\-inb\:    IN     STD_LOGIC;    
	OUTA:      OUT    STD_LOGIC;    
	OUTB:      OUT    STD_LOGIC;    
	\v+\:      IN     STD_LOGIC;    
	\v-\:      IN     STD_LOGIC);
end op213;
