Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/for_bit_cla_pg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_cla_pg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/four_bit_claa_pg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity four_bit_claa_pg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sources_1/imports/new/sixteen_bit_claa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sixteen_bit_claa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ajayak02.HLGN/Downloads/EE-26---Digital-Logic-Systems-master/EE-26---Digital-Logic-Systems-master/sixteen_bit_claa/sixteen_bit_claa.srcs/sim_1/imports/new/claa_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity claa_tb
