Warning (10268): Verilog HDL information at bfloat16_adder.sv(17): always construct contains both blocking and non-blocking assignments File: F:/VLSI_code/mark_course/bfloat16_adder.sv Line: 17
