--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eight_bit_comp.twx eight_bit_comp.ncd -o eight_bit_comp.twr
eight_bit_comp.pcf -ucf eight_bit_comp.ucf

Design file:              eight_bit_comp.ncd
Physical constraint file: eight_bit_comp.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pb1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inp<0>      |    0.048(R)|    1.618(R)|pb1_BUFGP         |   0.000|
inp<1>      |    1.175(R)|    0.715(R)|pb1_BUFGP         |   0.000|
inp<2>      |   -0.198(R)|    1.818(R)|pb1_BUFGP         |   0.000|
inp<3>      |    0.793(R)|    1.027(R)|pb1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inp<0>      |   -1.076(R)|    3.150(R)|pb2_BUFGP         |   0.000|
inp<1>      |   -0.688(R)|    2.839(R)|pb2_BUFGP         |   0.000|
inp<2>      |   -1.850(R)|    3.770(R)|pb2_BUFGP         |   0.000|
inp<3>      |   -0.861(R)|    2.979(R)|pb2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inp<0>      |   -0.679(R)|    2.536(R)|pb3_BUFGP         |   0.000|
inp<1>      |    1.040(R)|    1.161(R)|pb3_BUFGP         |   0.000|
inp<2>      |   -1.008(R)|    2.804(R)|pb3_BUFGP         |   0.000|
inp<3>      |   -0.048(R)|    2.035(R)|pb3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
inp<0>      |   -0.846(R)|    2.642(R)|pb4_BUFGP         |   0.000|
inp<1>      |   -0.773(R)|    2.583(R)|pb4_BUFGP         |   0.000|
inp<2>      |   -1.128(R)|    2.868(R)|pb4_BUFGP         |   0.000|
inp<3>      |   -0.139(R)|    2.077(R)|pb4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock pb1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
e           |   14.052(R)|pb1_BUFGP         |   0.000|
g           |   14.855(R)|pb1_BUFGP         |   0.000|
l           |   14.950(R)|pb1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
e           |   17.798(R)|pb2_BUFGP         |   0.000|
g           |   17.533(R)|pb2_BUFGP         |   0.000|
l           |   17.689(R)|pb2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
e           |   14.865(R)|pb3_BUFGP         |   0.000|
g           |   15.489(R)|pb3_BUFGP         |   0.000|
l           |   15.736(R)|pb3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
e           |   16.875(R)|pb4_BUFGP         |   0.000|
g           |   16.610(R)|pb4_BUFGP         |   0.000|
l           |   16.766(R)|pb4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Jan 28 15:34:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



