

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:34:25 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Chan_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1297921|  1297921|  1297921|  1297921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop    |  1297920|  1297920|        60|          -|          -|  21632|    no    |
        | + W_Row_Loop_W_Col_Loop_Chan_Loop  |       55|       55|         4|          2|          1|     27|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    523|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     193|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      6|     564|   1691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdfYi_U4  |conv_1_mac_muladdfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        2|  0|   0|    0|   864|   32|     1|        27648|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|    0|   896|   64|     2|        28672|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_742_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln18_1_fu_452_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln18_fu_512_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln21_fu_718_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln26_1_fu_605_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_623_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_3_fu_647_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_683_p2     |     +    |      0|  0|  13|           6|           6|
    |add_ln26_5_fu_697_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_707_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln26_fu_441_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_426_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_315_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_371_p2              |     +    |      0|  0|  15|           5|           1|
    |ch_fu_732_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_737_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_321_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_569_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_458_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_541_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_617_p2     |     -    |      0|  0|  13|           6|           6|
    |sub_ln26_3_fu_669_p2     |     -    |      0|  0|  13|          13|          13|
    |sub_ln26_fu_502_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln18_fu_563_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_791_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_365_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_327_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_359_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_446_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln21_fu_464_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_557_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_779_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_773_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_309_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln21_fu_575_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_785_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_377_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_748_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln18_1_fu_478_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_2_fu_628_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln18_fu_470_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln21_1_fu_593_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln21_2_fu_635_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln21_3_fu_724_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln21_fu_581_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_341_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_383_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_3_fu_391_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_333_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln18_fu_551_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_353_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 523|         252|         258|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_283_p4              |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten21_phi_fu_227_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_249_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_260_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_238_p4              |   9|          2|    2|          4|
    |c_0_reg_201                                |   9|          2|    5|         10|
    |ch_0_reg_279                               |   9|          2|    2|          4|
    |f_0_reg_212                                |   9|          2|    6|         12|
    |grp_fu_290_p0                              |  15|          3|   32|         96|
    |grp_fu_290_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_223                   |   9|          2|    5|         10|
    |indvar_flatten29_reg_189                   |   9|          2|   11|         22|
    |indvar_flatten43_reg_167                   |   9|          2|   15|         30|
    |indvar_flatten_reg_245                     |   9|          2|    4|          8|
    |r_0_reg_178                                |   9|          2|    5|         10|
    |w_sum_2_reg_267                            |   9|          2|   32|         64|
    |wc_0_reg_256                               |   9|          2|    2|          4|
    |wr_0_reg_234                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 224|         48|  170|        410|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_867               |   5|   0|    5|          0|
    |add_ln8_reg_819                  |  15|   0|   15|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_201                      |   5|   0|    5|          0|
    |ch_0_reg_279                     |   2|   0|    2|          0|
    |ch_reg_912                       |   2|   0|    2|          0|
    |conv_out_addr_reg_858            |  15|   0|   15|          0|
    |f_0_reg_212                      |   6|   0|    6|          0|
    |f_reg_932                        |   6|   0|    6|          0|
    |icmp_ln11_reg_824                |   1|   0|    1|          0|
    |icmp_ln18_reg_863                |   1|   0|    1|          0|
    |icmp_ln18_reg_863_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_223         |   5|   0|    5|          0|
    |indvar_flatten29_reg_189         |  11|   0|   11|          0|
    |indvar_flatten43_reg_167         |  15|   0|   15|          0|
    |indvar_flatten_reg_245           |   4|   0|    4|          0|
    |r_0_reg_178                      |   5|   0|    5|          0|
    |select_ln11_reg_937              |  11|   0|   11|          0|
    |select_ln18_1_reg_872            |   2|   0|    2|          0|
    |select_ln21_1_reg_882            |   2|   0|    2|          0|
    |select_ln21_3_reg_897            |   4|   0|    4|          0|
    |select_ln21_reg_877              |   2|   0|    2|          0|
    |select_ln35_1_reg_829            |   5|   0|    5|          0|
    |select_ln35_2_reg_835            |   6|   0|    6|          0|
    |select_ln35_3_reg_840            |   5|   0|    5|          0|
    |w_sum_2_reg_267                  |  32|   0|   32|          0|
    |wc_0_reg_256                     |   2|   0|    2|          0|
    |wr_0_reg_234                     |   2|   0|    2|          0|
    |zext_ln26_reg_848                |   6|   0|   64|         58|
    |zext_ln35_2_reg_853              |   6|   0|   11|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 193|   0|  256|         63|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

