
---------- Begin Simulation Statistics ----------
final_tick                                  292561000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718096                       # Number of bytes of host memory used
host_op_rate                                    72126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.32                       # Real time elapsed on the host
host_tick_rate                               11114714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1793310                       # Number of instructions simulated
sim_ops                                       1898483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000293                       # Number of seconds simulated
sim_ticks                                   292561000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.604736                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  68605                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               75719                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             3734                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           141725                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2768                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           2928                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             160                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 182296                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  11934                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                  3180477                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  525851                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             2563                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    161445                       # Number of branches committed
system.cpu0.commit.bw_lim_events                21366                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          32347                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              793308                       # Number of instructions committed
system.cpu0.commit.committedOps                874487                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       544163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.607031                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.106373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       224718     41.30%     41.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       129370     23.77%     65.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        58643     10.78%     75.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        49307      9.06%     84.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        24844      4.57%     89.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        15294      2.81%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        11211      2.06%     94.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         9410      1.73%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        21366      3.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       544163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                9767                       # Number of function calls committed.
system.cpu0.commit.int_insts                   712953                       # Number of committed integer instructions.
system.cpu0.commit.loads                       172075                       # Number of loads committed
system.cpu0.commit.membars                        956                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          558611     63.88%     63.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2747      0.31%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         172075     19.68%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        141054     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           874487                       # Class of committed instruction
system.cpu0.commit.refs                        313129                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     793308                       # Number of Instructions Simulated
system.cpu0.committedOps                       874487                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.737574                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.737574                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               144008                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1171                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               67783                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                928013                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                   42169                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   329054                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  2617                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                19555                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                31690                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     182296                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   220375                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       532940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  249                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          421                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        894539                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                   7576                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.311552                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             12228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             83307                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.528805                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            549538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.791585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.253705                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  141524     25.75%     25.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   76504     13.92%     39.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   86490     15.74%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  245020     44.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              549538                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          35585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                2607                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  163236                       # Number of branches executed
system.cpu0.iew.exec_nop                           38                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.528180                       # Inst execution rate
system.cpu0.iew.exec_refs                      321744                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    141845                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   3043                       # Number of cycles IEW is blocking
system.cpu0.iew.iewBranchMispredictRate      1.597074                       # Percentage of branch mispredicts
system.cpu0.iew.iewBranchPercentage         18.255528                       # Percentage of branches executed
system.cpu0.iew.iewDispLoadInsts               180346                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1002                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              143901                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             911411                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               179899                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5330                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               894173                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 8737                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  2617                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 8741                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           15372                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1826                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         8259                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         2847                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         2595                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            12                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   785148                       # num instructions consuming a value
system.cpu0.iew.wb_count                       889086                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.593014                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   465604                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.519486                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        889741                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  911443                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 455835                       # number of integer regfile writes
system.cpu0.ipc                              1.355797                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.355797                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               573412     63.75%     63.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2748      0.31%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   9      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                2      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 4      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              181287     20.15%     84.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             142044     15.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                899506                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     290212                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.322635                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153659     52.95%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     52.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 77811     26.81%     79.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                58742     20.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1189718                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           2642441                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       889086                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           948266                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    909409                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   899506                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1964                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          36859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             3682                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved            30                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        84028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       549538                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.636840                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.218888                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             147884     26.91%     26.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              76943     14.00%     40.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             174310     31.72%     72.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             128569     23.40%     96.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              20924      3.81%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                908      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         549538                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.537294                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            13046                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9166                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              180346                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             143901                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                 341872                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3821                       # number of misc regfile writes
system.cpu0.numCycles                          585123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  17721                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               971932                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    61                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                   69548                       # Number of cycles rename is idle
system.cpu0.rename.ROBFullEvents                 8667                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              4038117                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                915473                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            1023222                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   332394                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 68333                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  2617                       # Number of cycles rename is squashing
system.cpu0.rename.SquashedInsts                 5327                       # Number of squashed instructions processed by rename
system.cpu0.rename.UnblockCycles                93560                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   51245                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups          952229                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         33698                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1013                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    57971                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1008                       # count of temporary serializing insts renamed
system.cpu0.rename.vec_rename_lookups            1100                       # Number of vector rename lookups
system.cpu0.rob.rob_reads                     1429319                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1819072                       # The number of ROB writes
system.cpu0.timesIdled                            310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.vec_regfile_reads                    1028                       # number of vector regfile reads
system.cpu0.vec_regfile_writes                    992                       # number of vector regfile writes
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.203394                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  57904                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               61467                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                62                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1876                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            32460                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2715                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           3032                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             317                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  94865                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  30815                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          850                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  3860814                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  102759                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             1608                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     91628                       # Number of branches committed
system.cpu1.commit.bw_lim_events                33021                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          19790                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             1000002                       # Number of instructions committed
system.cpu1.commit.committedOps               1023996                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       538749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.900692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.305729                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       203141     37.71%     37.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       122287     22.70%     60.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        53681      9.96%     70.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        39671      7.36%     77.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        41162      7.64%     85.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        31393      5.83%     91.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        11198      2.08%     93.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3195      0.59%     93.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        33021      6.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       538749                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               30293                       # Number of function calls committed.
system.cpu1.commit.int_insts                   993033                       # Number of committed integer instructions.
system.cpu1.commit.loads                       248370                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          636629     62.17%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             10      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            4      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         248370     24.25%     86.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        138983     13.57%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1023996                       # Class of committed instruction
system.cpu1.commit.refs                        387353                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    1000002                       # Number of Instructions Simulated
system.cpu1.committedOps                      1023996                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.585122                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.585122                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                20243                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  286                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               57939                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               1055163                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   15389                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   501943                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  1636                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 6796                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 2931                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      94865                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   330045                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       526860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  313                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          477                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       1040375                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 490                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          132                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                   3820                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162128                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             12273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             91434                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.778045                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            542142                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.968294                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.004370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   25100      4.63%      4.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  207012     38.18%     42.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   70007     12.91%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  240023     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              542142                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                          42981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                1634                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   92298                       # Number of branches executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.772759                       # Inst execution rate
system.cpu1.iew.exec_refs                      390396                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    139854                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   2098                       # Number of cycles IEW is blocking
system.cpu1.iew.iewBranchMispredictRate      1.770353                       # Percentage of branch mispredicts
system.cpu1.iew.iewBranchPercentage          8.898062                       # Percentage of branches executed
system.cpu1.iew.iewDispLoadInsts               254094                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              142018                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            1046839                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts               250542                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              1037282                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     5                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                  284                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  1636                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  292                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           22117                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         5720                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores         3034                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          721                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                   803014                       # num instructions consuming a value
system.cpu1.iew.wb_count                      1036442                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.916817                       # average fanout of values written-back
system.cpu1.iew.wb_producers                   736217                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.771323                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       1036525                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 1049277                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 801331                       # number of integer regfile writes
system.cpu1.ipc                              1.709046                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.709046                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                9      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               648424     62.31%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  12      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             4      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              252152     24.23%     86.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140107     13.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1040708                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      96904                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.093114                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  18698     19.30%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 48304     49.85%     69.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                29902     30.86%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               1137603                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads           2720750                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      1036442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          1069681                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   1046783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  1040708                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          22827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined        45982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       542142                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.919623                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.915828                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              42224      7.79%      7.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             115507     21.31%     29.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             236750     43.67%     72.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             138943     25.63%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               8718      1.61%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         542142                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.778614                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             8465                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             106                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads              254094                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             142018                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 390026                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    78                       # number of misc regfile writes
system.cpu1.numCycles                          585123                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.BlockCycles                   4853                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               892462                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                    43                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   21568                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  117                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              4616347                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               1049434                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             915445                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   498673                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 12222                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  1636                       # Number of cycles rename is squashing
system.cpu1.rename.SquashedInsts                 2497                       # Number of squashed instructions processed by rename
system.cpu1.rename.UnblockCycles                13674                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   22962                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups         1069982                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          1738                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     5329                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu1.rename.vec_rename_lookups              32                       # Number of vector rename lookups
system.cpu1.rob.rob_reads                     1549383                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2090979                       # The number of ROB writes
system.cpu1.timesIdled                            412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.vec_regfile_reads                      32                       # number of vector regfile reads
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            15319                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               15344                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 25                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2208                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3505                       # Transaction distribution
system.membus.trans_dist::ReadExReq               382                       # Transaction distribution
system.membus.trans_dist::ReadExResp              382                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3505                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       248768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  248768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3887                       # Request fanout histogram
system.membus.respLayer1.occupancy           20542005                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5389385                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       219856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          219856                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       219856                       # number of overall hits
system.cpu0.icache.overall_hits::total         219856                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          518                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           518                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          518                       # number of overall misses
system.cpu0.icache.overall_misses::total          518                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     36282493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     36282493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     36282493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     36282493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       220374                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       220374                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       220374                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       220374                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70043.422780                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70043.422780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70043.422780                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70043.422780                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12062                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              113                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   106.743363                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    29.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           99                       # number of writebacks
system.cpu0.icache.writebacks::total               99                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          105                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     30619995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30619995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     30619995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30619995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001874                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001874                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001874                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001874                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74140.423729                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74140.423729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74140.423729                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74140.423729                       # average overall mshr miss latency
system.cpu0.icache.replacements                    99                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       219856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         219856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          518                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          518                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     36282493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     36282493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       220374                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       220374                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70043.422780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70043.422780                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     30619995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30619995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001874                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001874                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74140.423729                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74140.423729                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          299.847721                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             220269                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           533.338983                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   299.847721                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.585640                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.585640                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           441161                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          441161                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       287036                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          287036                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       287058                       # number of overall hits
system.cpu0.dcache.overall_hits::total         287058                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         6483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         6497                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6497                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    183885499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    183885499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    183885499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    183885499                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       293519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       293519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       293555                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       293555                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.022087                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022087                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.022132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022132                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28364.260219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28364.260219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28303.139757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28303.139757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    24.914286                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          672                       # number of writebacks
system.cpu0.dcache.writebacks::total              672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         4799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         4799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         4799                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         4799                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1684                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1694                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1694                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     55902500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     55902500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     56825000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     56825000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005737                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005737                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005771                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005771                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 33196.258907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33196.258907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 33544.864227                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33544.864227                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       159586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         159586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     33527000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     33527000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       160314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       160314                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.004541                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004541                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46053.571429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46053.571429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     24868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67576.086957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67576.086957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       127450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        127450                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         5755                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5755                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    150358499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    150358499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       133205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       133205                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26126.585404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26126.585404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         4439                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4439                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1316                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     31034500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     31034500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.009880                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009880                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23582.446809                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23582.446809                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       922500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       922500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        92250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          957                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       320000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       320000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004162                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        80000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        80000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       161000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       161000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002081                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        80500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          955                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          955                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          639.966044                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             290666                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1696                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           171.383255                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           214500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   639.966044                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.624967                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.624967                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           592638                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          592638                       # Number of data accesses
system.cpu1.pwrStateResidencyTicks::ON      292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       329385                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          329385                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       329385                       # number of overall hits
system.cpu1.icache.overall_hits::total         329385                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          655                       # number of overall misses
system.cpu1.icache.overall_misses::total          655                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     44129489                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44129489                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     44129489                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44129489                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       330040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       330040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       330040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       330040                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001985                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001985                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001985                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001985                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67373.265649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67373.265649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67373.265649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67373.265649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        15733                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              147                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   107.027211                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          173                       # number of writebacks
system.cpu1.icache.writebacks::total              173                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          139                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     37321491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37321491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     37321491                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37321491                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001563                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001563                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001563                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001563                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72328.470930                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72328.470930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72328.470930                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72328.470930                       # average overall mshr miss latency
system.cpu1.icache.replacements                   173                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       329385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         329385                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     44129489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44129489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       330040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       330040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67373.265649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67373.265649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     37321491                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37321491                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72328.470930                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72328.470930                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          322.718556                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             329901                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           639.343023                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   322.718556                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.630310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.630310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           660596                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          660596                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       362744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          362744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       362744                       # number of overall hits
system.cpu1.dcache.overall_hits::total         362744                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1750                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     55465000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     55465000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     55465000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     55465000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       364494                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       364494                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       364494                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       364494                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004801                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004801                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.004801                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004801                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 31694.285714                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31694.285714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 31694.285714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31694.285714                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2075                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   109.210526                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          263                       # number of writebacks
system.cpu1.dcache.writebacks::total              263                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          463                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          463                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1287                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1287                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1287                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1287                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     28912500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     28912500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     28912500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     28912500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.003531                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003531                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.003531                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003531                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 22465.034965                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22465.034965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 22465.034965                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22465.034965                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   263                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       227946                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         227946                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     18330500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18330500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       228244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       228244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.001306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61511.744966                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61511.744966                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          155                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     10474000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10474000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.000679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000679                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67574.193548                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67574.193548                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       134798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        134798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         1452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     37134500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37134500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       136250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       136250                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25574.724518                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25574.724518                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1132                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     18438500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     18438500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.008308                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008308                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 16288.427562                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16288.427562                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       168000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       168000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        84000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        84000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          889.252502                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             364069                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           282.881896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           225000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   889.252502                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.868411                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.868411                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           730355                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          730355                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                1054                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2205                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 21                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1100                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 30                       # number of overall hits
system.l2.overall_hits::.cpu1.data               1054                       # number of overall hits
system.l2.overall_hits::total                    2205                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               233                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1707                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              392                       # number of overall misses
system.l2.overall_misses::.cpu0.data              596                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              486                       # number of overall misses
system.l2.overall_misses::.cpu1.data              233                       # number of overall misses
system.l2.overall_misses::total                  1707                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     30061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     47201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     36585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     20118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        133966500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     30061000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     47201500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     36585500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     20118500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       133966500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1287                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1287                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.949153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.351415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.941860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.181041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.436350                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.949153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.351415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.941860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.181041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.436350                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76686.224490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79197.147651                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 75278.806584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86345.493562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78480.667838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76686.224490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79197.147651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 75278.806584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86345.493562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78480.667838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2117                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4218                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     27671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     43332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     33669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     18117000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    122790000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     27671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     43332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     33669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     18117000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    144603978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    267393978                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.348467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.941860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.174048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.432515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.348467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.941860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.174048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.078221                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70771.099744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73319.796954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69278.806584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80879.464286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72570.921986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70771.099744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73319.796954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69278.806584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80879.464286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 57246.230404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63393.546230                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          763                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              763                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          397                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2526                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2526                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    144603978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    144603978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 57246.230404                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 57246.230404                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1046                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2068                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 382                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     22367500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     10094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32461500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.206373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.097173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.155918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82233.455882                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91763.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84977.748691                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     20735500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      9434000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.206373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.097173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.155918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76233.455882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85763.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78977.748691                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     30061000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     36585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66646500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.949153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.941860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76686.224490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 75278.806584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75907.175399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          877                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     27671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     33669500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61341000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.946731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.941860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70771.099744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69278.806584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69944.127708                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                86                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             447                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     24834000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     10024500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.793548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.838649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76648.148148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        81500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77983.221477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     22596500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      8683000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31279500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.843915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.735484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70835.423197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76166.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72239.030023                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   616.369185                       # Cycle average of tags in use
system.l2.tags.total_refs                        5560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.657228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2572000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     546.516306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    69.852879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018810                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            78                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002380                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.032715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     43931                       # Number of tag accesses
system.l2.tags.data_accesses                    43931                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         25024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         37824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         31104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         14336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       140480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             248768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        31104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst            391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         2195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3887                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85534299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129285858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        106316290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         49001747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    480173366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850311559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85534299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    106316290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        191850588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85534299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129285858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       106316290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        49001747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    480173366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            850311559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu0.inst::samples       391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000649000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7344                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     62677347                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               135558597                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16124.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34874.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.219219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.271328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.973437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          194     29.13%     29.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157     23.57%     52.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           77     11.56%     64.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      5.41%     69.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      3.75%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      3.30%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      6.91%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.50%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           99     14.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          666                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 248768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  248768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     292015500                       # Total gap between requests
system.mem_ctrls.avgGap                      75126.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        25024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        37824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        31104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        14336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       140480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85534298.829987600446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 129285858.333817571402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 106316289.594306826591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 49001746.644289568067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 480173365.554533958435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         2195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     13136506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     21322275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     15591020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      9710786                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     75798010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33597.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36078.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32080.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43351.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34532.12                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2327640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11259780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        131689950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1446720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          170699145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.465141                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2742751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    280198249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1294095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16493400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22741680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        127003980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5392800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          175374975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.447551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     12972315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    269968685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    292561000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          444                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           929                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       151552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        44096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        99200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 327616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3231                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054319                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6755     94.57%     94.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    388      5.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7143                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3766500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1934991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            774000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2546495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            620498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
