# ceres-riscv
Ceres-RISC-V is a lightweight and modular 32-bit RISC-V processor core implementing the RV32IMC instruction set along with support for CSR and FENCE instructions. Designed for simplicity, clarity, and extensibility â€” ideal for learning, experimentation, or FPGA deployment.
