# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_0_0/sim/code_Gray_xup_and2_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_or2_0_0/sim/code_Gray_xup_or2_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_or2_0_3/sim/code_Gray_xup_or2_0_3.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_inv_0_0/sim/code_Gray_xup_inv_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_0_1/sim/code_Gray_xup_and2_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_inv_0_1/sim/code_Gray_xup_inv_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_0_2/sim/code_Gray_xup_and2_0_2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_inv_1_0/sim/code_Gray_xup_inv_1_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_2_0/sim/code_Gray_xup_and2_2_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_or2_3_0/sim/code_Gray_xup_or2_3_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_3_0/sim/code_Gray_xup_and2_3_0.v" \

verilog xlconcat_v2_1_1  \
"../../../../project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xlconcat_0_0/sim/code_Gray_xlconcat_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_0_3/sim/code_Gray_xup_and2_0_3.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_or2_0_2/sim/code_Gray_xup_or2_0_2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_inv_0_2/sim/code_Gray_xup_inv_0_2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/src/code_Gray_xup_and2_5_0/sim/code_Gray_xup_and2_5_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_and3_0_0/sim/Code_secret_xup_and3_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_inv_0_0/sim/Code_secret_xup_inv_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_inv_0_1/sim/Code_secret_xup_inv_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_inv_0_2/sim/Code_secret_xup_inv_0_2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_and3_0_1/sim/Code_secret_xup_and3_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_and2_0_0/sim/Code_secret_xup_and2_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xup_and2_0_1/sim/Code_secret_xup_and2_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/src/Code_secret_xlconcat_0_0/sim/Code_secret_xlconcat_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_0/sim/MUX_1B_xup_and3_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_0/sim/MUX_1B_xup_inv_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_1/sim/MUX_1B_xup_inv_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_1/sim/MUX_1B_xup_and3_0_1.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_2/sim/MUX_1B_xup_and3_0_2.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_3/sim/MUX_1B_xup_and3_0_3.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_or4_0_0/sim/MUX_1B_xup_or4_0_0.v" \

verilog xlconstant_v1_1_5  \
"../../../../project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconstant_0_0/sim/MUX_2_vers_1_4bits_xlconstant_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconcat_0_0/sim/MUX_2_vers_1_4bits_xlconcat_0_0.v" \
"../../../../project_3.ip_user_files/bd/Code_Conversion/ip/Code_Conversion_xlconcat_0_0/sim/Code_Conversion_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
