# ğŸ§  Week 3 Task â€“ Post-Synthesis GLS & STA Fundamentals

## ğŸ¯ Objective

The goal of this weekâ€™s task is to:

- Perform **Gate-Level Simulation (GLS)** after synthesis to validate post-synthesis functionality.  
- Understand the fundamentals of **Static Timing Analysis (STA)** and perform basic timing checks using **OpenSTA**.  
- Generate and interpret **timing graphs** to identify setup/hold violations and analyze slack.

---

## ğŸ§© Part 1 â€“ Post-Synthesis GLS

### ğŸ” Objective
To verify that the synthesized design behaves functionally the same as the RTL (Week 2 functional simulation).

### ğŸ“š Reference
- **GLS Reference â€“ VSD_HDP:** [Day 6 â€“ VSD_HDP GitHub Repository](https://github.com/Ananya-KM/VSD_HDP/blob/main/Day%206.md)

### âš™ï¸ Steps

#### 1. Perform Synthesis
- Run synthesis on your **BabySoC design** using **Yosys**.  
- Generate the **synthesized netlist** and synthesis logs.

#### 2. Run Gate-Level Simulation (GLS)
- Use the synthesized netlist in your simulator (e.g., **Icarus Verilog**).  
- Simulate with the same testbench as your Week 2 RTL simulation.

#### 3. Compare Outputs
- Compare **GLS simulation waveform** with the **RTL functional simulation waveform**.  
- Both results should match if synthesis is successful and functional.

### ğŸ“¤ Deliverables
- âœ… `synth.log` â€“ Synthesis log files  
- âœ… `gls_waveform.png` â€“ GLS simulation waveform screenshot  
- âœ… `GLS_vs_Functional_Notes.txt` â€“ Short note confirming GLS output = Functional output

---

## ğŸ§® Part 2 â€“ Fundamentals of STA (Static Timing Analysis)

### ğŸ” Objective
To learn and understand the fundamental concepts of **Static Timing Analysis (STA)** such as:

- Setup and Hold checks  
- Slack  
- Clock definitions  
- Path-based analysis  

### ğŸ“š Reference
- **STA Fundamentals â€“ Udemy (Free Course):**  
  [VLSI Academy: STA Checks Course](https://www.udemy.com/course/vlsi-academy-stachecks/?couponCode=F960AEDD365E0CD12546)

### ğŸ“ Deliverable
- âœ… `STA_KeyNotes.pdf` â€“ One-page summary or key notes from the STA course  
  Include:
  - Definition of setup and hold time  
  - Meaning of slack  
  - Role of clock constraints  
  - Interpretation of timing paths  

---

## âš¡ Part 3 â€“ Generate Timing Graphs with OpenSTA

### ğŸ” Objective
To perform **Static Timing Analysis** using **OpenSTA** and visualize timing paths and slack.

### ğŸ“š References
- **OpenSTA GitHub Repository:** [The OpenROAD Project â€“ OpenSTA](https://github.com/The-OpenROAD-Project/OpenSTA)  
- **Example Script â€“ Day 19:** [VSD_HDP Day 19 Reference](https://github.com/arunkpv/vsd-hdp/blob/main/docs/Day_19.md)  
- **OpenSTA Documentation (PDF):** [OpenSTA Commands and Options](https://github.com/The-OpenROAD-Project/OpenSTA/blob/master/doc/OpenSTA.pdf)

### âš™ï¸ Steps

#### 1. Load Netlist and Constraints
Launch OpenSTA and load your synthesized netlist and SDC constraints.

```tcl
read_verilog synth_netlist.v
read_liberty my_lib.lib
read_sdc constraints.sdc
link_design top_module

```
### 2. Perform Timing Analysis

Run setup and hold timing checks:
```tcl
report_checks -path_delay max -fields {slew capacitance delay slack}
report_checks -path_delay min -fields {slew capacitance delay slack}
```
### 3. Generate Timing Reports and Graphs

Generate timing report and graph screenshots.

Identify critical paths and note slack values.

### ğŸ“¤ Deliverables

âœ… opensta_script.tcl â€“ OpenSTA TCL input script

âœ… timing_report.txt â€“ STA timing report output

âœ… timing_graph.png â€“ Timing path/graph screenshot (with userid & timestamp)

âœ… Observations.txt â€“ Notes on:

Critical path

Slack meaning and interpretation

### ğŸ“… Summary â€“ By End of Week 3:

âœ… Perform Gate-Level Simulation (GLS) and verify post-synthesis correctness.

âœ… Understand STA fundamentals (setup/hold, slack, clock, and timing paths).

âœ… Use OpenSTA to perform real-world timing analysis and interpret timing reports.

### âœï¸ Author

Name: Mohan krishna

Project: Week 3 â€“ Post-Synthesis GLS & STA Fundamentals

Tools Used: Yosys, Icarus Verilog, GTKWave, OpenSTA

