/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Common Clock Framework support for Exynos2100 SoC.
 */

#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <soc/samsung/cal-if.h>
#include <dt-bindings/clock/s5e8845.h>

#include "../../soc/samsung/cal-if/s5e8845/cmucal/cmucal-vclk.h"
#include "../../soc/samsung/cal-if/s5e8845/cmucal/cmucal-node.h"
#include "../../soc/samsung/cal-if/s5e8845/cmucal/cmucal-qch.h"
#include "../../soc/samsung/cal-if/s5e8845/cmucal/clkout_s5e8845.h"
#include "composite.h"

static struct samsung_clk_provider *s5e8845_clk_provider;
bool clk_exynos_skip_hw;
/*
 * list of controller registers to be saved and restored during a
 * suspend/resume cycle.
 */
/* fixed rate clocks generated outside the soc */

struct samsung_fixed_rate s5e8845_fixed_rate_ext_clks[] = {
	FRATE(OSCCLK1, "fin_pll1", NULL, 0, 76800000),
	FRATE(OSCCLK2, "fin_pll2", NULL, 0, 52000000),	/* for mif/aud/peri */
};

/* CMU_TOP */
struct init_vclk s5e8845_top_hwacg_vclks[] = {
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK0, DFTMUX_CMU_QCH_CIS_CLK0, "GATE_DFTMUX_CMU_QCH_CIS_CLK0", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK1, DFTMUX_CMU_QCH_CIS_CLK1, "GATE_DFTMUX_CMU_QCH_CIS_CLK1", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK2, DFTMUX_CMU_QCH_CIS_CLK2, "GATE_DFTMUX_CMU_QCH_CIS_CLK2", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK3, DFTMUX_CMU_QCH_CIS_CLK3, "GATE_DFTMUX_CMU_QCH_CIS_CLK3", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_CMU_QCH_CIS_CLK4, DFTMUX_CMU_QCH_CIS_CLK4, "GATE_DFTMUX_CMU_QCH_CIS_CLK4", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
};

struct init_vclk s5e8845_top_vclks[] = {
	VCLK(DOUT_DIV_CLKCMU_AUD_NOC, TOP_DIV_CLKCMU_AUD_NOC, "DOUT_DIV_CLKCMU_AUD_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_AUD_CPU, TOP_DIV_CLKCMU_AUD_CPU, "DOUT_DIV_CLKCMU_AUD_CPU", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK0, TOP_DIV_CLKCMU_CIS_CLK0, "DOUT_DIV_CLKCMU_CIS_CLK0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK1, TOP_DIV_CLKCMU_CIS_CLK1, "DOUT_DIV_CLKCMU_CIS_CLK1", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK2, TOP_DIV_CLKCMU_CIS_CLK2, "DOUT_DIV_CLKCMU_CIS_CLK2", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK3, TOP_DIV_CLKCMU_CIS_CLK3, "DOUT_DIV_CLKCMU_CIS_CLK3", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CIS_CLK4, TOP_DIV_CLKCMU_CIS_CLK4, "DOUT_DIV_CLKCMU_CIS_CLK4", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_HSI0_NOC, TOP_DIV_CLKCMU_HSI_NOC, "DOUT_DIV_CLKCMU_HSI_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_UFS_UFS_EMBD, TOP_DIV_CLKCMU_HSI_UFS_EMBD, "DOUT_CLKCMU_HSI_UFS_EMBD", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_USB_NOC, TOP_DIV_CLKCMU_USB_NOC, "DOUT_CLKCMU_USB_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_USB_USB20DRD, TOP_DIV_CLKCMU_USB_USB20DRD, "DOUT_CLKCMU_USB_USB20DRD", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_NOC, TOP_DIV_CLKCMU_M2M_NOC, "DOUT_CLKCMU_M2M_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_JPEG, TOP_DIV_CLKCMU_M2M_JPEG, "DOUT_CLKCMU_M2M_JPEG", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_M2M_GDC, TOP_DIV_CLKCMU_M2M_GDC, "DOUT_CLKCMU_M2M_GDC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_PERIC_MMC_CARD, TOP_DIV_CLKCMU_PERIC_MMC_CARD, "DOUT_CLKCMU_PERIC_MMC_CARD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_GNPU0_NOC, TOP_DIV_CLKCMU_GNPU0_NOC, "DOUT_DIV_CLKCMU_GNPU0_NOC", 0, 0, NULL),
};

/* CMU ALIVE */
struct init_vclk s5e8845_alive_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MCT_ALIVE_QCH, MCT_ALIVE_QCH, "GATE_MCT_ALIVE_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_ALIVE0_QCH, USI_ALIVE0_QCH, "GATE_USI_ALIVE0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_ALIVE0_QCH, I2C_ALIVE0_QCH, "GATE_I2C_ALIVE0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_alive_vclks[] = {
	VCLK(DOUT_CLKALIVE_CHUBVTS_NOC, ALIVE_DIV_CLK_ALIVE_CHUBVTS_NOC, "DOUT_CLKALIVE_CHUBVTS_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_USI0, ALIVE_DIV_CLK_ALIVE_USI0, "DOUT_DIV_CLK_ALIVE_USI0", 0, 0, NULL),
	VCLK(DOUT_CLK_ALIVE_OSCCLK_USB_LINK, USB_OSCCLK_USB_LINK, "DOUT_CLK_ALIVE_OSCCLK_USB_LINK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_I2C, ALIVE_DIV_CLK_ALIVE_I2C0, "DOUT_DIV_CLK_ALIVE_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_DBGCORE_UART, ALIVE_DIV_CLK_ALIVE_DBGCORE_UART, "DOUT_DIV_CLK_ALIVE_DBGCORE_UART", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_SPMI, ALIVE_DIV_CLK_ALIVE_SPMI, "DOUT_DIV_CLK_ALIVE_SPMI", 0, 0, NULL),

	VCLK(DOUT_DIV_CLK_ALIVE_CMGP_NOC, ALIVE_DIV_CLK_ALIVE_CMGP_NOC, "DOUT_DIV_CLK_ALIVE_CMGP_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_CMGP_PERI_ALIVE, ALIVE_DIV_CLK_ALIVE_CMGP_PERI_ALIVE, "DOUT_DIV_CLK_ALIVE_CMGP_PERI_ALIVE", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_DBGCORE_NOC, ALIVE_DIV_CLK_ALIVE_DBGCORE_NOC, "DOUT_DIV_CLK_ALIVE_DBGCORE_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_NOC, ALIVE_DIV_CLK_ALIVE_NOC, "DOUT_DIV_CLK_ALIVE_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ALIVE_NOC_DIV2, ALIVE_DIV_CLK_ALIVE_NOC_DIV2, "DOUT_DIV_CLK_ALIVE_NOC_DIV2", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_ALIVE_BOOST, ALIVE_DIV_CLKCMU_ALIVE_BOOST, "DOUT_DIV_CLKCMU_ALIVE_BOOST", 0, 0, NULL),

	VCLK(MOUT_MUX_CLK_ALIVE_DBGCORE_UART, ALIVE_MUX_CLK_ALIVE_DBGCORE_UART, "MOUT_MUX_CLK_ALIVE_DBGCORE_UART", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_ALIVE_I2C0, ALIVE_MUX_CLK_ALIVE_I2C0, "MOUT_MUX_CLK_ALIVE_I2C0", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_ALIVE_NOC, ALIVE_MUX_CLK_ALIVE_NOC, "MOUT_MUX_CLK_ALIVE_NOC", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_ALIVE_SPMI, ALIVE_MUX_CLK_ALIVE_SPMI, "MOUT_MUX_CLK_ALIVE_SPMI", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_ALIVE_TIMER_USER, ALIVE_MUX_CLK_ALIVE_TIMER_USER, "MOUT_MUX_CLK_ALIVE_TIMER_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_ALIVE_TIMER_ASM_USER, ALIVE_MUX_CLK_ALIVE_TIMER_ASM_USER, "MOUT_MUX_CLK_ALIVE_TIMER_ASM_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_RCO_ALIVE_USER, ALIVE_MUX_CLK_RCO_ALIVE_USER, "MOUT_MUX_CLK_RCO_ALIVE_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_RCO_ALIVE_SPMI_USER, ALIVE_MUX_CLK_RCO_ALIVE_SPMI_USER, "MOUT_MUX_CLK_RCO_ALIVE_SPMI_USER", 0, 0, NULL),


};

/* CMU_AUD */
struct init_vclk s5e8845_aud_hwacg_vclks[] = {
	HWACG_VCLK(GATE_ABOX_QCH_BCLK_DSIF, ABOX_QCH_BCLK_DSIF, "GATE_ABOX_QCH_BCLK_DSIF", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK0, ABOX_QCH_BCLK0, "GATE_ABOX_QCH_BCLK0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK1, ABOX_QCH_BCLK1, "GATE_ABOX_QCH_BCLK1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK2, ABOX_QCH_BCLK2, "GATE_ABOX_QCH_BCLK2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK3, ABOX_QCH_BCLK3, "GATE_ABOX_QCH_BCLK3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK4, ABOX_QCH_BCLK4, "GATE_ABOX_QCH_BCLK4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK5, ABOX_QCH_BCLK5, "GATE_ABOX_QCH_BCLK5", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK6, ABOX_QCH_BCLK6, "GATE_ABOX_QCH_BCLK6", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_AUD_QCH, CMU_AUD_QCH, "GATE_CMU_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_AUD_QCH, PPMU_D_AUD_QCH, "GATE_PPMU_D_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_AUD_QCH, WDT_AUD_QCH, "GATE_WDT_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_AUD_QCH, D_TZPC_AUD_QCH, "GATE_D_TZPC_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ECU_AUD_QCH, ECU_AUD_QCH, "GATE_ECU_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_AUD_QCH, SLH_AXI_MI_P_AUD_QCH, "GATE_SLH_AXI_MI_P_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SERIAL_LIF_AUD_QCH_BCLK, SERIAL_LIF_AUD_QCH_BCLK, "GATE_SERIAL_LIF_AUD_QCH_BCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_AUD_QCH, SYSREG_AUD_QCH, "GATE_SYSREG_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D_AUD_QCH, VGEN_LITE_D_AUD_QCH, "GATE_VGEN_LITE_D_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_AUD_QCH, LH_AXI_SI_D_AUD_QCH, "GATE_LH_AXI_SI_D_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_aud_vclks[] = {
	VCLK(MOUT_CLK_AUD_UAIF0, AUD_MUX_CLK_AUD_UAIF0, "MOUT_CLK_AUD_UAIF0", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF1, AUD_MUX_CLK_AUD_UAIF1, "MOUT_CLK_AUD_UAIF1", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF2, AUD_MUX_CLK_AUD_UAIF2, "MOUT_CLK_AUD_UAIF2", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF3, AUD_MUX_CLK_AUD_UAIF3, "MOUT_CLK_AUD_UAIF3", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF4, AUD_MUX_CLK_AUD_UAIF4, "MOUT_CLK_AUD_UAIF4", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF5, AUD_MUX_CLK_AUD_UAIF5, "MOUT_CLK_AUD_UAIF5", 0, 0, NULL),
	VCLK(MOUT_CLK_AUD_UAIF6, AUD_MUX_CLK_AUD_UAIF6, "MOUT_CLK_AUD_UAIF6", 0, 0, NULL),
	VCLK(UMUX_CP_PCMC_CLK, AUD_MUX_CP_PCMC_CLK_USER, "UMUX_CP_PCMC_CLK", 0, 0, NULL),

	VCLK(DOUT_DIV_CLK_AUD_DSIF, AUD_DIV_CLK_AUD_DSIF, "DOUT_DIV_CLK_AUD_DSIF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF0, AUD_DIV_CLK_AUD_UAIF0, "DOUT_DIV_CLK_AUD_UAIF0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF1, AUD_DIV_CLK_AUD_UAIF1, "DOUT_DIV_CLK_AUD_UAIF1", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF2, AUD_DIV_CLK_AUD_UAIF2, "DOUT_DIV_CLK_AUD_UAIF2", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF3, AUD_DIV_CLK_AUD_UAIF3, "DOUT_DIV_CLK_AUD_UAIF3", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF4, AUD_DIV_CLK_AUD_UAIF4, "DOUT_DIV_CLK_AUD_UAIF4", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF5, AUD_DIV_CLK_AUD_UAIF5, "DOUT_DIV_CLK_AUD_UAIF5", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_UAIF6, AUD_DIV_CLK_AUD_UAIF6, "DOUT_DIV_CLK_AUD_UAIF6", 0, 0, NULL),

	VCLK(MOUT_CLK_AUD_CPU_PLL, AUD_MUX_CLK_AUD_CPU_PLL, "MOUT_CLK_AUD_CPU_PLL", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_AUD_PCMC, AUD_MUX_CLK_AUD_PCMC, "MOUT_MUX_CLK_AUD_PCMC", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_PCMC, AUD_DIV_CLK_AUD_PCMC, "DOUT_CLK_AUD_PCMC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_NOCD, AUD_DIV_CLK_AUD_NOCD, "DOUT_DIV_CLK_AUD_NOCD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_CNT, AUD_DIV_CLK_AUD_CNT, "DOUT_DIV_CLK_AUD_CNT", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_AUDIF, AUD_DIV_CLK_AUD_AUDIF, "DOUT_DIV_CLK_AUD_AUDIF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_AUD_FM, AUD_DIV_CLK_AUD_FM, "DOUT_DIV_CLK_AUD_FM", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_SERIAL_LIF, AUD_DIV_CLK_AUD_SERIAL_LIF, "DOUT_CLK_AUD_SERIAL_LIF", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_SERIAL_LIF_CORE, AUD_DIV_CLK_AUD_SERIAL_LIF_CORE, "DOUT_CLK_AUD_SERIAL_LIF_CORE", 0, 0, NULL),

	VCLK(MOUT_CLKVTS_AUD_DMIC, AUD_MUX_CLKVTS_AUD_DMIC, "MOUT_CLKVTS_AUD_DMIC", 0, 0, NULL),
};

/* CMU_HSI */
struct init_vclk s5e8845_hsi_hwacg_vclks[] = {
	HWACG_VCLK(GATE_UFS_EMBD_QCH, UFS_EMBD_QCH, "GATE_UFS_EMBD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UFS_EMBD_QCH_FMP, UFS_EMBD_QCH_FMP, "GATE_UFS_EMBD_QCH_FMP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_HSI_QCH, D_TZPC_HSI_QCH, "GATE_D_TZPC_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_HSI_UFS_QCH, GPIO_HSI_UFS_QCH, "GATE_GPIO_HSI_UFS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HSI_CMU_HSI_QCH, CMU_HSI_QCH, "GATE_HSI_CMU_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_HSI_QCH, PPMU_D_HSI_QCH, "GATE_PPMU_D_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_S0_HSI_QCH_S0, S2MPU_S0_HSI_QCH_S0, "GATE_S2MPU_S0_HSI_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_HSI_QCH, SLH_AXI_MI_P_HSI_QCH, "GATE_SLH_AXI_MI_P_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_HSI_QCH, LH_AXI_SI_D_HSI_QCH, "GATE_SLH_AXI_SI_D_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_HSI_QCH, SYSREG_HSI_QCH, "GATE_SYSREG_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_HSI_QCH, VGEN_LITE_HSI_QCH, "GATE_VGEN_LITE_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ECU_HSI_QCH, ECU_HSI_QCH, "GATE_ECU_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_S0_PMMU0_HSI_QCH_S0, S2MPU_S0_PMMU0_HSI_QCH_S0, "GATE_S2MPU_S0_PMMU0_HSI_QCH_S0", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_hsi_vclks[] = {
	VCLK(UMUX_CLKCMU_HSI_UFS_EMBD_USER, HSI_MUX_CLKCMU_HSI_UFS_EMBD_USER, "UMUX_CLKCMU_HSI_UFS_EMBD_USER", 0, 0, NULL),
	VCLK(UMUX_CLKCMU_HSI_NOC_USER, HSI_MUX_CLKCMU_HSI_NOC_USER, "UMUX_CLKCMU_HSI_NOC_USER", 0, 0, NULL),
};

/* CMU_MFC */
struct init_vclk s5e8845_mfc_hwacg_vclks[] = {
	HWACG_VCLK(UMUX_CLKCMU_MFC_MFC, MFC_MUX_CLKCMU_MFC_NOC_USER, "UMUX_CLKCMU_MFC_MFC", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_MFC_FG, MFC_MUX_CLKCMU_MFC_FG_USER, "UMUX_CLKCMU_MFC_FG", NULL, 0, 0, NULL),
	HWACG_VCLK(GATE_D_TZPC_MFC_QCH, D_TZPC_MFC_QCH, "GATE_D_TZPC_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_MFC_QCH, LH_AXI_SI_D1_MFC_QCH, "GATE_LH_AXI_SI_D1_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MFC_QCH, MFC_QCH, "GATE_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MFC_CMU_MFC_QCH, CMU_MFC_QCH, "GATE_MFC_CMU_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_MFC_QCH, PPMU_D0_MFC_QCH, "GATE_PPMU_D0_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_MFC_QCH, PPMU_D1_MFC_QCH, "GATE_PPMU_D1_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_MFC_QCH, SLH_AXI_MI_P_MFC_QCH, "GATE_SLH_AXI_MI_P_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_S0_MFC_QCH_S0, SYSMMU_S0_MFC_QCH_S0, "GATE_SYSMMU_S0_MFC_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_S1_MFC_QCH_S0, SYSMMU_S1_MFC_QCH_S0, "GATE_SYSMMU_S1_MFC_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_MFC_QCH, SYSREG_MFC_QCH, "GATE_SYSREG_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D_MFC_QCH, VGEN_LITE_D_MFC_QCH, "GATE_VGEN_LITE_D_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_mfc_vclks[] = {
	VCLK(DOUT_DIV_CLK_MFC_NOCP, MFC_DIV_CLK_MFC_NOCP, "DOUT_DIV_CLK_MFC_NOCP", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_MFC_MFC, TOP_DIV_CLKCMU_MFC_NOC, "DOUT_CLKCMU_MFC_MFC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_MFC_FG, TOP_DIV_CLKCMU_MFC_FG, "DOUT_CLKCMU_MFC_FG", 0, 0, NULL),
};

/* CMU_MIF0 */
struct init_vclk s5e8845_mif0_hwacg_vclks[] = {
	HWACG_VCLK(MUX_MIF_DDRPHY2X, MIF0_CLKMUX_MIF_DDRPHY2X, "MUX_MIF_DDRPHY2X", NULL, 0, 0, NULL),
};

struct init_vclk s5e8845_mif0_vclks[] = {
};

/* CMU_MIF1 */
struct init_vclk s5e8845_mif1_hwacg_vclks[] = {
	HWACG_VCLK(MUX_MIF_DDRPHY2X_MIF1, MIF1_CLKMUX_MIF_DDRPHY2X, "MUX_MIF_DDRPHY2X_MIF1", NULL, 0, 0, NULL),
};

struct init_vclk s5e8845_mif1_vclks[] = {
};

/* CMU_NOCL0 */
struct init_vclk s5e8845_nocl0_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_NOCL0_QCH, CMU_NOCL0_QCH, "GATE_CMU_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_NOCL0_QCH, D_TZPC_NOCL0_QCH, "GATE_D_TZPC_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ECU_NOCL0_QCH, ECU_NOCL0_QCH, "GATE_ECU_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_NOCL0_QCH, SYSREG_NOCL0_QCH, "GATE_SYSREG_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TREX_D_NOCL0_QCH, TREX_D_NOCL0_QCH, "GATE_TREX_D_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TREX_P_NOCL0_QCH, TREX_P_NOCL0_QCH, "GATE_TREX_P_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_D_NOCL0_QCH, VGEN_D_NOCL0_QCH, "GATE_VGEN_D_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D_NOCL0_QCH, VGEN_LITE_D_NOCL0_QCH, "GATE_VGEN_LITE_D_NOCL0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_nocl0_vclks[] = {
	VCLK(DOUT_DIV_CLK_NOCL0_NOCP, NOCL0_DIV_CLK_NOCL0_NOCP, "DOUT_DIV_CLK_NOCL0_NOCP", 0, 0, NULL),
};

/* CMU_NOCL1A */
struct init_vclk s5e8845_nocl1a_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_NOCL1A_QCH, CMU_NOCL1A_QCH, "GATE_CMU_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_NOCL1A_QCH, D_TZPC_NOCL1A_QCH, "GATE_D_TZPC_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ECU_NOCL1A_QCH, ECU_NOCL1A_QCH, "GATE_ECU_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_NOCL1A_QCH, SYSREG_NOCL1A_QCH, "GATE_SYSREG_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TREX_D_NOCL1A_QCH, TREX_D_NOCL1A_QCH, "GATE_TREX_D_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TREX_PPMU_D0_NOCL1A_QCH, TREX_PPMU_D0_NOCL1A_QCH, "GATE_TREX_PPMU_D0_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TREX_PPMU_D1_NOCL1A_QCH, TREX_PPMU_D1_NOCL1A_QCH, "GATE_TREX_PPMU_D1_NOCL1A_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_nocl1a_vclks[] = {
	VCLK(DOUT_DIV_CLK_NOCL1A_NOCP, NOCL1A_DIV_CLK_NOCL1A_NOCP, "DOUT_DIV_CLK_NOCL1A_NOCP", 0, 0, NULL),
};

/* CMU_PERIC */
struct init_vclk s5e8845_peric_hwacg_vclks[] = {
	HWACG_VCLK(GATE_USI00_I2C_QCH, USI00_I2C_QCH, "GATE_USI00_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_I2C_QCH, USI01_I2C_QCH, "GATE_USI01_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_I2C_QCH, USI02_I2C_QCH, "GATE_USI02_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_I2C_QCH, USI03_I2C_QCH, "GATE_USI03_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_I2C_QCH, USI04_I2C_QCH, "GATE_USI04_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI05_I2C_QCH, USI05_I2C_QCH, "GATE_USI05_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI00_USI_QCH, USI00_USI_QCH, "GATE_USI00_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_USI_QCH, USI01_USI_QCH, "GATE_USI01_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_USI_QCH, USI02_USI_QCH, "GATE_USI02_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_USI_QCH, USI03_USI_QCH, "GATE_USI03_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_USI_QCH, USI04_USI_QCH, "GATE_USI04_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI09_USI_QCH, USI09_USI_OIS_QCH, "GATE_USI09_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI10_USI_QCH, USI10_USI_OIS_QCH, "GATE_USI10_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UART_DBG_QCH, UART_DBG_QCH, "GATE_UART_DBG_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_PERI_QCH, D_TZPC_PERIC_QCH, "GATE_D_TZPC_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_PERI_QCH, GPIO_PERIC_QCH_GPIO, "GATE_GPIO_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_PERIMMC_QCH_GPIO, GPIO_PERICMMC_QCH_GPIO, "GATE_GPIO_PERICMMC_QCH_GPIO", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MMC_CARD_QCH, MMC_CARD_QCH, "GATE_MMC_CARD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTP_CON_TOP_QCH, OTP_CON_TOP_QCH, "GATE_OTP_CON_TOP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PERI_CMU_PERI_QCH, CMU_PERIC_QCH, "GATE_PERI_CMU_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_PERIC_QCH, PPMU_D_PERIC_QCH, "GATE_PPMU_D_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PWM_QCH, PWM_QCH, "GATE_PWM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_S0_PERIC_QCH_S0, S2MPU_S0_PERIC_QCH_S0, "GATE_S2MPU_S0_PERIC_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_PERI_QCH, SLH_AXI_MI_P_PERIC_QCH, "GATE_SLH_AXI_MI_P_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_PERI_QCH, SLH_AXI_SI_D_PERIC_QCH, "GATE_SLH_AXI_SI_D_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_PERI_QCH, SYSREG_PERIC_QCH, "GATE_SYSREG_PERI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TMU_QCH, TMU_QCH, "GATE_TMU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D_PERIC_QCH, VGEN_LITE_D_PERIC_QCH, "GATE_VGEN_LITE_D_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PDMA_PERIC_QCH, PDMA_PERIC_QCH, "GATE_PDMA_PERIC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_peric_vclks[] = {

	VCLK(MOUT_CLK_PERIC_UART_DBG,PERIC_MUX_CLK_PERIC_UART_DBG,"MOUT_CLK_PERIC_UART_DBG", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_UART_DBG,PERIC_DIV_CLK_PERIC_UART_DBG,"DOUT_DIV_CLK_PERIC_UART_DBG", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI_I2C, PERIC_DIV_CLK_PERIC_USI_I2C, "DOUT_DIV_CLK_PERIC_USI_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI10_USI, VCLK_DIV_PERIC_USI10_USI_OIS, "DOUT_DIV_CLK_PERIC_USI10_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI09_USI, VCLK_DIV_PERIC_USI09_USI_OIS, "DOUT_DIV_CLK_PERIC_USI09_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI04_USI, PERIC_DIV_CLK_PERIC_USI04_USI, "DOUT_DIV_CLK_PERIC_USI04_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI03_USI, PERIC_DIV_CLK_PERIC_USI03_USI, "DOUT_DIV_CLK_PERIC_USI03_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI02_USI, PERIC_DIV_CLK_PERIC_USI02_USI, "DOUT_DIV_CLK_PERIC_USI02_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI01_USI, PERIC_DIV_CLK_PERIC_USI01_USI, "DOUT_DIV_CLK_PERIC_USI01_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIC_USI00_USI, PERIC_DIV_CLK_PERIC_USI00_USI, "DOUT_DIV_CLK_PERIC_USI00_USI", 0, 0, NULL),
};

/* CMU_RGBP */
struct init_vclk s5e8845_rgbp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_RGBP_QCH, CMU_RGBP_QCH, "GATE_CMU_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_RGBP_QCH, D_TZPC_RGBP_QCH, "GATE_D_TZPC_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ECU_RGBP_QCH, ECU_RGBP_QCH, "GATE_ECU_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_RGBP_QCH, SYSREG_RGBP_QCH, "GATE_SYSREG_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_RGBP_QCH, SLH_AXI_MI_P_RGBP_QCH, "GATE_SLH_AXI_MI_P_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_G_RGBP_QCH, LH_AST_SI_G_RGBP_QCH, "GATE_LH_AST_SI_G_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SSLH_AXI_SI_P_RGBP_QCH, SLH_AXI_SI_P_RGBP_QCH, "GATE_SSLH_AXI_SI_P_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_MI_G_RGBP_QCH, LH_AST_MI_G_RGBP_QCH, "GATE_LH_AST_MI_G_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_S0_RGBP_QCH_S0, SYSMMU_S0_RGBP_QCH_S0, "GATE_LSYSMMU_S0_RGBP_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_RGBP_QCH, RGBP_QCH, "GATE_RGBP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_rgbp_vclks[] = {
	VCLK(DOUT_DIV_CLK_RGBP_NOCL0, RGBP_DIV_CLK_RGBP_NOCL0, "DOUT_DIV_CLK_RGBP_NOCL0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_RGBP_NOCP, RGBP_DIV_CLK_RGBP_NOCP, "DOUT_DIV_CLK_RGBP_NOCP", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_RGBP_NOC_USER, RGBP_MUX_CLKCMU_RGBP_NOC_USER, "MOUT_MUX_CLKCMU_RGBP_NOC_USER", 0, 0, NULL),
};

/* CMU_USB */
struct init_vclk s5e8845_usb_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_USB_QCH, D_TZPC_USB_QCH, "GATE_D_TZPC_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_USB_QCH, PPMU_USB_QCH, "GATE_PPMU_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_S0_USB_QCH_S0, S2MPU_S0_USB_QCH_S0, "GATE_S2MPU_S0_USB_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_USB_QCH, SLH_AXI_MI_P_USB_QCH, "GATE_SLH_AXI_MI_P_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_D_USB_QCH, LH_AXI_SI_D_USB_QCH, "GATE_SLH_AXI_SI_D_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_USB_QCH, LH_AXI_MI_D_USB_QCH, "GATE_LH_AXI_MI_D_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_USB_QCH, SYSREG_USB_QCH, "GATE_SYSREG_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB20DRD_TOP_QCH_S_SUBCTRL, USB20DRD_TOP_QCH_S_SUBCTRL, "GATE_USB20DRD_TOP_QCH_S_SUBCTRL", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB20DRD_TOP_QCH_S_LINK, USB20DRD_TOP_QCH_S_LINK, "GATE_USB20DRD_TOP_QCH_S_LINK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB_CMU_USB_QCH, CMU_USB_QCH, "GATE_USB_CMU_USB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_USB_QCH, VGEN_LITE_USB_QCH, "GATE_VGEN_LITE_USB_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_usb_vclks[] = {
	VCLK(MOUT_MUX_CLKCMU_USB_USB20DRD_USER, USB_MUX_CLKCMU_USB_USB20DRD_USER, "MOUT_MUX_CLKCMU_USB_USB20DRD_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_USB_NOC_USER, USB_MUX_CLKCMU_USB_NOC_USER, "MOUT_MUX_CLKCMU_USB_NOC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_USB_USB20DRD, USB_MUX_CLK_USB_USB20DRD, "MOUT_MUX_CLK_USB_USB20DRD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_USB_NOC_DIV3, USB_DIV_CLK_USB_NOC_DIV3, "DOUT_DIV_CLK_USB_NOC_DIV3", 0, 0, NULL),
};

/* CMU_YUVP */
struct init_vclk s5e8845_yuvp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_YUVP_QCH, YUVP_QCH, "GATE_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_YUVP_QCH, CMU_YUVP_QCH, "GATE_CMU_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_YUVP_QCH, MCSC_QCH, "GATE_D_TZPC_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_YUVP_QCH, PPMU_D_YUVP_QCH, "GATE_PPMU_D_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_YUVP_QCH, SLH_AXI_MI_P_YUVP_QCH, "GATE_SLH_AXI_MI_P_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_YUVP_QCH, SYSREG_YUVP_QCH, "GATE_SYSREG_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_YUVP_QCH, SLH_AXI_SI_P_YUVP_QCH, "GATE_SLH_AXI_SI_P_YUVP_QCH", NULL, 0, VCLK_GATE, NULL),

};

struct init_vclk s5e8845_yuvp_vclks[] = {
	VCLK(MOUT_MUX_CLKCMU_YUVP_NOC_USER, YUVP_MUX_CLKCMU_YUVP_NOC_USER, "MOUT_MUX_CLKCMU_YUVP_NOC_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_YUVP_NOCP, YUVP_DIV_CLK_YUVP_NOCP, "DOUT_DIV_CLK_YUVP_NOCP", 0, 0, NULL),
};

/* CMU_CSIS */
struct init_vclk s5e8845_csis_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS0, MIPI_PHY_LINK_WRAP_QCH_CSIS0, "GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS1, MIPI_PHY_LINK_WRAP_QCH_CSIS1, "GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS2, MIPI_PHY_LINK_WRAP_QCH_CSIS2, "GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS3, MIPI_PHY_LINK_WRAP_QCH_CSIS3, "GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS4, MIPI_PHY_LINK_WRAP_QCH_CSIS4, "GATE_MIPI_PHY_LINK_WRAP_QCH_CSIS4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_PDP_TOP, CSIS_PDP_QCH_PDP_TOP, "GATE_CSIS_PDP_QCH_PDP_TOP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_MI_OTF1_CSIS_CSTAT_QCH, LH_AST_MI_OTF1_CSIS_CSTAT_QCH, "GATE_LH_AST_MI_OTF0_CSIS_CSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CSIS_QCH, SYSREG_CSIS_QCH, "GATE_SYSREG_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_CSIS_QCH, SLH_AXI_MI_P_CSIS_QCH, "GATE_SLH_AXI_MI_P_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CSIS_QCH, CMU_CSIS_QCH, "GATE_CMU_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_CSIS_QCH, D_TZPC_CSIS_QCH, "GATE_D_TZPC_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_CSIS_QCH, SLH_AXI_SI_P_CSIS_QCH, "GATE_SLH_AXI_SI_P_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_IP_POIS_CSIS_QCH, LH_AXI_SI_IP_POIS_CSIS_QCH, "GATE_LH_AXI_SI_IP_POIS_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_IP_POIS_CSIS_QCH, LH_AXI_MI_IP_POIS_CSIS_QCH, "GATE_LH_AXI_MI_IP_POIS_CSIS_QCH", NULL, 0, VCLK_GATE, NULL),
};


struct init_vclk s5e8845_csis_vclks[] = {
	VCLK(MOUT_MUX_CLKCMU_CSIS_DCPHY_USER, CSIS_MUX_CLKCMU_CSIS_DCPHY_USER, "MOUT_MUX_CLKCMU_CSIS_DCPHY_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_CSIS_DCPHY, CSIS_MUX_CLK_CSIS_DCPHY, "MOUT_MUX_CLK_CSIS_DCPHY", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_CSIS_NOC_USER, CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK, "MOUT_MUX_CLKCMU_CSIS_NOC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_CSIS_OIS_USER, CSIS_MUX_CLKCMU_CSIS_OIS_USER, "MOUT_MUX_CLKCMU_CSIS_OIS_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CSIS_NOCP, CSIS_DIV_CLK_CSIS_NOCP, "DOUT_DIV_CLK_CSIS_NOCP", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CSIS_DCPHY, CSIS_DIV_CLK_CSIS_DCPHY, "DOUT_DIV_CLK_CSIS_DCPHY", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CSIS_OIS, TOP_DIV_CLKCMU_CSIS_OIS, "DOUT_DIV_CLKCMU_CSIS_OIS", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_CSIS_DCPHY, TOP_DIV_CLKCMU_CSIS_DCPHY, "DOUT_DIV_CLKCMU_CSIS_DCPHY", 0, 0, NULL),
};

struct init_vclk s5e8845_aoccsis_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CSIS_PDP_QCH_DMA, CSIS_PDP_QCH_DMA, "GATE_CSIS_PDP_QCH_DMA", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_PDP, CSIS_PDP_QCH_PDP_TOP, "GATE_CSIS_PDP_QCH_PDP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_OTF0_CSISCSTAT_QCH, LH_AST_SI_OTF0_CSIS_CSTAT_QCH, "GATE_LH_AST_SI_OTF0_CSISCSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_OTF1_CSISCSTAT_QCH, LH_AST_SI_OTF1_CSIS_CSTAT_QCH, "GATE_LH_AST_SI_OTF1_CSISCSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_OTF2_CSISCSTAT_QCH, LH_AST_SI_OTF2_CSIS_CSTAT_QCH, "GATE_LH_AST_SI_OTF2_CSISCSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OIS_MCU_TOP_QCH, OIS_MCU_TOP_QCH, "GATE_OIS_MCU_TOP_QCH", NULL, 0, VCLK_GATE, NULL),
};


/* CMU_CSTAT */
struct init_vclk s5e8845_cstat_hwacg_vclks[] = {
};

struct init_vclk s5e8845_cstat_vclks[] = {
	HWACG_VCLK(GATE_OTF0_CSIS_CSTAT_QCH, LH_AST_MI_OTF0_CSIS_CSTAT_QCH, "GATE_OTF0_CSIS_CSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTF1_CSIS_CSTAT_QCH, LH_AST_MI_OTF1_CSIS_CSTAT_QCH, "GATE_OTF1_CSIS_CSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTF2_CSIS_CSTAT_QCH, LH_AST_MI_OTF2_CSIS_CSTAT_QCH, "GATE_OTF2_CSIS_CSTAT_QCH", NULL, 0, VCLK_GATE, NULL),
};

/* CMU_M2M */
struct init_vclk s5e8845_m2m_hwacg_vclks[] = {
	HWACG_VCLK(GATE_M2M_QCH_S1, M2M_QCH_S1, "GATE_M2M_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_M2M_QCH_S2, M2M_QCH_S2, "GATE_M2M_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_M2M_QCH, D_TZPC_M2M_QCH, "GATE_D_TZPC_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_JPEG0_QCH,      JPEG_QCH,      "GATE_JPEG0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_M2M_QCH,    LH_AXI_SI_D0_M2M_QCH,    "GATE_LH_AXI_SI_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_M2M_QCH,    LH_AXI_SI_D1_M2M_QCH,    "GATE_LH_AXI_SI_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_M2M_CMU_M2M_QCH,        CMU_M2M_QCH,        "GATE_M2M_CMU_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_M2M_QCH, PPMU_D0_M2M_QCH, "GATE_PPMU_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_M2M_QCH, PPMU_D1_M2M_QCH, "GATE_PPMU_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_M2M_QCH,   SLH_AXI_MI_P_M2M_QCH,   "GATE_SLH_AXI_MI_P_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_M2M_QCH, SYSREG_M2M_QCH, "GATE_SYSREG_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D0_M2M_QCH,      VGEN_LITE_D0_M2M_QCH,      "GATE_VGEN_LITE_D0_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D1_M2M_QCH,      VGEN_LITE_D1_M2M_QCH,      "GATE_VGEN_LITE_D1_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_m2m_vclks[] = {
	VCLK(MOUT_MUX_CLKCMU_M2M_GDC_USER, M2M_MUX_CLKCMU_M2M_GDC_USER, "MOUT_MUX_CLKCMU_M2M_GDC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_M2M_JPEG_USER, M2M_MUX_CLKCMU_M2M_JPEG_USER, "MOUT_MUX_CLKCMU_M2M_JPEG_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_M2M_NOC_USER, M2M_MUX_CLKCMU_M2M_NOC_USER, "MOUT_MUX_CLKCMU_M2M_NOC_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_M2M_NOCP, M2M_DIV_CLK_M2M_NOCP, "DOUT_DIV_CLK_M2M_NOCP", 0, 0, NULL),
};

struct init_vclk s5e8845_chub_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MAILBOX_APM_CHUB_QCH, MAILBOX_APM_CHUB_QCH, "GATE_MAILBOX_APM_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_CHUB_QCH, MAILBOX_AP_CHUB_QCH, "GATE_MAILBOX_AP_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_CP_CHUB_QCH, MAILBOX_CP_CHUB_QCH, "GATE_MAILBOX_CP_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_GNSS_CHUB_QCH, MAILBOX_GNSS_CHUB_QCH, "GATE_MAILBOX_GNSS_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_WLBT_CHUB_QCH, MAILBOX_WLBT_CHUB_QCH, "GATE_MAILBOX_WLBT_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CHUB_QCH, CMU_CHUB_QCH, "GATE_CMU_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PWM_CHUB_QCH, PWM_CHUB_QCH, "GATE_PWM_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CHUB_QCH, SYSREG_CHUB_QCH, "GATE_SYSREG_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_BAAW_CHUB_QCH, BAAW_CHUB_QCH, "GATE_BAAW_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_CHUB_QCH, WDT_CHUB_QCH, "GATE_WDT_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TIMER_CHUB_QCH, TIMER_CHUB_QCH, "GATE_TIMER_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
};
struct init_vclk s5e8845_chub_vclks[] = {
	VCLK(DOUT_DIV_CLK_CHUB_I2C, CHUB_DIV_CLK_CHUB_I2C, "DOUT_DIV_CLK_CHUB_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CHUB_NOC, CHUB_DIV_CLK_CHUB_NOC, "DOUT_DIV_CLK_CHUB_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CHUB_USI0, CHUB_DIV_CLK_CHUB_USI0, "DOUT_DIV_CLK_CHUB_USI0", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CHUB_USI1, CHUB_DIV_CLK_CHUB_USI1, "DOUT_DIV_CLK_CHUB_USI1", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CHUB_USI2, CHUB_DIV_CLK_CHUB_USI2, "DOUT_DIV_CLK_CHUB_USI2", 0, 0, NULL),
};

struct init_vclk s5e8845_chubvts_vclks[] = {
	VCLK(DOUT_DIV_CHUBVTS_NOC, CHUBVTS_DIV_CLK_CHUBVTS_NOC, "DOUT_DIV_CHUBVTS_NOC", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_CHUBVTS_NOC, CHUBVTS_MUX_CLK_CHUBVTS_NOC, "MOUT_MUX_CLK_CHUBVTS_NOC", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_CHUBVTS_NOC_USER, CHUBVTS_MUX_CLKCMU_CHUBVTS_NOC_USER, "MOUT_MUX_CLKCMU_CHUBVTS_NOC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_CHUBVTS_RCO_USER, CHUBVTS_MUX_CLKCMU_CHUBVTS_RCO_USER, "MOUT_MUX_CLKCMU_CHUBVTS_RCO_USER", 0, 0, NULL),
};

struct init_vclk s5e8845_dbgcore_vclks[] = {
	VCLK(DOUT_DIV_CLK_DBGCORE_NOC_DIV, DBGCORE_DIV_CLK_DBGCORE_NOC_DIV, "DOUT_DIV_CLK_DBGCORE_NOC_DIV", 0, 0, NULL),
};

/* CMU_CMGP */
struct init_vclk s5e8845_cmgp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMGP_CMU_CMGP_QCH, CMU_CMGP_QCH, "GATE_CMGP_CMU_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_CMGP_QCH, D_TZPC_CMGP_QCH, "GATE_D_TZPC_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_CMGP_QCH, APBIF_GPIO_CMGP_QCH, "GATE_GPIO_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP0_QCH, I2C_CMGP0_QCH, "GATE_I2C_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP1_QCH, I2C_CMGP1_QCH, "GATE_I2C_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP2_QCH, I2C_CMGP2_QCH, "GATE_I2C_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP3_QCH, I2C_CMGP3_QCH, "GATE_I2C_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP4_QCH, I2C_CMGP4_QCH, "GATE_I2C_CMGP4_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP0_QCH_P, I3C_CMGP0_QCH_P, "GATE_I3C_CMGP0_QCH_P", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP0_QCH_S, I3C_CMGP0_QCH_S, "GATE_I3C_CMGP0_QCH_S", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP1_QCH_P, I3C_CMGP1_QCH_P, "GATE_I3C_CMGP1_QCH_P", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP1_QCH_S, I3C_CMGP1_QCH_S, "GATE_I3C_CMGP1_QCH_S", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_C_CMGP_QCH, SLH_AXI_MI_LP_ALIVE_CMGP_QCH, "GATE_SLH_AXI_MI_C_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP_QCH, SYSREG_CMGP_QCH, "GATE_SYSREG_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2APM_QCH, SYSREG_CMGP2APM_QCH, "GATE_SYSREG_CMGP2APM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2CHUB_QCH, SYSREG_CMGP2CHUB_QCH, "GATE_SYSREG_CMGP2CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2CP_QCH, SYSREG_CMGP2CP_QCH, "GATE_SYSREG_CMGP2CP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2GNSS_QCH, SYSREG_CMGP2GNSS_QCH, "GATE_SYSREG_CMGP2GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2PMU_AP_QCH, SYSREG_CMGP2PMU_AP_QCH, "GATE_SYSREG_CMGP2PMU_AP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_CMGP2WLBT_QCH, SYSREG_CMGP2WLBT_QCH, "GATE_SYSREG_CMGP2WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP0_QCH, USI_CMGP0_QCH, "GATE_USI_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP1_QCH, USI_CMGP1_QCH, "GATE_USI_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP2_QCH, USI_CMGP2_QCH, "GATE_USI_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP3_QCH, USI_CMGP3_QCH, "GATE_USI_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP4_QCH, USI_CMGP4_QCH, "GATE_USI_CMGP4_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_cmgp_vclks[] = {
	VCLK(DOUT_DIV_CLK_CMGP_USI00_USI, CMGP_DIV_CLK_CMGP_USI00_USI, "DOUT_DIV_CLK_CMGP_USI00_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI01_USI, CMGP_DIV_CLK_CMGP_USI01_USI, "DOUT_DIV_CLK_CMGP_USI01_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI02_USI, CMGP_DIV_CLK_CMGP_USI02_USI, "DOUT_DIV_CLK_CMGP_USI02_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI03_USI, CMGP_DIV_CLK_CMGP_USI03_USI, "DOUT_DIV_CLK_CMGP_USI03_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI04_USI, CMGP_DIV_CLK_CMGP_USI04_USI, "DOUT_DIV_CLK_CMGP_USI04_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI_I2C, CMGP_DIV_CLK_CMGP_USI_I2C, "DOUT_DIV_CLK_CMGP_USI_I2C", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CMGP_USI_I3C, CMGP_DIV_CLK_CMGP_USI_I3C, "DOUT_DIV_CLK_CMGP_USI_I3C", 0, 0, NULL),
};

/* CMU_CPUCL0_GLB */
struct init_vclk s5e8845_cpucl0_glb_hwacg_vclks[] = {
};

struct init_vclk s5e8845_cpucl0_glb_vclks[] = {
	VCLK(MOUT_CLKCMU_CPUCL0_DBG_NOC_USER, CPUCL0_GLB_MUX_CLKCMU_CPUCL0_DBG_NOC_USER, "MOUT_CLKCMU_CPUCL0_DBG_NOC_USER", 0, 0, NULL),
};

/* CMU_ICPU */
struct init_vclk s5e8845_icpu_hwacg_vclks[] = {
	HWACG_VCLK(GATE_ICPU_QCH_CPU0, ICPU_QCH_CPU0, "GATE_ICPU_QCH_CPU0", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_ICPU_QCH_PERI, ICPU_QCH_PERI, "GATE_ICPU_QCH_PERI", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_CMU_ICPU_QCH, CMU_ICPU_QCH, "GATE_CMU_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_ICPU_QCH, D_TZPC_ICPU_QCH, "GATE_D_TZPC_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_IP_ICPU_QCH, LH_AXI_SI_IP_ICPU_QCH, "GATE_LH_AXI_SI_IP_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_ICPU_QCH, PPMU_D_ICPU_QCH, "GATE_PPMU_D_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_ICPU_QCH, SLH_AXI_MI_P_ICPU_QCH, "GATE_SLH_AXI_MI_P_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_ICPU_QCH, SYSREG_ICPU_QCH, "GATE_SYSREG_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_ICPU_QCH, SLH_AXI_SI_P_ICPU_QCH, "GATE_SLH_AXI_SI_P_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_IP_ICPU_QCH, LH_AXI_MI_IP_ICPU_QCH, "LH_AXI_MI_IP_ICPU_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_icpu_vclks[] = {
	VCLK(DOUT_DIV_CLK_ICPU_NOCP, ICPU_DIV_CLK_ICPU_NOCP, "DOUT_DIV_CLK_ICPU_NOCP", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_ICPU_PCLKDBG, ICPU_DIV_CLK_ICPU_PCLKDBG, "DOUT_DIV_CLK_ICPU_PCLKDBG", 0, 0, NULL),
};

/* CMU_GNPU0 */
struct init_vclk s5e8845_gnpu0_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_GNPU0_QCH, D_TZPC_GNPU0_QCH, "GATE_D_TZPC_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GNPU0_CMU_GNPU0_QCH, CMU_GNPU0_QCH, "GATE_GNPU0_CMU_NPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_GNPU0_QCH_CLK,HTU_GNPU0_QCH_CLK,"GATE_HTU_GNPU0_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_GNPU0_QCH_PCLK,HTU_GNPU0_QCH_PCLK,"GATE_HTU_GNPU0_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_LP_DNC_GNPU0_QCH,SLH_AXI_MI_LP_DNC_GNPU0_QCH,"GATE_SLH_AXI_MI_LP_DNC_GNPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUCORE_QCH_CORE,IP_NPUCORE_QCH_CORE,"GATE_IP_NPUCORE_QCH_CORE", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH,"GATE_LH_AST_SI_LD_SRAMCSTFIFO_SDMA_GNPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH,"GATE_LH_AST_SI_LD_SRAMRDRSP0_SDMA_GNPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,"GATE_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,"GATE_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,"GATE_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_LP_DNC_GNPU0_QCH,SLH_AXI_SI_LP_DNC_GNPU0_QCH,"GATE_SLH_AXI_SI_LP_DNC_GNPU0_QCH", NULL, 0, VCLK_GATE, NULL),

};

struct init_vclk s5e8845_gnpu0_vclks[] = {
	VCLK(DOUT_CLKCMU_GNPU0_NOC, TOP_DIV_CLKCMU_GNPU0_NOC, "DOUT_CLKCMU_GNPU0_NOC", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_GNPU0_XMAA, TOP_DIV_CLKCMU_GNPU0_XMAA, "DOUT_CLKCMU_GNPU0_XMAA", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_GNPU0_NOC_USER, GNPU0_MUX_CLKCMU_GNPU0_NOC_USER, "MOUT_MUX_CLKCMU_GNPU0_NOC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_GNPU0_XMAA_USER, GNPU0_MUX_CLKCMU_GNPU0_XMAA_USER, "MOUT_MUX_CLKCMU_GNPU0_XMAA_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_GNPU0_NOCP, GNPU0_DIV_CLK_GNPU0_NOCP, "DOUT_DIV_CLK_GNPU0_NOCP", 0, 0, NULL),
};

/* CMU_NPUS */

/* CMU_DPU */
struct init_vclk s5e8845_dpu_hwacg_vclks[] = {
	HWACG_VCLK(GATE_DPU_QCH_DPU, DPU_QCH_DPU, "GATE_DPU_QCH_DPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DMA, DPU_QCH_DPU_DMA, "GATE_DPU_QCH_DPU_DMA", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DPP, DPU_QCH_DPU_DPP, "GATE_DPU_QCH_DPU_DPP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_C2SERV, DPU_QCH_DPU_C2SERV, "GATE_DPU_QCH_DPU_C2SERV", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_DPU_QCH, LH_AXI_SI_D0_DPU_QCH, "GATE_LH_AXI_SI_D0_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D1_DPU_QCH, LH_AXI_SI_D1_DPU_QCH, "GATE_LH_AXI_SI_D1_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D0_DPU_QCH, PPMU_D0_DPU_QCH, "GATE_PPMU_D0_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D1_DPU_QCH, PPMU_D1_DPU_QCH, "GATE_PPMU_D1_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_DPU_QCH, SLH_AXI_MI_P_DPU_QCH, "GATE_SLH_AXI_MI_P_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_DPU_QCH, SYSREG_DPU_QCH, "GATE_SYSREG_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_SCLK, CLUSTER0_QCH_SCLK, "GATE_CLUSTER0_QCH_SCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_ATCLK, CLUSTER0_QCH_ATCLK, "GATE_CLUSTER0_QCH_ATCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_GIC, CLUSTER0_QCH_GIC, "GATE_CLUSTER0_QCH_GIC", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PCLK, CLUSTER0_QCH_PCLK, "GATE_CLUSTER0_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PDBGCLK, CLUSTER0_QCH_PDBGCLK, "GATE_CLUSTER0_QCH_PDBGCLK", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_dpu_vclks[] = {
	VCLK(DOUT_CLKCMU_DPU_DSIM, TOP_DIV_CLKCMU_DPU_DSIM, "DOUT_CLKCMU_DPU_DSIM", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_DPU_NOC, TOP_DIV_CLKCMU_DPU_NOC, "DOUT_CLKCMU_DPU_NOC", 0, 0, NULL),
	VCLK(UMUX_CLKCMU_DPU_DSIM_USER, DPU_MUX_CLKCMU_DPU_DSIM_USER, "UMUX_CLKCMU_DPU_DSIM_USER", 0, 0, NULL),
	VCLK(UMUX_CLKCMU_DPU_NOC_USER, DPU_MUX_CLKCMU_DPU_NOC_USER, "UMUX_CLKCMU_DPU_NOC_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_DPU_NOCP, DPU_DIV_CLK_DPU_NOCP, "DOUT_DIV_CLK_DPU_BUSP", 0, 0, NULL),
};

/* CMU_DSU */
struct init_vclk s5e8845_dsu_hwacg_vclks[] = {
	HWACG_VCLK(GATE_DSU_CMU_DSU_QCH, CMU_DSU_QCH, "GATE_DSU_CMU_DSU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_DSU_QCH_PCLK, HTU_DSU_QCH_PCLK, "GATE_HTU_DSU_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_DSU_QCH_CLK, HTU_DSU_QCH_CLK, "GATE_HTU_DSU_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D0_MIF_CPU_QCH, LH_AXI_SI_D0_MFC_QCH, "GATE_LH_AXI_SI_D0_MIF_CPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRET_CLUSTER0_0_QCH, PPC_INSTRRET_CLUSTER0_0_QCH, "GATE_PPC_INSTRRET_CLUSTER0_0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRET_CLUSTER0_1_QCH, PPC_INSTRRET_CLUSTER0_1_QCH, "GATE_PPC_INSTRRET_CLUSTER0_1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRUN_CLUSTER0_0_QCH, PPC_INSTRRUN_CLUSTER0_0_QCH, "GATE_PPC_INSTRRUN_CLUSTER0_0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPC_INSTRRUN_CLUSTER0_1_QCH, PPC_INSTRRUN_CLUSTER0_1_QCH, "GATE_PPC_INSTRRUN_CLUSTER0_1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_CPUCL0_QCH, PPMU_D0_AXI_CPUCL0_QCH, "GATE_PPMU_CPUCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_CPUCL1_QCH, PPMU_D1_AXI_CPUCL0_QCH, "GATE_PPMU_CPUCL1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_CLUSTER0_QCH, SLH_AXI_SI_P_CPUCL0_QCH, "GATE_SLH_AXI_SI_P_CLUSTER0_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_dsu_vclks[] = {
	VCLK(DOUT_DIV_CLK_DSU_SHORTSTOP, DSU_DIV_CLK_DSU_SHORTSTOP, "DOUT_DIV_CLK_DSU_SHORTSTOP", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_ACLK, DSU_DIV_CLK_CLUSTER_ACLK, "DOUT_DIV_CLK_CLUSTER0_ACLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_ATCLK, DSU_DIV_CLK_CLUSTER_ATCLK, "DOUT_DIV_CLK_CLUSTER0_ATCLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_PCLK, DSU_DIV_CLK_CLUSTER_PCLK, "DOUT_DIV_CLK_CLUSTER0_PCLK", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_CLUSTER0_PERIPHCLK, DSU_DIV_CLK_CLUSTER_PERIPHCLK, "DOUT_DIV_CLK_CLUSTER0_PERIPHCLK", 0, 0, NULL),
};

/* CMU_G3D */
struct init_vclk s5e8845_g3d_hwacg_vclks[] = {
	HWACG_VCLK(GATE_D_TZPC_G3D_QCH, D_TZPC_G3D_QCH, "GATE_D_TZPC_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_G3D_CMU_G3D_QCH, CMU_G3D_QCH, "GATE_G3D_CMU_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_G3D_QCH_CLK, HTU_G3D_QCH_CLK, "GATE_HTU_G3D_QCH_CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HTU_G3D_QCH_PCLK, HTU_G3D_QCH_PCLK, "GATE_HTU_G3D_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_IP_G3D_QCH, LH_AXI_SI_IP_G3D_QCH, "GATE_LH_AXI_SI_IP_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_G3D_QCH, LH_AXI_MI_D_G3D_QCH, "GATE_LH_AXI_MI_D_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_D_AXI_G3D_QCH, PPMU_D_AXI_G3D_QCH, "GATE_PPMU_D_AXI_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_G3D_QCH, SLH_AXI_MI_P_G3D_QCH, "GATE_SLH_AXI_MI_P_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_G3D_QCH, SLH_AXI_SI_P_G3D_QCH, "GATE_SLH_AXI_SI_P_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_G3D_QCH, SYSREG_G3D_QCH, "GATE_SYSREG_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_G3DCORE_QCH, CMU_G3DCORE_QCH, "GATE_CMU_G3DCORE_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_g3d_vclks[] = {
	VCLK(MOUT_MUX_CLKCMU_G3D_NOCP, G3D_MUX_CLKCMU_G3D_NOCP, "MOUT_MUX_CLKCMU_G3D_NOCP", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_G3DCORE_SWITCH_USER, G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER, "MOUT_MUX_CLKCMU_G3DCORE_SWITCH_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_G3DCORE_PLL, G3DCORE_MUX_CLK_G3DCORE_PLL, "MOUT_MUX_CLK_G3DCORE_PLL", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_G3D_NOCP, G3D_DIV_CLK_G3D_NOCP, "DOUT_DIV_CLK_G3D_NOCP", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_G3DCORE_NOC, TOP_DIV_CLKCMU_G3DCORE_NOC, "DOUT_DIV_CLKCMU_G3DCORE_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLKCMU_G3D_NOCP, TOP_DIV_CLKCMU_G3D_NOCP, "DOUT_DIV_CLKCMU_G3D_NOCP", 0, 0, NULL),
};

/* CMU_VTS */
struct init_vclk s5e8845_vts_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_VTS_QCH, CMU_VTS_QCH, "GATE_CMU_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_VTS_QCH, GPIO_VTS_QCH, "GATE_GPIO_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_VTS_QCH, SYSREG_VTS_QCH, "GATE_SYSREG_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TIMER_VTS_QCH, TIMER_VTS_QCH, "GATE_TIMER_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_VTS_QCH, WDT_VTS_QCH, "GATE_WDT_VTS_QCH", NULL, 0, VCLK_GATE, NULL),

};

struct init_vclk s5e8845_vts_vclks[] = {

	VCLK(DOUT_DIV_CLK_VTS_NOC, VTS_DIV_CLK_VTS_NOC, "DOUT_DIV_CLK_VTS_NOC", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF, VTS_DIV_CLK_VTS_DMIC_IF, "DOUT_DIV_CLK_VTS_DMIC_IF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF_DIV2, VTS_DIV_CLK_VTS_DMIC_IF_DIV2, "DOUT_DIV_CLK_VTS_DMIC_IF_DIV2", 0, 0, NULL),
	VCLK(DOUT_DIV_VTS_DMIC_AUD, VTS_DIV_CLK_VTS_DMIC_AUD, "DOUT_DIV_VTS_DMIC_AUD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_SERIAL_LIF_CORE, VTS_DIV_CLK_VTS_SERIAL_LIF_CORE, "DOUT_DIV_CLK_VTS_SERIAL_LIF_CORE", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_SERIAL_LIF, VTS_DIV_CLK_VTS_SERIAL_LIF, "DOUT_DIV_CLK_VTS_SERIAL_LIF", 0, 0, NULL),

	VCLK(MOUT_MUX_VTS_DMIC_AUD, VTS_MUX_CLK_VTS_DMIC_AUD, "MOUT_MUX_VTS_DMIC_AUD", 0, 0, NULL),
	VCLK(MOUT_MUX_CLK_VTS_NOC, VTS_MUX_CLK_VTS_NOC, "MOUT_MUX_CLK_VTS_NOC", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_VTS_NOC_USER, VTS_MUX_CLKCMU_VTS_NOC_USER, "MOUT_MUX_CLKCMU_VTS_NOC_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_VTS_RCO_USER, VTS_MUX_CLKCMU_VTS_RCO_USER, "MOUT_MUX_CLKCMU_VTS_RCO_USER", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_AUD_DMIC_BUS_USER, VTS_MUX_CLKCMU_AUD_DMIC_BUS_USER, "MOUT_MUX_CLKCMU_AUD_DMIC_BUS_USER", 0, 0, NULL),

};


/* CMU_PSP */
struct init_vclk s5e8845_psp_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_PSP_QCH, CMU_PSP_QCH, "GATE_CMU_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_PSP_QCH, D_TZPC_PSP_QCH, "GATE_D_TZPC_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PPMU_PSP_QCH, PPMU_PSP_QCH, "GATE_PPMU_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_PSP_QCH, SLH_AXI_MI_P_PSP_QCH, "GATE_SLH_AXI_MI_P_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_PSP_BLK_QCH, SYSREG_PSP_BLK_QCH, "GATE_SYSREG_PSP_BLK_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_PSP_QCH, VGEN_LITE_PSP_QCH, "GATE_VGEN_LITE_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_IP_PSP_QCH, LH_AXI_SI_IP_PSP_QCH, "GATE_LH_AXI_SI_IP_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_PSP_QCH, SLH_AXI_SI_P_PSP_QCH, "GATE_SLH_AXI_SI_P_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D_PSP_QCH, LH_AXI_MI_D_PSP_QCH, "GATE_LH_AXI_MI_D_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_ID_PSP_QCH, LH_AXI_MI_ID_PSP_QCH, "GATE_LH_AXI_MI_ID_PSP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_D_PSP_QCH, LH_AXI_SI_D_PSP_QCH, "GATE_LH_AXI_SI_D_PSP_QCHH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_psp_vclks[] = {
	VCLK(DOUT_DIV_CLK_PSP_NOCP, PSP_DIV_CLK_PSP_NOCP, "DOUT_DIV_CLK_PSP_NOCP", 0, 0, NULL),
	VCLK(MOUT_MUX_CLKCMU_PSP_NOC_USER, PSP_MUX_CLKCMU_PSP_NOC_USER, "MOUT_MUX_CLKCMU_PSP_NOC_USER", 0, 0, NULL),
};

/* CMU_DNC */
struct init_vclk s5e8845_dnc_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_DNC_QCH, CMU_DNC_QCH, "GATE_DPU_CMU_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_DNC_QCH, D_TZPC_DNC_QCH, "GATE_D_TZPC_DPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_DNC_QCH, SYSREG_DNC_QCH, "GATE_SYSREG_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_LITE_D_DNC_QCH, VGEN_LITE_D_DNC_QCH, "GATE_VGEN_LITE_D_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VGEN_D_DNC_QCH, VGEN_D_DNC_QCH, "GATE_VGEN_D_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_DNC_QCH, IP_DNC_QCH, "GATE_IP_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_DNC_QCH, SLH_AXI_SI_P_DNC_QCH, "GATE_SLH_AXI_SI_P_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D0_DNC_QCH, LH_AXI_MI_D0_DNC_QCH, "GATE_LH_AXI_MI_D0_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_D1_DNC_QCH, LH_AXI_MI_D1_DNC_QCH, "GATE_LH_AXI_MI_D1_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_BAAW_P_DNC_QCH, BAAW_P_DNC_QCH, "GATE_BAAW_P_DNC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_S0_DNC_QCH_S0, SYSMMU_S0_DNC_QCH_S0, "GATE_SYSMMU_S0_DNC_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_S1_DNC_QCH_S0, SYSMMU_S1_DNC_QCH_S0, "GATE_SYSMMU_S1_DNC_QCH_S0", NULL, 0, VCLK_GATE, NULL),

};

struct init_vclk s5e8845_dnc_vclks[] = {
	VCLK(UMUX_CLKCMU_DNC_NOC, DNC_MUX_CLKCMU_DNC_NOC_USER, "UMUX_CLKCMU_DNC_NOC", 0, 0, NULL),
};

/* CMU_SDMA */
struct init_vclk s5e8845_sdma_hwacg_vclks[] = {
	HWACG_VCLK(GATE_IP_SDMA_WRAP_QCH,IP_SDMA_WRAP_QCH,"GATE_IP_SDMA_WRAP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_SDMA_QCH, CMU_SDMA_QCH, "GATE_CMU_SDMA_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_SDMA_QCH, D_TZPC_SDMA_QCH, "GATE_D_TZPC_SDMA_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_SDMA_QCH, SYSREG_SDMA_QCH, "GATE_SYSREG_SDMA_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_sdma_vclks[] = {
};

/* CMU_PERIS */
struct init_vclk s5e8845_peris_hwacg_vclks[] = {
	HWACG_VCLK(UMUX_CLKCMU_PERIS_NOC, PERIS_MUX_CLKCMU_PERIS_NOC_USER, "UMUX_CLKCMU_PERIS_NOC", NULL, 0, 0, NULL),
	HWACG_VCLK(GATE_WDT0_QCH, WDT0_QCH, "GATE_WDT0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT1_QCH, WDT1_QCH, "GATE_WDT1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_SI_P_PERIS_QCH, SLH_AXI_SI_P_PERIS_QCH, "GATE_SLH_AXI_SI_P_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_MI_IP_GIC_PERIS_QCH, LH_AXI_MI_IP_GIC_PERIS_QCH, "GATE_LH_AXI_MI_IP_GIC_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_PERIS_QCH, CMU_PERIS_QCH, "GATE_CMU_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_PERIS_QCH, D_TZPC_PERIS_QCH, "GATE_D_TZPC_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_LH_AXI_SI_IP_GIC_PERIS_QCH, LH_AXI_SI_IP_GIC_PERIS_QCH, "GATE_LH_AXI_SI_IP_GIC_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_PERIS_QCH, SLH_AXI_MI_P_PERIS_QCH, "GATE_SLH_AXI_MI_P_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SPC_PERIS_QCH, SPC_PERIS_QCH, "GATE_SPC_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_PERIS_QCH, SYSREG_PERIS_QCH, "GATE_SYSREG_PERIS_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_peris_vclks[] = {
	VCLK(MOUT_MUX_CLK_PERIS_GIC_USER, PERIS_MUX_CLK_PERIS_GIC_USER, "MOUT_MUX_CLK_PERIS_GIC_USER", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_PERIS_OTP, PERIS_DIV_CLK_PERIS_OTP, "DOUT_DIV_CLK_PERIS_OTP", 0, 0, NULL),
};

/* CMU_USI */
struct init_vclk s5e8845_usi_hwacg_vclks[] = {
	HWACG_VCLK(GATE_CMU_USI_QCH, CMU_USI_QCH, "GATE_CMU_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_D_TZPC_USI_QCH, D_TZPC_USI_QCH, "GATE_D_TZPC_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_USI_QCH_GPIO, GPIO_USI_QCH_GPIO, "GATE_GPIO_USI_QCH_GPIO", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SLH_AXI_MI_P_USI_QCH, SLH_AXI_MI_P_USI_QCH, "GATE_SLH_AXI_MI_P_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSREG_USI_QCH, SYSREG_USI_QCH, "GATE_SYSREG_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI06_I2C_QCH, USI06_I2C_QCH, "GATE_USI06_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI06_USI_QCH, USI06_USI_QCH, "GATE_USI06_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI07_I2C_QCH, USI07_I2C_QCH, "GATE_USI07_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI07_USI_QCH, USI07_USI_QCH, "GATE_USI07_USI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI08_I2C_QCH, USI08_I2C_QCH, "GATE_USI08_I2C_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk s5e8845_usi_vclks[] = {
	VCLK(DOUT_DIV_CLK_USI_USI06_USI, USI_DIV_CLK_USI_USI06_USI, "DOUT_DIV_CLK_USI_USI06_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_USI_USI07_USI, VCLK_DIV_USI_USI07_USI, "DOUT_DIV_CLK_USI_USI07_USI", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_USI_USI_I2C, USI_DIV_CLK_USI_USI_I2C, "DOUT_DIV_CLK_USI_USI_I2C", 0, 0, NULL),
};

struct init_vclk s5e8845_mcsc_hwacg_vclks[] = {
	HWACG_VCLK(GATE_MCFP_QCH, MCFP_QCH, "GATE_MCFP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCSC_QCH, MCSC_QCH, "GATE_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
};

/* CLKOUT */
static struct init_vclk s5e8845_clkout_vclks[] = {
	VCLK(OSC_AUD, VCLK_CLKOUT0, "OSC_AUD", 0, 0, NULL),
};

static struct of_device_id ext_clk_match[] = {
	{.compatible = "samsung,s5e8845-oscclk", .data = (void *)0},
	{},
};

void s5e8845_vclk_init(void)
{
	/* Common clock init */
}

static int s5e8845_clock_probe(struct platform_device *pdev)
{
	struct device_node *np = pdev->dev.of_node;
	void __iomem *reg_base;

	if (np) {
		reg_base = of_iomap(np, 0);
		if (!reg_base)
			panic("%s: failed to map registers\n", __func__);
	} else {
		panic("%s: unable to determine soc\n", __func__);
	}

	s5e8845_clk_provider = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
	if (!s5e8845_clk_provider)
		panic("%s: unable to allocate context.\n", __func__);

	samsung_register_of_fixed_ext(s5e8845_clk_provider, s5e8845_fixed_rate_ext_clks,
					  ARRAY_SIZE(s5e8845_fixed_rate_ext_clks),
					  ext_clk_match);
	/* register HWACG vclk */
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_top_hwacg_vclks, ARRAY_SIZE(s5e8845_top_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_alive_hwacg_vclks, ARRAY_SIZE(s5e8845_alive_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_hsi_hwacg_vclks, ARRAY_SIZE(s5e8845_hsi_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mif0_hwacg_vclks, ARRAY_SIZE(s5e8845_mif0_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mif1_hwacg_vclks, ARRAY_SIZE(s5e8845_mif1_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_nocl0_hwacg_vclks, ARRAY_SIZE(s5e8845_nocl0_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_nocl1a_hwacg_vclks, ARRAY_SIZE(s5e8845_nocl1a_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_peric_hwacg_vclks, ARRAY_SIZE(s5e8845_peric_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_usb_hwacg_vclks, ARRAY_SIZE(s5e8845_usb_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cmgp_hwacg_vclks, ARRAY_SIZE(s5e8845_cmgp_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cpucl0_glb_hwacg_vclks, ARRAY_SIZE(s5e8845_cpucl0_glb_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_gnpu0_hwacg_vclks, ARRAY_SIZE(s5e8845_gnpu0_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dpu_hwacg_vclks, ARRAY_SIZE(s5e8845_dpu_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dsu_hwacg_vclks, ARRAY_SIZE(s5e8845_dsu_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_g3d_hwacg_vclks, ARRAY_SIZE(s5e8845_g3d_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_psp_hwacg_vclks, ARRAY_SIZE(s5e8845_psp_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dnc_hwacg_vclks, ARRAY_SIZE(s5e8845_dnc_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_sdma_hwacg_vclks, ARRAY_SIZE(s5e8845_sdma_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_peris_hwacg_vclks, ARRAY_SIZE(s5e8845_peris_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_usi_hwacg_vclks, ARRAY_SIZE(s5e8845_usi_hwacg_vclks));

	/* register special vclk */
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_top_vclks, ARRAY_SIZE(s5e8845_top_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_alive_vclks, ARRAY_SIZE(s5e8845_alive_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_hsi_vclks, ARRAY_SIZE(s5e8845_hsi_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mif0_vclks, ARRAY_SIZE(s5e8845_mif0_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mif1_vclks, ARRAY_SIZE(s5e8845_mif1_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_nocl0_vclks, ARRAY_SIZE(s5e8845_nocl0_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_nocl1a_vclks, ARRAY_SIZE(s5e8845_nocl1a_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_peric_vclks, ARRAY_SIZE(s5e8845_peric_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cmgp_vclks, ARRAY_SIZE(s5e8845_cmgp_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cpucl0_glb_vclks, ARRAY_SIZE(s5e8845_cpucl0_glb_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dsu_vclks, ARRAY_SIZE(s5e8845_dsu_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_clkout_vclks, ARRAY_SIZE(s5e8845_clkout_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_peris_vclks, ARRAY_SIZE(s5e8845_peris_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_usi_vclks, ARRAY_SIZE(s5e8845_usi_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_g3d_vclks, ARRAY_SIZE(s5e8845_g3d_vclks));

	clk_exynos_skip_hw = true;

	samsung_register_vclk(s5e8845_clk_provider, s5e8845_aud_hwacg_vclks, ARRAY_SIZE(s5e8845_aud_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mfc_hwacg_vclks, ARRAY_SIZE(s5e8845_mfc_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_rgbp_hwacg_vclks, ARRAY_SIZE(s5e8845_rgbp_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_yuvp_hwacg_vclks, ARRAY_SIZE(s5e8845_yuvp_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_csis_hwacg_vclks, ARRAY_SIZE(s5e8845_csis_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cstat_hwacg_vclks, ARRAY_SIZE(s5e8845_cstat_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_m2m_hwacg_vclks, ARRAY_SIZE(s5e8845_m2m_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_chub_hwacg_vclks, ARRAY_SIZE(s5e8845_chub_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_icpu_hwacg_vclks, ARRAY_SIZE(s5e8845_icpu_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_vts_hwacg_vclks, ARRAY_SIZE(s5e8845_vts_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_aoccsis_hwacg_vclks, ARRAY_SIZE(s5e8845_aoccsis_hwacg_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mcsc_hwacg_vclks, ARRAY_SIZE(s5e8845_mcsc_hwacg_vclks));

	samsung_register_vclk(s5e8845_clk_provider, s5e8845_gnpu0_vclks, ARRAY_SIZE(s5e8845_gnpu0_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_vts_vclks, ARRAY_SIZE(s5e8845_vts_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dpu_vclks, ARRAY_SIZE(s5e8845_dpu_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_usb_vclks, ARRAY_SIZE(s5e8845_usb_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_aud_vclks, ARRAY_SIZE(s5e8845_aud_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_mfc_vclks, ARRAY_SIZE(s5e8845_mfc_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_rgbp_vclks, ARRAY_SIZE(s5e8845_rgbp_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_yuvp_vclks, ARRAY_SIZE(s5e8845_yuvp_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_csis_vclks, ARRAY_SIZE(s5e8845_csis_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_cstat_vclks, ARRAY_SIZE(s5e8845_cstat_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_m2m_vclks, ARRAY_SIZE(s5e8845_m2m_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_sdma_vclks, ARRAY_SIZE(s5e8845_sdma_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dnc_vclks, ARRAY_SIZE(s5e8845_dnc_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_psp_vclks, ARRAY_SIZE(s5e8845_psp_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_icpu_vclks, ARRAY_SIZE(s5e8845_icpu_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_chub_vclks, ARRAY_SIZE(s5e8845_chub_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_chubvts_vclks, ARRAY_SIZE(s5e8845_chubvts_vclks));
	samsung_register_vclk(s5e8845_clk_provider, s5e8845_dbgcore_vclks, ARRAY_SIZE(s5e8845_dbgcore_vclks));

	clk_exynos_skip_hw = false;

	clk_register_fixed_factor(NULL, "pwm-clock", "fin_pll", CLK_SET_RATE_PARENT, 1, 1);
	samsung_clk_of_add_provider(np, s5e8845_clk_provider);
	s5e8845_vclk_init();
	return 0;
}

static const struct of_device_id of_exynos_clock_match[] = {
	{ .compatible = "samsung,s5e8845-clock", },
	{ },
};
MODULE_DEVICE_TABLE(of, of_exynos_clock_match);

static const struct platform_device_id exynos_clock_ids[] = {
	{ "s5e8845-clock", },
	{ }
};

static struct platform_driver s5e8845_clock_driver = {
	.driver = {
		.name = "s5e8845_clock",
		.of_match_table = of_exynos_clock_match,
	},
	.probe		= s5e8845_clock_probe,
	.id_table	= exynos_clock_ids,
};

static int s5e8845_clock_init(void)
{
	return platform_driver_register(&s5e8845_clock_driver);
}
arch_initcall(s5e8845_clock_init);

static void s5e8845_clock_exit(void)
{
	return platform_driver_unregister(&s5e8845_clock_driver);
}
module_exit(s5e8845_clock_exit);

MODULE_LICENSE("GPL");
