#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May  1 14:59:33 2019
# Process ID: 7216
# Current directory: C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/konkurs-v/ip_repo/parameter_register/parameter_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs-v/IP_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/KLT_2200'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo/split_rgb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 351.098 ; gain = 102.801
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 908 
WARNING: [Synth 8-2611] redeclaration of ansi port updated_in_this_frame is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port latched_x0_int is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:64]
WARNING: [Synth 8-2611] redeclaration of ansi port latched_y0_int is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:65]
WARNING: [Synth 8-2611] redeclaration of ansi port read_offset is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port delta_x0 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:59]
WARNING: [Synth 8-2611] redeclaration of ansi port delta_y0 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port dy_times_window is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:66]
WARNING: [Synth 8-2611] redeclaration of ansi port center is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port up is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:79]
WARNING: [Synth 8-2611] redeclaration of ansi port down is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:80]
WARNING: [Synth 8-2611] redeclaration of ansi port left is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:81]
WARNING: [Synth 8-2611] redeclaration of ansi port right is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port x_pos is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port y_pos is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port first_frame is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:86]
WARNING: [Synth 8-2611] redeclaration of ansi port dx_valid is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:88]
WARNING: [Synth 8-2611] redeclaration of ansi port dx is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:89]
WARNING: [Synth 8-2611] redeclaration of ansi port dy is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:90]
WARNING: [Synth 8-2611] redeclaration of ansi port point_x0 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:92]
WARNING: [Synth 8-2611] redeclaration of ansi port point_y0 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:93]
WARNING: [Synth 8-2611] redeclaration of ansi port in_extended_roi is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:94]
WARNING: [Synth 8-2611] redeclaration of ansi port in_roi is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:95]
WARNING: [Synth 8-2611] redeclaration of ansi port roi_end is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:96]
WARNING: [Synth 8-2611] redeclaration of ansi port prev_frame_pixel is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:98]
WARNING: [Synth 8-2611] redeclaration of ansi port G11 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:101]
WARNING: [Synth 8-2611] redeclaration of ansi port G12 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:102]
WARNING: [Synth 8-2611] redeclaration of ansi port G21 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:103]
WARNING: [Synth 8-2611] redeclaration of ansi port G22 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:104]
WARNING: [Synth 8-2611] redeclaration of ansi port b1 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:105]
WARNING: [Synth 8-2611] redeclaration of ansi port b2 is not allowed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:106]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 491.613 ; gain = 138.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:128]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:161]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:182]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:183]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_KLT_2200_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/synth/design_1_KLT_2200_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'klt_tracker' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:23]
	Parameter H_SIZE bound to: 2200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'context_3x3' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:23]
	Parameter H_SIZE bound to: 2200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter BRAM_SIZE_W bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4086 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4086 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4086 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4086 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.040975 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (9#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (10#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'D33_reg' and it is trimmed from '11' to '3' bits. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:89]
INFO: [Synth 8-6155] done synthesizing module 'context_3x3' (11#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/context_3x3.v:23]
WARNING: [Synth 8-350] instance 'context' of module 'context_3x3' requires 11 connections, but only 10 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:113]
INFO: [Synth 8-6157] synthesizing module 'pixel_position' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/pixel_position.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_position' (12#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/pixel_position.v:23]
INFO: [Synth 8-6157] synthesizing module 'in_roi_check' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:24]
	Parameter NEIGH_SIZE bound to: 10 - type: integer 
	Parameter BORDER_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'accumulator_adder' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 88 - type: integer 
	Parameter C_B_WIDTH bound to: 88 - type: integer 
	Parameter C_OUT_WIDTH bound to: 88 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'accumulator_adder' (19#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/accumulator_adder/synth/accumulator_adder.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'modul_puz' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz' (20#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz' (21#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'in_roi_check' (22#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/in_roi_check.v:24]
WARNING: [Synth 8-350] instance 'inroi' of module 'in_roi_check' requires 19 connections, but only 15 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
INFO: [Synth 8-6157] synthesizing module 'previous_roi_buffer' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:23]
	Parameter NEIGH_SIZE bound to: 6'b001010 
	Parameter BORDER_WIDTH bound to: 6'b000101 
	Parameter WRITE_ADDR_LIM bound to: 960 - type: integer 
WARNING: [Synth 8-567] referenced signal 'first_frame' should be on the sensitivity list [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:94]
INFO: [Synth 8-638] synthesizing module 'mult_dy_times_window' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 11 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 6 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 16 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_dy_times_window' (28#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_dy_times_window/synth/mult_dy_times_window.vhd:68]
INFO: [Synth 8-638] synthesizing module 'frame_delay_sim' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: frame_delay_sim.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.77035 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'frame_delay_sim' (29#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/frame_delay_sim/synth/frame_delay_sim.vhd:71]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'frame_delay_sim' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:149]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'frame_delay_sim' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:162]
INFO: [Synth 8-6155] done synthesizing module 'previous_roi_buffer' (30#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:23]
WARNING: [Synth 8-350] instance 'previous_frame_pixel' of module 'previous_roi_buffer' requires 16 connections, but only 10 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:165]
INFO: [Synth 8-6157] synthesizing module 'klt_integrator' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_integrator.v:23]
	Parameter BUFF_LENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized0' (30#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-638] synthesizing module 'sub_8m8' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 8 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'sub_8m8' (31#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_8m8/synth/sub_8m8.vhd:70]
INFO: [Synth 8-638] synthesizing module 'mult_9t9' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 17 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:126]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_9t9' (32#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_9t9/synth/mult_9t9.vhd:70]
INFO: [Synth 8-638] synthesizing module 'add_26p18' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_OUT_WIDTH bound to: 26 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'add_26p18' (33#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/add_26p18/synth/add_26p18.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'klt_integrator' (34#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_integrator.v:23]
INFO: [Synth 8-6157] synthesizing module 'linsolve' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:24]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized1' (34#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_26t26' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:70]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:73]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:73]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_A_WIDTH bound to: 26 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 26 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'mult_26t26' (35#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/mult_26t26/synth/mult_26t26.vhd:70]
INFO: [Synth 8-638] synthesizing module 'sub_52m52' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 52 - type: integer 
	Parameter C_B_WIDTH bound to: 52 - type: integer 
	Parameter C_OUT_WIDTH bound to: 52 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'sub_52m52' (36#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/sub_52m52/synth/sub_52m52.vhd:70]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:73]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 43 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 3 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 52 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 53 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 88 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_13' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_13' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (67#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/src/div_gen_0/synth/div_gen_0.vhd:73]
WARNING: [Synth 8-689] width (52) of port connection 's_axis_divisor_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:186]
WARNING: [Synth 8-689] width (53) of port connection 's_axis_dividend_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:187]
WARNING: [Synth 8-350] instance 'x_divider' of module 'div_gen_0' requires 9 connections, but only 7 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:180]
WARNING: [Synth 8-689] width (52) of port connection 's_axis_divisor_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:203]
WARNING: [Synth 8-689] width (53) of port connection 's_axis_dividend_tdata' does not match port width (56) of module 'div_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:204]
WARNING: [Synth 8-350] instance 'y_divider' of module 'div_gen_0' requires 9 connections, but only 7 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:197]
INFO: [Synth 8-6155] done synthesizing module 'linsolve' (68#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/linsolve.v:24]
WARNING: [Synth 8-350] instance 'disposition' of module 'linsolve' requires 15 connections, but only 11 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:211]
WARNING: [Synth 8-3848] Net ed_minus_bf in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:59]
WARNING: [Synth 8-3848] Net af_minus_ec in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:60]
WARNING: [Synth 8-3848] Net ad_minus_bc in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:61]
WARNING: [Synth 8-3848] Net write_addr_test in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:64]
WARNING: [Synth 8-3848] Net read_addr_test in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:65]
WARNING: [Synth 8-3848] Net read_offset in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:66]
WARNING: [Synth 8-3848] Net read_offset_mult in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:67]
WARNING: [Synth 8-3848] Net delta_x0 in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:68]
WARNING: [Synth 8-3848] Net delta_y0 in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:69]
WARNING: [Synth 8-3848] Net latched_x0 in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:71]
WARNING: [Synth 8-3848] Net latched_y0 in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:72]
WARNING: [Synth 8-3848] Net dy_times_window in module/entity klt_tracker does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:74]
INFO: [Synth 8-6155] done synthesizing module 'klt_tracker' (69#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_KLT_2200_0_0' (70#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_KLT_2200_0_0/synth/design_1_KLT_2200_0_0.v:57]
WARNING: [Synth 8-350] instance 'KLT_2200_0' of module 'design_1_KLT_2200_0_0' requires 46 connections, but only 15 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_bbox21_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bbox21_0_0/synth/design_1_bbox21_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'wysw_box' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/54d8/src/wysw_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wysw_box' (71#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/54d8/src/wysw_box.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bbox21_0_0' (72#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bbox21_0_0/synth/design_1_bbox21_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_bin_mask_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bin_mask_0_0/synth/design_1_bin_mask_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bin_mask' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6ece/src/bin_mask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin_mask' (73#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6ece/src/bin_mask.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bin_mask_0_0' (74#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_bin_mask_0_0/synth/design_1_bin_mask_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_centroid_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/synth/design_1_centroid_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'centroid' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/fade/src/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/synth/divider_32_20_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (75#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20' (76#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/src/divider_32_20.v:8]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (77#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/src/divider_32_20_0/synth/divider_32_20_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (78#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/fade/src/centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_centroid_0_0' (79#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_centroid_0_0/synth/design_1_centroid_0_0.v:57]
WARNING: [Synth 8-350] instance 'centroid_0' of module 'design_1_centroid_0_0' requires 12 connections, but only 9 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (80#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (81#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (82#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (83#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (84#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:309]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:80]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:110]
	Parameter kEmulateDDC bound to: 1 - type: bool 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kAddBUFG bound to: 1 - type: bool 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kEdidFileName bound to: dgl_720p_cea.data - type: string 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:116]
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:75]
	Parameter kClkRange bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (85#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (86#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsyncReset.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:118]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:132]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 18.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:173]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:232]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:238]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (86#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (87#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:96]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:85]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:92]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:102]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:130]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (88#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (88#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (89#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (89#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (90#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (91#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (92#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ResyncToBUFG' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-113] binding component instance 'InstBUFG' to cell 'BUFG' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ResyncToBUFG' (93#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/ResyncToBUFG.vhd:78]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:85]
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
	Parameter kSlaveAddress bound to: 7'b1010000 
	Parameter kAddrBits bound to: 8 - type: integer 
	Parameter kWritable bound to: 0 - type: bool 
	Parameter kInitFileName bound to: dgl_720p_cea.data - type: string 
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:87]
	Parameter SLAVE_ADDRESS bound to: 8'b10100000 
	Parameter kSampleClkFreqInMHz bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/GlitchFilter.vhd:69]
	Parameter kNoOfPeriodsToFilter bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (94#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (95#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (96#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (97#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/dvi2rgb.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_0_0' (98#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/synth/design_1_dvi2rgb_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'design_1_dvi2rgb_0_0' requires 19 connections, but only 18 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:313]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/synth/design_1_mux_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4845/src/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (99#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4845/src/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_0_0' (100#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/synth/design_1_mux_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_parameter_register_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_parameter_register_0_0/synth/design_1_parameter_register_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'parameter_register_v1_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parameter_register_v1_0_S00_AXI' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:244]
INFO: [Synth 8-6155] done synthesizing module 'parameter_register_v1_0_S00_AXI' (101#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'parameter_register_v1_0' (102#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4155/hdl/parameter_register_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_parameter_register_0_0' (103#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_parameter_register_0_0/synth/design_1_parameter_register_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (104#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (105#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (106#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:345]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (107#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 73 connections, but only 65 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:400]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:600]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:915]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (108#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (109#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (110#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (111#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (112#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (113#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (113#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (114#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (115#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (116#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (116#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (116#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (117#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (118#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (118#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (118#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (118#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (119#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (120#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (121#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (122#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (123#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (124#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (125#1) [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:915]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (126#1) [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:600]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2vga_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:71]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'rgb2vga' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:81]
	Parameter VID_IN_DATA_WIDTH bound to: 24 - type: integer 
	Parameter kRedDepth bound to: 5 - type: integer 
	Parameter kGreenDepth bound to: 6 - type: integer 
	Parameter kBlueDepth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (127#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2vga_0_0' (128#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/synth/design_1_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2ycbcr_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/synth/design_1_rgb2ycbcr_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (129#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_12' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_12' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (130#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 9 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz__parameterized0' (130#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized2' (130#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6157] synthesizing module 'modul_puz__parameterized3' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'puz__parameterized1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'puz__parameterized1' (130#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'modul_puz__parameterized3' (130#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/modul_puz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (131#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/061f/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2ycbcr_0_0' (132#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rgb2ycbcr_0_0/synth/design_1_rgb2ycbcr_0_0.v:57]
WARNING: [Synth 8-350] instance 'rgb2ycbcr_0' of module 'design_1_rgb2ycbcr_0_0' requires 12 connections, but only 11 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:541]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (133#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (134#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (135#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (136#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (137#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (138#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (139#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:561]
INFO: [Synth 8-6157] synthesizing module 'design_1_split_rgb_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_split_rgb_0_0/synth/design_1_split_rgb_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'split_rgb' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/bec0/src/split_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'split_rgb' (140#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/bec0/src/split_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_split_rgb_0_0' (141#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_split_rgb_0_0/synth/design_1_split_rgb_0_0.v:57]
WARNING: [Synth 8-350] instance 'split_rgb_0' of module 'design_1_split_rgb_0_0' requires 4 connections, but only 1 given [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:561]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:563]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/synth/design_1_system_ila_0_1.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/synth/design_1_system_ila_0_1.v:236]
INFO: [Synth 8-6157] synthesizing module 'bd_36cd' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/bd_36cd.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/bd_36cd.v:41]
INFO: [Synth 8-6157] synthesizing module 'bd_36cd_ila_lib_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (149#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (150#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (160#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (162#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (164#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (169#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_36cd_ila_lib_0 does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:108]
INFO: [Synth 8-6155] done synthesizing module 'bd_36cd_ila_lib_0' (187#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/bd_36cd.v:41]
INFO: [Synth 8-6155] done synthesizing module 'bd_36cd' (188#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/synth/bd_36cd.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_1' (189#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/synth/design_1_system_ila_0_1.v:216]
INFO: [Synth 8-6157] synthesizing module 'design_1_wysw_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_wysw_0_0/synth/design_1_wysw_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'wysw' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4946/src/wysw.v:23]
WARNING: [Synth 8-3848] Net x_temp in module/entity wysw does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4946/src/wysw.v:36]
WARNING: [Synth 8-3848] Net y_temp in module/entity wysw does not have driver. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4946/src/wysw.v:37]
INFO: [Synth 8-6155] done synthesizing module 'wysw' (190#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/4946/src/wysw.v:23]
WARNING: [Synth 8-350] instance 'inst' of module 'wysw' requires 13 connections, but only 11 given [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_wysw_0_0/synth/design_1_wysw_0_0.v:85]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wysw_0_0' (191#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_wysw_0_0/synth/design_1_wysw_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 24 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (192#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (193#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (194#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (195#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (196#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_2' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_2/synth/design_1_xlconstant_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (196#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_2' (197#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_2/synth/design_1_xlconstant_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_1' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_1' (198#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_3' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_3/synth/design_1_xlconstant_1_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_3' (199#1) [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_3/synth/design_1_xlconstant_1_3.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'KLT_2200_0'. This will prevent further optimization [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:263]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:563]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (200#1) [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (201#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (202#1) [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[31]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[30]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[29]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[28]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[27]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[26]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[25]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[24]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[23]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[22]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[21]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[20]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[19]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[18]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[17]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[16]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[15]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[14]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[13]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[12]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[11]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[10]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[9]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[8]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[7]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[6]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[5]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[4]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[3]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[2]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[1]
WARNING: [Synth 8-3331] design wysw has unconnected port x_temp[0]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[31]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[30]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[29]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[28]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[27]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[26]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[25]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[24]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[23]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[22]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[21]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[20]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[19]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[18]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[17]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[16]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[15]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[14]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[13]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[12]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[11]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[10]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[9]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[8]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[7]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[6]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[5]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[4]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[3]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[2]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[1]
WARNING: [Synth 8-3331] design wysw has unconnected port y_temp[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:44 ; elapsed = 00:07:03 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[11] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[10] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[9] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[8] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[7] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[6] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[5] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[4] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[3] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[2] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[1] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_x0[0] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[10] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[9] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[8] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[7] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[6] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[5] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[4] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[3] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[2] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[1] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
WARNING: [Synth 8-3295] tying undriven pin inroi:set_y0[0] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/klt_tracker.v:142]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/synth/bd_36cd_ila_lib_0.v:3219]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:46 ; elapsed = 00:07:05 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:46 ; elapsed = 00:07:05 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/constrs_1/imports/inne/Zybo_HDMI.xdc]
Finished Parsing XDC File [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/constrs_1/imports/inne/Zybo_HDMI.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/constrs_1/imports/inne/Zybo_HDMI.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances
  CFGLUT5 => SRLC32E: 10 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1634.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:27 ; elapsed = 00:07:49 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:27 ; elapsed = 00:07:49 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0/inst/ila_lib/inst. (constraint file  {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc}, line 155).
WARNING: set_property IODELAY_GROUP could not find object (constraint file  {c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc}, line 8).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/A33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2ycbcr_0/inst/S33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/parameter_register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin_mask_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/centroid_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/centroid_0/inst/divx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/centroid_0/inst/divy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/centroid_0/inst/divx/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/centroid_0/inst/divy/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/wysw_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bbox21_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/context/line1/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/context/line2/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/x_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/y_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/denom_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/x_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/y_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/ad_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/af_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/bc_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/bf_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/ec_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/disposition/ed_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/G11_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/G12_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/G22_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/b1_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/b2_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/Ix_Iy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/Ix_sq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/Iy_sq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/db1_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/db2_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/Ix_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/Iy_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/kltboy/dI_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/previous_frame_pixel/memA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/previous_frame_pixel/memB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/previous_frame_pixel/yoffcomp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/inroi/x_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/KLT_2200_0/inst/inroi/y_acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/split_rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0/U0. (constraint file  {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc}, line 127).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc}, line 132).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc}, line 140).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  {C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/dont_touch.xdc}, line 143).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:28 ; elapsed = 00:07:50 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_32_20__xdcDup__1'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rv_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lat_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider_32_20'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rv_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lat_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sState_reg' in module 'EEPROM_8b'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'synchronize_read_offset_trigger_reg' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     DIV |                             0010 |                               01
                     NOP |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider_32_20__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     DIV |                             0010 |                               01
                     NOP |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider_32_20'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'fsm17DC7F923800'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              011 |                              001
            stturnaround |                              110 |                              110
                  stsack |                              100 |                              100
                  stread |                              001 |                              010
                  stmack |                              010 |                              101
                 stwrite |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0001 |                               00
                  stread |                             0010 |                               01
            stregaddress |                             0100 |                               11
                 stwrite |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sState_reg' using encoding 'one-hot' in module 'EEPROM_8b'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17D84E5C6B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17D84E546200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17D84E4FD400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17DC07096F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17DC0706FC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17DC0703EF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17DC06FFF000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17DC06FD5100'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:40 ; elapsed = 00:08:06 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'i_165' in module 'partition' to reference 'logic__1946' which has no pins
WARNING: [Synth 8-115] binding instance 'i_166' in module 'partition' to reference 'logic__1947' which has no pins
WARNING: [Synth 8-115] binding instance 'i_167' in module 'partition' to reference 'logic__1948' which has no pins
WARNING: [Synth 8-115] binding instance 'i_168' in module 'partition' to reference 'logic__1949' which has no pins
WARNING: [Synth 8-115] binding instance 'i_169' in module 'partition' to reference 'logic__1950' which has no pins
WARNING: [Synth 8-115] binding instance 'i_170' in module 'partition' to reference 'logic__1951' which has no pins
WARNING: [Synth 8-115] binding instance 'i_171' in module 'partition' to reference 'logic__1952' which has no pins
WARNING: [Synth 8-115] binding instance 'i_172' in module 'partition' to reference 'logic__1953' which has no pins
WARNING: [Synth 8-115] binding instance 'i_165' in module 'partition' to reference 'logic__2158' which has no pins
WARNING: [Synth 8-115] binding instance 'i_166' in module 'partition' to reference 'logic__2159' which has no pins
WARNING: [Synth 8-115] binding instance 'i_167' in module 'partition' to reference 'logic__2160' which has no pins
WARNING: [Synth 8-115] binding instance 'i_168' in module 'partition' to reference 'logic__2161' which has no pins
WARNING: [Synth 8-115] binding instance 'i_169' in module 'partition' to reference 'logic__2162' which has no pins
WARNING: [Synth 8-115] binding instance 'i_170' in module 'partition' to reference 'logic__2163' which has no pins
WARNING: [Synth 8-115] binding instance 'i_171' in module 'partition' to reference 'logic__2164' which has no pins
WARNING: [Synth 8-115] binding instance 'i_172' in module 'partition' to reference 'logic__2165' which has no pins
INFO: [Synth 8-3936] Found unconnected internal register 'inst/previous_frame_pixel/read_offset_reg' and it is trimmed from '17' to '10' bits. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:87]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/previous_frame_pixel/prev_point_x0_reg' and it is trimmed from '12' to '10' bits. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:105]
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[2].DecoderX/pC0_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[2].DecoderX/pC1_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[2].DecoderX/pVde_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[1].DecoderX/pC0_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[1].DecoderX/pC1_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element DataDecoders[1].DecoderX/pVde_reg was removed.  [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/0387/src/TMDS_Decoder.vhd:266]
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/synch_offset_trigger/genblk1[0].puz_i/state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/KLT_2200_0/\inst/previous_frame_pixel/read_offset_reg[9] )
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/synchronize_read_offset_trigger_reg) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/synchronize_read_offset_trigger_reg__0) is unused and will be removed from module design_1_KLT_2200_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'design_1_i/KLT_2200_0/inst/previous_frame_pixel/synchronize_read_offset_trigger_reg__0/Q' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:88]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:88]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.srcs/sources_1/bd/design_1/ipshared/1689/src/point_tracker.v:88]
INFO: [Synth 8-3332] Sequential element (inst/context/D33_reg[2]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/context/D33_reg[1]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/context/D33_reg[0]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/synch_offset_trigger/genblk1[0].puz_i/state_reg[0]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[9]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[8]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[7]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[6]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[5]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[4]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[3]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[2]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[1]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/prev_point_x0_reg[0]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[9]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[8]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[7]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[6]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[5]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[4]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[3]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[2]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[1]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3332] Sequential element (inst/previous_frame_pixel/read_offset_reg[0]) is unused and will be removed from module design_1_KLT_2200_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_26t26:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'mult_26t26:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FDRE) to 'mult_26t26:/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_26t26:/U0/i_mult/\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[5].middlestages.abovediagonal.carryregister/i_no_async_controls.output_reg[1]) is unused and will be removed from module c_addsub_v12_0_12_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_baseblox.i_baseblox_addsub/pipelining.stages[3].slices[5].middlestages.abovediagonal.carryregister/i_no_async_controls.output_reg[1]) is unused and will be removed from module c_addsub_v12_0_12_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.carryregister/i_no_async_controls.output_reg[1]) is unused and will be removed from module c_addsub_v12_0_12_viv__parameterized5.
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[25]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[26]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[27]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[28]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[29]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[30]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[31]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[32]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[33]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[34]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[35]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[36]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[37]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[38]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[39]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[40]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.first_q_reg[52] )
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][25]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][26]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][27]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][28]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][29]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][30]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][31]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][32]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][33]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][34]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][35]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][36]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][37]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][38]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][39]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][40]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_x_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler /\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/NEW_CODE.ND_DEL.delay_line_reg[16]' (FD) to 'div_gen_0:/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/NEW_CODE.ND_DEL.nd_d1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[2].pipe_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler /\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[3].pipe_reg[3][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[4].pipe_reg[4][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_gen_0:/U0/i_synth/\i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][52] )
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[20]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[19]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[18]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[17]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[16]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[15]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[14]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[13]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[12]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[11]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[10]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[9]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[8]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[7]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[6]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[5]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[4]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[3]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg[2]) is unused and will be removed from module mult_gen_v12_0_14_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]) is unused and will be removed from module floating_point_v7_0_15_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[43]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[42]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[41]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[40]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[39]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[38]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[37]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[36]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[35]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[34]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[33]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[32]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[31]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[30]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[29]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[28]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Synth 8-3332] Sequential element (i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_flow_ctrl/nd_pipe_reg[27]) is unused and will be removed from module div_gen_v5_1_13_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/parameter_register_0/\inst/parameter_register_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/parameter_register_0/\inst/parameter_register_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/system_ila_0/inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:19 ; elapsed = 00:08:47 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 81, Available = 80. Use report_utilization command for details.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:50 ; elapsed = 00:09:19 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:58 ; elapsed = 00:09:27 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:12 ; elapsed = 00:09:42 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[1]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[3]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[4]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[5]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[6]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[7]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[8]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[9]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[10]_inv.
INFO: [Synth 8-5365] Flop i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11] is being inverted and renamed to i_baseblox.i_baseblox_addsub/pipelining.stages[4].slices[5].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[11]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:16 ; elapsed = 00:09:46 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:16 ; elapsed = 00:09:46 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:21 ; elapsed = 00:09:51 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:21 ; elapsed = 00:09:51 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:22 ; elapsed = 00:09:52 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:22 ; elapsed = 00:09:52 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     5|
|3     |BUFIO       |     1|
|4     |BUFR        |     1|
|5     |CARRY4      |   413|
|6     |CFGLUT5     |    70|
|7     |DSP48E1_1   |    10|
|8     |DSP48E1_2   |    14|
|9     |DSP48E1_3   |     6|
|10    |DSP48E1_4   |     6|
|11    |DSP48E1_5   |    14|
|12    |DSP48E1_6   |    16|
|13    |DSP48E1_7   |     9|
|14    |DSP48E1_8   |     1|
|15    |IDELAYCTRL  |     1|
|16    |IDELAYE2    |     3|
|17    |ISERDESE2   |     3|
|18    |ISERDESE2_1 |     3|
|19    |LUT1        |   393|
|20    |LUT2        |  1366|
|21    |LUT3        |  1527|
|22    |LUT4        |   726|
|23    |LUT5        |   888|
|24    |LUT6        |  1697|
|25    |MMCME2_ADV  |     1|
|26    |MUXCY       |   899|
|27    |MUXF7       |    65|
|28    |MUXF8       |    12|
|29    |PLLE2_ADV   |     1|
|30    |PS7         |     1|
|31    |RAM32M      |     6|
|32    |RAMB16      |     2|
|33    |RAMB18E1    |     2|
|34    |RAMB18E1_1  |     3|
|35    |RAMB36E1    |     2|
|36    |RAMB36E1_1  |     1|
|37    |SRL16       |     1|
|38    |SRL16E      |   799|
|39    |SRLC16E     |     2|
|40    |SRLC32E     |    68|
|41    |XORCY       |   895|
|42    |FDCE        |    10|
|43    |FDE         |    26|
|44    |FDPE        |    20|
|45    |FDR         |     8|
|46    |FDRE        |  9792|
|47    |FDSE        |   202|
|48    |IBUF        |     5|
|49    |IBUFDS      |     4|
|50    |IOBUF       |     2|
|51    |OBUF        |    24|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:22 ; elapsed = 00:09:52 . Memory (MB): peak = 1634.816 ; gain = 1281.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 2078 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:09:12 . Memory (MB): peak = 1634.816 ; gain = 1281.609
Synthesis Optimization Complete : Time (s): cpu = 00:09:22 ; elapsed = 00:09:52 . Memory (MB): peak = 1634.816 ; gain = 1281.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 370 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 255 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances
  CFGLUT5 => SRLC32E: 10 instances
  FDE => FDRE: 26 instances
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
933 Infos, 296 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:47 ; elapsed = 00:10:19 . Memory (MB): peak = 1774.582 ; gain = 1423.484
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/konkurs-v/vivado_projekty/tor_wizyjny - Copy/tor_wizyjny.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1774.582 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1774.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  1 15:10:25 2019...
