module contador (
    input wire clk,
    input wire rst,
    input wire inc,
    output reg [9:0] count
);

always @(posedge clk) begin
    if (rst) begin
        count <= 10'd0;
    end else if (inc && count < 10'd999) begin
        count <= count + 1;
    end
end

endmodule
