Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb 27 00:44:23 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_methodology -file Scaler_Streamer_Top_Block_methodology_drc_routed.rpt -pb Scaler_Streamer_Top_Block_methodology_drc_routed.pb -rpx Scaler_Streamer_Top_Block_methodology_drc_routed.rpx
| Design       : Scaler_Streamer_Top_Block
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 203
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 16         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 123        |
| TIMING-18 | Warning  | Missing input or output delay                   | 18         |
| TIMING-20 | Warning  | Non-clocked latch                               | 9          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 36         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X77Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X80Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X78Y79 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X79Y80 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X67Y77 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X68Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X68Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X70Y77 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X70Y76 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X70Y78 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X65Y81 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X65Y82 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X67Y74 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X67Y75 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X66Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X70Y74 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/addr_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/loc_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/reg_loc_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/sccb_start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin cam1/config1/wait_time_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/gray_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin cam1/gray1/state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/byte_num_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/clkDiv/clk_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/clkDiv/reset_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/full_pixel_tx_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/pixel_data_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin cam1/receive1/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin cam1/reg1/addr_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin cam1/reg1/addr_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin cam1/reg1/addr_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin cam1/reg1/addr_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin cam1/reg1/addr_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/addr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/busy_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/phase_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/phase_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/ready_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/scl_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/sda_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_return_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_return_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_return_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/state_return_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/tx_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin cam1/sccb1/wait_time_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/full_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/full_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/memory_reg/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/binary_count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin controller/dataTxFifo/pWrite_counter/graycount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[0] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[1] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[2] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[3] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[4] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[5] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[6] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ftdi_d[7] relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ftdi_rxf relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ftdi_txe relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on href relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on RHD relative to clock(s) ftdi_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on STATE[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on STATE[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on STATE[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on STATE[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ftdi_siwu relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on xclk relative to clock(s) sys_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch controller/OE_reg cannot be properly analyzed as its control pin controller/OE_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch controller/RD_reg cannot be properly analyzed as its control pin controller/RD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch controller/WR_reg cannot be properly analyzed as its control pin controller/WR_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch controller/dataRxFifo/status_reg cannot be properly analyzed as its control pin controller/dataRxFifo/status_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch controller/dataTxFifo/status_reg cannot be properly analyzed as its control pin controller/dataTxFifo/status_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch controller/recvData_reg cannot be properly analyzed as its control pin controller/recvData_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch controller/sendData_reg cannot be properly analyzed as its control pin controller/sendData_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch dataGood_reg cannot be properly analyzed as its control pin dataGood_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch global_rst_reg cannot be properly analyzed as its control pin global_rst_reg/G is not reached by a timing clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '56' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 80)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '57' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '58' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '45' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '50' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '51' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '52' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '53' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 77)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '43' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 60)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '54' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 78)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 10)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '44' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 61)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '55' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 79)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '49' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 16)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '47' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 15)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '46' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/FLAG*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 95)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 94)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_load_i*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 93)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32*/CLK" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '64' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 92)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '59' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 87)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 88)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '61' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 89)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '62' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 90)
Related violations: <none>

XDCB-5#28 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '63' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 91)
Related violations: <none>

XDCB-5#29 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '1' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 5)
Related violations: <none>

XDCB-5#30 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '37' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#31 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_reg[*]/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 93)
Related violations: <none>

XDCB-5#32 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg*/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 94)
Related violations: <none>

XDCB-5#33 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg*/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 95)
Related violations: <none>

XDCB-5#34 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '1' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc (Line: 5)
Related violations: <none>

XDCB-5#35 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '37' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc (Line: 40)
Related violations: <none>

XDCB-5#36 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK"}]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '75' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/impl_1/.Xil/Vivado-14096-DESKTOP-VPQ35UP/dbg_hub_CV.0/out/xsdbm.xdc (Line: 5)
Related violations: <none>


