#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jul  2 00:07:08 2024
# Process ID: 6506
# Current directory: /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1
# Command line: vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file: /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga.vdi
# Journal file: /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/vivado.jou
# Running On: joseantonio-Legion-5-15IAH7H, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 14, Host memory: 16475 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/eth_xcvr_gt_full.dcp' for cell 'qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/eth_xcvr_gt_channel.dcp' for cell 'qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2411.383 ; gain = 0.000 ; free physical = 10658 ; free virtual = 13840
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc] for cell 'qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc] for cell 'qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc] for cell 'qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_full/synth/eth_xcvr_gt_full.xdc] for cell 'qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp0_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst'
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc:123]
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy2.eth_xcvr_phy_2/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy3.eth_xcvr_phy_3/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst'
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.gen/sources_1/ip/eth_xcvr_gt_channel/synth/eth_xcvr_gt_channel.xdc] for cell 'qsfp1_phy_inst/phy4.eth_xcvr_phy_4/xcvr.eth_xcvr_gt_channel_inst/inst'
Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
Finished Parsing XDC File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc]
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_10g_fifo_inst
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy1.eth_xcvr_phy_1/tx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp0_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy1.eth_xcvr_phy_1/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy2.eth_xcvr_phy_2/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy3.eth_xcvr_phy_3/rx_reset_sync_inst
Inserting timing constraints for sync_reset instance qsfp1_phy_inst/phy4.eth_xcvr_phy_4/rx_reset_sync_inst
Finished Sourcing Tcl File [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 152 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3051.066 ; gain = 0.000 ; free physical = 10313 ; free virtual = 13502
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3051.102 ; gain = 1714.164 ; free physical = 10312 ; free virtual = 13501
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3115.098 ; gain = 63.996 ; free physical = 10302 ; free virtual = 13492

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 135771b54

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3115.098 ; gain = 0.000 ; free physical = 10295 ; free virtual = 13485

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 135771b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10002 ; free virtual = 13193

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 135771b54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10002 ; free virtual = 13193
Phase 1 Initialization | Checksum: 135771b54

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10002 ; free virtual = 13193

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 135771b54

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10002 ; free virtual = 13193

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 135771b54

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Phase 2 Timer Update And Timing Data Collection | Checksum: 135771b54

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 12 inverters resulting in an inversion of 66 pins
INFO: [Opt 31-138] Pushed 51 inverter(s) to 274 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: e1450df6

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Retarget | Checksum: e1450df6
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 158916c10

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Constant propagation | Checksum: 158916c10
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 150992ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Sweep | Checksum: 150992ad9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 80 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 150992ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
BUFG optimization | Checksum: 150992ad9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 150992ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Shift Register Optimization | Checksum: 150992ad9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 150992ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Post Processing Netlist | Checksum: 150992ad9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 130c11cd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Phase 9.2 Verifying Netlist Connectivity | Checksum: 130c11cd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Phase 9 Finalization | Checksum: 130c11cd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |              95  |                                            120  |
|  Constant propagation         |               0  |              24  |                                              0  |
|  Sweep                        |               0  |              80  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 130c11cd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3352.895 ; gain = 0.000 ; free physical = 10000 ; free virtual = 13191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for startupe3_inst
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 2 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1b0e56885

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8514 ; free virtual = 11868
Ending Power Optimization Task | Checksum: 1b0e56885

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4934.328 ; gain = 1581.434 ; free physical = 8513 ; free virtual = 11867

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 186cc56e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8512 ; free virtual = 11866
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8512 ; free virtual = 11866
Ending Final Cleanup Task | Checksum: 186cc56e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8512 ; free virtual = 11866

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8512 ; free virtual = 11866
Ending Netlist Obfuscation Task | Checksum: 186cc56e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8512 ; free virtual = 11866
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4934.328 ; gain = 1883.227 ; free physical = 8512 ; free virtual = 11866
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8508 ; free virtual = 11865
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8508 ; free virtual = 11865
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8508 ; free virtual = 11864
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8507 ; free virtual = 11866
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8507 ; free virtual = 11866
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8505 ; free virtual = 11866
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8505 ; free virtual = 11866
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8499 ; free virtual = 11859
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100608288

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8499 ; free virtual = 11859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8499 ; free virtual = 11859

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130aacaa3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8489 ; free virtual = 11855

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19ad6b5b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8337 ; free virtual = 11708

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ad6b5b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8337 ; free virtual = 11708
Phase 1 Placer Initialization | Checksum: 19ad6b5b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8337 ; free virtual = 11708

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15eeaa08a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8324 ; free virtual = 11696

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d4f51795

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 4934.328 ; gain = 0.000 ; free physical = 8325 ; free virtual = 11697

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d4f51795

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5215.320 ; gain = 280.992 ; free physical = 7487 ; free virtual = 11287

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 25a4cfc30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 25a4cfc30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287
Phase 2.1.1 Partition Driven Placement | Checksum: 25a4cfc30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287
Phase 2.1 Floorplanning | Checksum: 1cc17dad1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5247.336 ; gain = 0.000 ; free physical = 7486 ; free virtual = 11287

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1cc17dad1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1cc17dad1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 1cc17dad1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 5247.336 ; gain = 313.008 ; free physical = 7486 ; free virtual = 11287

Phase 2.5 Global Placement Core

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: a78caa0c

Time (s): cpu = 00:02:01 ; elapsed = 00:00:42 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6991 ; free virtual = 10797

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 397 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 137 nets or LUTs. Breaked 0 LUT, combined 137 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5772.371 ; gain = 0.000 ; free physical = 6991 ; free virtual = 10797

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            137  |                   137  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            137  |                   137  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1504584d9

Time (s): cpu = 00:02:02 ; elapsed = 00:00:43 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6991 ; free virtual = 10797
Phase 2.5 Global Placement Core | Checksum: 17ae217c1

Time (s): cpu = 00:02:48 ; elapsed = 00:00:56 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6989 ; free virtual = 10798
Phase 2 Global Placement | Checksum: 17ae217c1

Time (s): cpu = 00:02:48 ; elapsed = 00:00:56 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6989 ; free virtual = 10798

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 150da904b

Time (s): cpu = 00:03:09 ; elapsed = 00:01:02 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6989 ; free virtual = 10798

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11661651f

Time (s): cpu = 00:03:10 ; elapsed = 00:01:03 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6988 ; free virtual = 10797

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: bab73dab

Time (s): cpu = 00:03:32 ; elapsed = 00:01:09 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6988 ; free virtual = 10797

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: f02dcd05

Time (s): cpu = 00:03:34 ; elapsed = 00:01:10 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6988 ; free virtual = 10797
Phase 3.3.2 Slice Area Swap | Checksum: 1052df3f8

Time (s): cpu = 00:03:34 ; elapsed = 00:01:10 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6987 ; free virtual = 10796
Phase 3.3 Small Shape DP | Checksum: 1d50a4b0f

Time (s): cpu = 00:03:37 ; elapsed = 00:01:11 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6987 ; free virtual = 10796

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e301ef82

Time (s): cpu = 00:03:37 ; elapsed = 00:01:11 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6987 ; free virtual = 10796

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 162e994a8

Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6987 ; free virtual = 10796
Phase 3 Detail Placement | Checksum: 162e994a8

Time (s): cpu = 00:03:37 ; elapsed = 00:01:12 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6987 ; free virtual = 10796

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 184f1f2c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.748 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 208f0b2b3

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5772.371 ; gain = 0.000 ; free physical = 6981 ; free virtual = 10796
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 208f0b2b3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5772.371 ; gain = 0.000 ; free physical = 6981 ; free virtual = 10796
Phase 4.1.1.1 BUFG Insertion | Checksum: 184f1f2c4

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 184f1f2c4

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.748. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 19d9d44af

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=2.748. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 19d9d44af

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796
Phase 4.1 Post Commit Optimization | Checksum: 19d9d44af

Time (s): cpu = 00:04:05 ; elapsed = 00:01:20 . Memory (MB): peak = 5772.371 ; gain = 838.043 ; free physical = 6981 ; free virtual = 10796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6882 ; free virtual = 10700

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20c3be900

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

SLR0:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR1:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

SLR2:
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20c3be900

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700
Phase 4.3 Placer Reporting | Checksum: 20c3be900

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6881 ; free virtual = 10700

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ffe9db2f

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700
Ending Placer Task | Checksum: 1e4d174d4

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700
137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:44 ; elapsed = 00:01:42 . Memory (MB): peak = 5838.973 ; gain = 904.645 ; free physical = 6881 ; free virtual = 10700
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6879 ; free virtual = 10698
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6876 ; free virtual = 10695
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6873 ; free virtual = 10696
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6862 ; free virtual = 10697
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6862 ; free virtual = 10697
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6862 ; free virtual = 10698
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6860 ; free virtual = 10700
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6858 ; free virtual = 10700
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5838.973 ; gain = 0.000 ; free physical = 6858 ; free virtual = 10700
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6867 ; free virtual = 10696
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6865 ; free virtual = 10697
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6854 ; free virtual = 10700
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6854 ; free virtual = 10700
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6854 ; free virtual = 10701
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6853 ; free virtual = 10701
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6851 ; free virtual = 10701
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5862.984 ; gain = 0.000 ; free physical = 6851 ; free virtual = 10701
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6bc34ea ConstDB: 0 ShapeSum: af769b99 RouteDB: 6e9ea451
Nodegraph reading from file.  Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.92 . Memory (MB): peak = 5870.988 ; gain = 0.000 ; free physical = 6853 ; free virtual = 10697
Post Restoration Checksum: NetGraph: d140b414 | NumContArr: eb002956 | Constraints: 3928e208 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b812ba0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5870.988 ; gain = 0.000 ; free physical = 6852 ; free virtual = 10697

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b812ba0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5870.988 ; gain = 0.000 ; free physical = 6852 ; free virtual = 10697

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b812ba0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5870.988 ; gain = 0.000 ; free physical = 6852 ; free virtual = 10697

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 236ca95e4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5972.535 ; gain = 101.547 ; free physical = 6723 ; free virtual = 10570

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2afdd24b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5972.535 ; gain = 101.547 ; free physical = 6722 ; free virtual = 10570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.856  | TNS=0.000  | WHS=-0.199 | THS=-35.709|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 247690c86

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 5972.535 ; gain = 101.547 ; free physical = 6722 ; free virtual = 10570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.856  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2d5e42e3f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 5972.535 ; gain = 101.547 ; free physical = 6722 ; free virtual = 10570

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000441799 %
  Global Horizontal Routing Utilization  = 0.000447868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17048
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14255
  Number of Partially Routed Nets     = 2793
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2922e73cb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6642 ; free virtual = 10489

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2922e73cb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 18e669991

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
Phase 3 Initial Routing | Checksum: 190a58ec4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3570
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.642  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d00e4fe0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ceccc161

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
Phase 4 Rip-up And Reroute | Checksum: 1ceccc161

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ceccc161

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ceccc161

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
Phase 5 Delay and Skew Optimization | Checksum: 1ceccc161

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ece2d315

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.642  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28738a161

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
Phase 6 Post Hold Fix | Checksum: 28738a161

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.150998 %
  Global Horizontal Routing Utilization  = 0.191877 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28738a161

Time (s): cpu = 00:01:09 ; elapsed = 00:00:23 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28738a161

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin qsfp0_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y12/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin qsfp1_phy_inst/phy1.eth_xcvr_phy_1/xcvr.eth_xcvr_gt_full_inst/inst/gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y11/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 28738a161

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 28738a161

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.642  | TNS=0.000  | WHS=0.005  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 28738a161

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 2289da8f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489
Ending Routing Task | Checksum: 2289da8f6

Time (s): cpu = 00:01:11 ; elapsed = 00:00:25 . Memory (MB): peak = 6072.707 ; gain = 201.719 ; free physical = 6641 ; free virtual = 10489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:26 . Memory (MB): peak = 6072.707 ; gain = 209.723 ; free physical = 6641 ; free virtual = 10489
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:53]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:59]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:68]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:132]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:134]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:175]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:177]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_au200.xdc:187]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
191 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6622 ; free virtual = 10484
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6606 ; free virtual = 10484
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6607 ; free virtual = 10489
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6596 ; free virtual = 10490
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6596 ; free virtual = 10490
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6592 ; free virtual = 10490
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6591 ; free virtual = 10490
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6589 ; free virtual = 10490
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6160.750 ; gain = 0.000 ; free physical = 6589 ; free virtual = 10490
INFO: [Common 17-1381] The checkpoint '/home/joseantonio/TFM/verilog-ethernet-backup/verilog-ethernet/example/Alveo/fpga_25g/fpga_AU200_10g/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 00:10:21 2024...
