# TCL File Generated by Component Editor 15.1
# Thu Feb 09 12:28:49 EST 2017
# DO NOT MODIFY


# 
# rgb_acel "rgb_acel" v1.0
#  2017.02.09.12:28:49
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module rgb_acel
# 
set_module_property DESCRIPTION ""
set_module_property NAME rgb_acel
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME rgb_acel
set_module_property INSTANTIATE_IN_SYSTEM_MODULE false
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 

# 
# parameters
# 


# 
# display items
# 


# 
# connection point cr_in
# 
add_interface cr_in avalon_streaming end
set_interface_property cr_in associatedClock clock
set_interface_property cr_in associatedReset reset
set_interface_property cr_in dataBitsPerSymbol 8
set_interface_property cr_in symbolsPerBeat 4
set_interface_property cr_in errorDescriptor ""
set_interface_property cr_in firstSymbolInHighOrderBits true
set_interface_property cr_in maxChannel 0
set_interface_property cr_in readyLatency 0
set_interface_property cr_in ENABLED true
set_interface_property cr_in EXPORT_OF ""
set_interface_property cr_in PORT_NAME_MAP ""
set_interface_property cr_in CMSIS_SVD_VARIABLES ""
set_interface_property cr_in SVD_ADDRESS_GROUP ""

add_interface_port cr_in cr_in_data data Input 32
add_interface_port cr_in cr_in_ready ready Output 1
add_interface_port cr_in cr_in_valid valid Input 1


# 
# connection point cb_in
# 
add_interface cb_in avalon_streaming end
set_interface_property cb_in associatedClock clock
set_interface_property cb_in associatedReset reset
set_interface_property cb_in dataBitsPerSymbol 8
set_interface_property cb_in symbolsPerBeat 4
set_interface_property cb_in errorDescriptor ""
set_interface_property cb_in firstSymbolInHighOrderBits true
set_interface_property cb_in maxChannel 0
set_interface_property cb_in readyLatency 0
set_interface_property cb_in ENABLED true
set_interface_property cb_in EXPORT_OF ""
set_interface_property cb_in PORT_NAME_MAP ""
set_interface_property cb_in CMSIS_SVD_VARIABLES ""
set_interface_property cb_in SVD_ADDRESS_GROUP ""

add_interface_port cb_in cb_in_data data Input 32
add_interface_port cb_in cb_in_ready ready Output 1
add_interface_port cb_in cb_in_valid valid Input 1


# 
# connection point y_in
# 
add_interface y_in avalon_streaming end
set_interface_property y_in associatedClock clock
set_interface_property y_in associatedReset reset
set_interface_property y_in dataBitsPerSymbol 8
set_interface_property y_in symbolsPerBeat 4
set_interface_property y_in errorDescriptor ""
set_interface_property y_in firstSymbolInHighOrderBits true
set_interface_property y_in maxChannel 0
set_interface_property y_in readyLatency 0
set_interface_property y_in ENABLED true
set_interface_property y_in EXPORT_OF ""
set_interface_property y_in PORT_NAME_MAP ""
set_interface_property y_in CMSIS_SVD_VARIABLES ""
set_interface_property y_in SVD_ADDRESS_GROUP ""

add_interface_port y_in y_in_ready ready Output 1
add_interface_port y_in y_in_valid valid Input 1
add_interface_port y_in y_in_data data Input 32


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_clk clk Input 1


# 
# connection point rgb_out
# 
add_interface rgb_out avalon_streaming start
set_interface_property rgb_out associatedClock clock
set_interface_property rgb_out associatedReset reset
set_interface_property rgb_out dataBitsPerSymbol 8
set_interface_property rgb_out symbolsPerBeat 4
set_interface_property rgb_out errorDescriptor ""
set_interface_property rgb_out firstSymbolInHighOrderBits true
set_interface_property rgb_out maxChannel 0
set_interface_property rgb_out readyLatency 0
set_interface_property rgb_out ENABLED true
set_interface_property rgb_out EXPORT_OF ""
set_interface_property rgb_out PORT_NAME_MAP ""
set_interface_property rgb_out CMSIS_SVD_VARIABLES ""
set_interface_property rgb_out SVD_ADDRESS_GROUP ""

add_interface_port rgb_out rgb_out_data data Output 32
add_interface_port rgb_out rgb_out_ready ready Input 1
add_interface_port rgb_out rgb_out_valid valid Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1

