// Seed: 2787901444
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    output wor id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output wand id_15,
    output uwire id_16,
    output supply1 id_17,
    output tri0 id_18,
    output tri1 id_19,
    input uwire id_20,
    output tri0 id_21,
    input tri1 id_22
);
  assign id_21 = id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wor id_12
);
  assign id_10 = id_7;
  module_0(
      id_11,
      id_10,
      id_6,
      id_6,
      id_10,
      id_10,
      id_7,
      id_12,
      id_10,
      id_6,
      id_1,
      id_0,
      id_6,
      id_8,
      id_8,
      id_0,
      id_6,
      id_6,
      id_6,
      id_0,
      id_9,
      id_6,
      id_12
  );
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
