
*** Running vivado
    with args -log lab10_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab10_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab10_top.tcl -notrace
Command: synth_design -top lab10_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.379 ; gain = 51.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab10_top' [C:/Users/busheska/Desktop/Lab 10/RTL/lab10_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/busheska/Desktop/Lab 10/RTL/clkdiv.sv:22]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 26 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (1#1) [C:/Users/busheska/Desktop/Lab 10/RTL/clkdiv.sv:22]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/busheska/Desktop/Lab 10/RTL/debounce.sv:23]
	Parameter CLKFREQ bound to: 1000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 10 - type: integer 
	Parameter CTRBITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/busheska/Desktop/Lab 10/RTL/debounce.sv:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/busheska/Desktop/Lab 10/RTL/single_pulser.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (3#1) [C:/Users/busheska/Desktop/Lab 10/RTL/single_pulser.sv:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_fsm' [C:/Users/busheska/Desktop/Lab 10/RTL/stopwatch_fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_fsm' (4#1) [C:/Users/busheska/Desktop/Lab 10/RTL/stopwatch_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'multiple_bcd' [C:/Users/busheska/Desktop/Lab 10/RTL/multiple_bcd.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter_bcd' [C:/Users/busheska/Desktop/Lab 10/RTL/counter_bcd.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_bcd' (5#1) [C:/Users/busheska/Desktop/Lab 10/RTL/counter_bcd.sv:23]
WARNING: [Synth 8-7071] port 'carry' of module 'counter_bcd' is unconnected for instance 'M_INST4' [C:/Users/busheska/Desktop/Lab 10/RTL/multiple_bcd.sv:35]
WARNING: [Synth 8-7023] instance 'M_INST4' of module 'counter_bcd' has 5 connections declared, but only 4 given [C:/Users/busheska/Desktop/Lab 10/RTL/multiple_bcd.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'multiple_bcd' (6#1) [C:/Users/busheska/Desktop/Lab 10/RTL/multiple_bcd.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_control' [C:/Users/busheska/Desktop/Lab 10/RTL/sevenseg_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'count_3bit' [C:/Users/busheska/Desktop/Lab 10/RTL/count_3bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'count_3bit' (7#1) [C:/Users/busheska/Desktop/Lab 10/RTL/count_3bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux_8_1' [C:/Users/busheska/Desktop/Lab 10/RTL/mux_8_1.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/busheska/Desktop/Lab 10/RTL/mux_8_1.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_1' (8#1) [C:/Users/busheska/Desktop/Lab 10/RTL/mux_8_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8' [C:/Users/busheska/Desktop/Lab 10/RTL/dec_3_8.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/busheska/Desktop/Lab 10/RTL/dec_3_8.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8' (9#1) [C:/Users/busheska/Desktop/Lab 10/RTL/dec_3_8.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_hex' [C:/Users/busheska/Desktop/Lab 10/RTL/sevenseg_hex.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/busheska/Desktop/Lab 10/RTL/sevenseg_hex.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_hex' (10#1) [C:/Users/busheska/Desktop/Lab 10/RTL/sevenseg_hex.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_control' (11#1) [C:/Users/busheska/Desktop/Lab 10/RTL/sevenseg_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/busheska/Desktop/Lab 10/RTL/register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (12#1) [C:/Users/busheska/Desktop/Lab 10/RTL/register.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'lab10_top' (13#1) [C:/Users/busheska/Desktop/Lab 10/RTL/lab10_top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.031 ; gain = 103.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.031 ; gain = 103.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.031 ; gain = 103.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1192.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/busheska/Desktop/Lab 10/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/busheska/Desktop/Lab 10/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/busheska/Desktop/Lab 10/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab10_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab10_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1294.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1294.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'p_s_reg' in module 'stopwatch_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                                0 |                               00
                    STOP |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_s_reg' using encoding 'sequential' in module 'stopwatch_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1294.590 ; gain = 205.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.020 ; gain = 215.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.703 ; gain = 216.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     8|
|4     |LUT2   |    36|
|5     |LUT3   |    18|
|6     |LUT4   |    23|
|7     |LUT5   |     3|
|8     |LUT6   |    13|
|9     |MUXF7  |     4|
|10    |FDRE   |    80|
|11    |FDSE   |     3|
|12    |IBUF   |     4|
|13    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1311.539 ; gain = 120.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1311.539 ; gain = 222.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1323.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1331.375 ; gain = 242.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/busheska/Desktop/Lab 10/project_1/project_1.runs/synth_1/lab10_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab10_top_utilization_synth.rpt -pb lab10_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 18:58:28 2022...
