{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423684574353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423684574355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:56:14 2015 " "Processing started: Wed Feb 11 13:56:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423684574355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423684574355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423684574355 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423684574780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "Router.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423684574900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423684574908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423684574908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423684574970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "Processor.sv" "reg_unit" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 register_unit:reg_unit\|reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"register_unit:reg_unit\|reg_8:reg_A\"" {  } { { "Register_unit.sv" "reg_A" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Register_unit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_unit " "Elaborating entity \"compute\" for hierarchy \"compute:compute_unit\"" {  } { { "Processor.sv" "compute_unit" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:router " "Elaborating entity \"router\" for hierarchy \"router:router\"" {  } { { "Processor.sv" "router" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "Processor.sv" "control_unit" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574983 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(42) " "Verilog HDL Case Statement information at Control.sv(42): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Control.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1423684574985 "|Processor|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "Processor.sv" "HexAL" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423684574988 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~1 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~1\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~6 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~6\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~11 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~11\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~16 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~16\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~21 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~21\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~26 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~26\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~31 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~31\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~36 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~36\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~1 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~1\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~6 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~6\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~11 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~11\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~16 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~16\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~21 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~21\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~26 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~26\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~31 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~31\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~36 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~36\"" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423684575895 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423684575895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423684576105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423684576788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/quartus/ECE385_LogicProcessor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/altera/14.0/quartus/ECE385_LogicProcessor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423684576830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423684576965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423684576965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423684577015 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423684577015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423684577015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423684577015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423684577038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:56:17 2015 " "Processing ended: Wed Feb 11 13:56:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423684577038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423684577038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423684577038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423684577038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423684580768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423684580768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:56:20 2015 " "Processing started: Wed Feb 11 13:56:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423684580768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1423684580768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1423684580768 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1423684580895 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1423684580895 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1423684580895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1423684581010 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423684581020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423684581130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423684581133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423684581133 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423684582515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1423684582530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423684582650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423684582650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423684582653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423684582653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423684582653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423684582653 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423684582653 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423684582653 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1423684582655 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1423684584983 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1423684584983 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1423684584983 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1423684584985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1423684584985 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1423684584985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423684584995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:control_unit\|curr_state.A " "Destination node control:control_unit\|curr_state.A" {  } { { "Control.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Control.sv" 6 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:control_unit|curr_state.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 96 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584995 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423684584995 ""}  } { { "Processor.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Processor.sv" 1 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423684584995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~49  " "Automatically promoted node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~0 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~0" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~2 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~2" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 169 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~7 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~7" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~12 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~12" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~17 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~17" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~22 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~22" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~27 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~27" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~32 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~32" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~37 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~37" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[7]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423684584998 ""}  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423684584998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~49  " "Automatically promoted node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~0 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~0" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~2 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~2" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~7 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~7" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~12 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~12" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~17 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~17" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~22 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~22" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~27 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~27" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~32 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~32" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 240 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~37 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~37" {  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[7]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 245 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423684584998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423684584998 ""}  } { { "Reg_8.sv" "" { Text "C:/altera/14.0/quartus/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423684584998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423684585360 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423684585360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423684585360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423684585363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423684585363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423684585363 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423684585440 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1423684585443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423684591413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423684591838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423684592038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423684600093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423684600093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423684600506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/altera/14.0/quartus/ECE385_LogicProcessor/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 11 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423684604858 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423684604858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423684607786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423684607788 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423684607788 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423684607946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423684608176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423684609146 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423684609273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423684610176 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423684611571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.0/quartus/ECE385_LogicProcessor/output_files/Processor.fit.smsg " "Generated suppressed messages file C:/altera/14.0/quartus/ECE385_LogicProcessor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423684612551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "915 " "Peak virtual memory: 915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423684613313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:56:53 2015 " "Processing ended: Wed Feb 11 13:56:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423684613313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423684613313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423684613313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423684613313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1423684618103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423684618103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:56:57 2015 " "Processing started: Wed Feb 11 13:56:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423684618103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1423684618103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1423684618103 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1423684625289 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1423684625651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423684628621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:57:08 2015 " "Processing ended: Wed Feb 11 13:57:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423684628621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423684628621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423684628621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1423684628621 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1423684629321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1423684632726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423684632726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:57:11 2015 " "Processing started: Wed Feb 11 13:57:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423684632726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423684632726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423684632726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1423684632904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423684633189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423684633209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423684633329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423684633329 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1423684633926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1423684634114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1423684634121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LoadA LoadA " "create_clock -period 1.000 -name LoadA LoadA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423684634124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423684634124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LoadB LoadB " "create_clock -period 1.000 -name LoadB LoadB" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423684634124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1423684634124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1423684635551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1423684635554 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1423684635586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423684635659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423684635659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.769 " "Worst-case setup slack is -4.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.769             -64.212 Clk  " "   -4.769             -64.212 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684635661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Clk  " "    0.208               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684635664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.204 " "Worst-case recovery slack is -3.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.204             -49.126 Clk  " "   -3.204             -49.126 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684635666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.901 " "Worst-case removal slack is 0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 Clk  " "    0.901               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684635669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 Clk  " "   -3.000             -36.410 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB  " "   -3.000              -3.000 LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684635671 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1423684635846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1423684635914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1423684637229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423684637334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423684637334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.310 " "Worst-case setup slack is -4.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.310             -57.562 Clk  " "   -4.310             -57.562 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684637341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 Clk  " "    0.183               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684637351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.863 " "Worst-case recovery slack is -2.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -43.820 Clk  " "   -2.863             -43.820 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684637364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.880 " "Worst-case removal slack is 0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 Clk  " "    0.880               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684637371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.410 Clk  " "   -3.000             -36.410 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB  " "   -3.000              -3.000 LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684637381 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1423684637609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1423684638061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1423684638061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.834 " "Worst-case setup slack is -1.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834             -22.992 Clk  " "   -1.834             -22.992 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684638076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 Clk  " "    0.004               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684638091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.097 " "Worst-case recovery slack is -1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097             -16.605 Clk  " "   -1.097             -16.605 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684638109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.256 " "Worst-case removal slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 Clk  " "    0.256               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684638124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.500 Clk  " "   -3.000             -30.500 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadA  " "   -3.000              -3.000 LoadA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LoadB  " "   -3.000              -3.000 LoadB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423684638139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423684639401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423684639406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423684639654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:57:19 2015 " "Processing ended: Wed Feb 11 13:57:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423684639654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423684639654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423684639654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423684639654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423684643614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423684643614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:57:23 2015 " "Processing started: Wed Feb 11 13:57:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423684643614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423684643614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423684643614 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1423684644311 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_slow.svo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_slow.svo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644421 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1423684644456 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_0c_slow.svo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_0c_slow.svo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644484 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1423684644516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_fast.svo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_fast.svo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644546 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1423684644579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor.svo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor.svo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_85c_v_slow.sdo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_85c_v_slow.sdo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644756 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_7_1200mv_0c_v_slow.sdo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_7_1200mv_0c_v_slow.sdo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_min_1200mv_0c_v_fast.sdo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684644926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor_v.sdo C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/ simulation " "Generated file Processor_v.sdo in folder \"C:/altera/14.0/quartus/ECE385_LogicProcessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423684645011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423684645104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:57:25 2015 " "Processing ended: Wed Feb 11 13:57:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423684645104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423684645104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423684645104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423684645104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423684645840 ""}
