# Spartan-6-DSP48A1
A complete Verilog implementation of the Spartan-6 DSP48A1 slice, including parameterized RTL design, self-checking testbench with directed stimulus, and full simulation and synthesis flow using QuestaSim and Vivado.
