{"vcs1":{"timestamp_begin":1732688410.280818223, "rt":1.59, "ut":0.78, "st":0.27}}
{"vcselab":{"timestamp_begin":1732688411.947128924, "rt":1.24, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1732688413.255103583, "rt":0.30, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732688409.697958455}
{"VCS_COMP_START_TIME": 1732688409.697958455}
{"VCS_COMP_END_TIME": 1732688421.033240076}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332048}}
{"stitch_vcselab": {"peak_mem": 223396}}
