{
  "module_name": "videocc-sdm845.c",
  "hash_id": "557e7614f624b8ae25659b8cfb22b5d1c129e2c3545cdd90ddbfcec0bd3654d2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/videocc-sdm845.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,videocc-sdm845.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_VIDEO_PLL0_OUT_MAIN,\n\t \n\t \n};\n\nstatic const struct alpha_pll_config video_pll0_config = {\n\t.l = 0x10,\n\t.alpha = 0xaaab,\n};\n\nstatic struct clk_alpha_pll video_pll0 = {\n\t.offset = 0x42c,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\", .name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map video_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_PLL0_OUT_MAIN, 1 },\n\t \n\t \n};\n\nstatic const struct clk_parent_data video_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\", .name = \"bi_tcxo\" },\n\t{ .hw = &video_pll0.clkr.hw },\n\t \n\t \n};\n\nstatic const struct freq_tbl ftbl_video_cc_venus_clk_src[] = {\n\tF(100000000, P_VIDEO_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(200000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(330000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(404000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(444000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\tF(533000000, P_VIDEO_PLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_venus_clk_src = {\n\t.cmd_rcgr = 0x7f0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_venus_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_cc_venus_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_branch video_cc_apb_clk = {\n\t.halt_reg = 0x990,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x990,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_apb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_at_clk = {\n\t.halt_reg = 0x9f0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_at_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_qdss_trig_clk = {\n\t.halt_reg = 0x970,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x970,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_qdss_trig_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_qdss_tsctr_div8_clk = {\n\t.halt_reg = 0x9d0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_qdss_tsctr_div8_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_vcodec0_axi_clk = {\n\t.halt_reg = 0x930,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x930,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_vcodec0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_vcodec0_core_clk = {\n\t.halt_reg = 0x890,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x890,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_vcodec0_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_venus_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_vcodec1_axi_clk = {\n\t.halt_reg = 0x950,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x950,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_vcodec1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_vcodec1_core_clk = {\n\t.halt_reg = 0x8d0,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x8d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_vcodec1_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_venus_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_venus_ahb_clk = {\n\t.halt_reg = 0x9b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_venus_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_venus_ctl_axi_clk = {\n\t.halt_reg = 0x910,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x910,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_venus_ctl_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_venus_ctl_core_clk = {\n\t.halt_reg = 0x850,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x850,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_venus_ctl_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_venus_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x814,\n\t.pd = {\n\t\t.name = \"venus_gdsc\",\n\t},\n\t.cxcs = (unsigned int []){ 0x850, 0x910 },\n\t.cxc_count = 2,\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = POLL_CFG_GDSCR,\n};\n\nstatic struct gdsc vcodec0_gdsc = {\n\t.gdscr = 0x874,\n\t.pd = {\n\t\t.name = \"vcodec0_gdsc\",\n\t},\n\t.cxcs = (unsigned int []){ 0x890, 0x930 },\n\t.cxc_count = 2,\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vcodec1_gdsc = {\n\t.gdscr = 0x8b4,\n\t.pd = {\n\t\t.name = \"vcodec1_gdsc\",\n\t},\n\t.cxcs = (unsigned int []){ 0x8d0, 0x950 },\n\t.cxc_count = 2,\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *video_cc_sdm845_clocks[] = {\n\t[VIDEO_CC_APB_CLK] = &video_cc_apb_clk.clkr,\n\t[VIDEO_CC_AT_CLK] = &video_cc_at_clk.clkr,\n\t[VIDEO_CC_QDSS_TRIG_CLK] = &video_cc_qdss_trig_clk.clkr,\n\t[VIDEO_CC_QDSS_TSCTR_DIV8_CLK] = &video_cc_qdss_tsctr_div8_clk.clkr,\n\t[VIDEO_CC_VCODEC0_AXI_CLK] = &video_cc_vcodec0_axi_clk.clkr,\n\t[VIDEO_CC_VCODEC0_CORE_CLK] = &video_cc_vcodec0_core_clk.clkr,\n\t[VIDEO_CC_VCODEC1_AXI_CLK] = &video_cc_vcodec1_axi_clk.clkr,\n\t[VIDEO_CC_VCODEC1_CORE_CLK] = &video_cc_vcodec1_core_clk.clkr,\n\t[VIDEO_CC_VENUS_AHB_CLK] = &video_cc_venus_ahb_clk.clkr,\n\t[VIDEO_CC_VENUS_CLK_SRC] = &video_cc_venus_clk_src.clkr,\n\t[VIDEO_CC_VENUS_CTL_AXI_CLK] = &video_cc_venus_ctl_axi_clk.clkr,\n\t[VIDEO_CC_VENUS_CTL_CORE_CLK] = &video_cc_venus_ctl_core_clk.clkr,\n\t[VIDEO_PLL0] = &video_pll0.clkr,\n};\n\nstatic struct gdsc *video_cc_sdm845_gdscs[] = {\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VCODEC0_GDSC] = &vcodec0_gdsc,\n\t[VCODEC1_GDSC] = &vcodec1_gdsc,\n};\n\nstatic const struct regmap_config video_cc_sdm845_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xb90,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc video_cc_sdm845_desc = {\n\t.config = &video_cc_sdm845_regmap_config,\n\t.clks = video_cc_sdm845_clocks,\n\t.num_clks = ARRAY_SIZE(video_cc_sdm845_clocks),\n\t.gdscs = video_cc_sdm845_gdscs,\n\t.num_gdscs = ARRAY_SIZE(video_cc_sdm845_gdscs),\n};\n\nstatic const struct of_device_id video_cc_sdm845_match_table[] = {\n\t{ .compatible = \"qcom,sdm845-videocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, video_cc_sdm845_match_table);\n\nstatic int video_cc_sdm845_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &video_cc_sdm845_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_fabia_pll_configure(&video_pll0, regmap, &video_pll0_config);\n\n\treturn qcom_cc_really_probe(pdev, &video_cc_sdm845_desc, regmap);\n}\n\nstatic struct platform_driver video_cc_sdm845_driver = {\n\t.probe\t\t= video_cc_sdm845_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"sdm845-videocc\",\n\t\t.of_match_table = video_cc_sdm845_match_table,\n\t},\n};\n\nstatic int __init video_cc_sdm845_init(void)\n{\n\treturn platform_driver_register(&video_cc_sdm845_driver);\n}\nsubsys_initcall(video_cc_sdm845_init);\n\nstatic void __exit video_cc_sdm845_exit(void)\n{\n\tplatform_driver_unregister(&video_cc_sdm845_driver);\n}\nmodule_exit(video_cc_sdm845_exit);\n\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}