`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: ControlUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: RISC-V Instruction Decoder
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½å’Œæ¥å£è¯´æ˜?
    //ControlUnit       æ˜¯æœ¬CPUçš„æŒ‡ä»¤è¯‘ç å™¨ï¼Œç»„åˆé?»è¾‘ç”µè·¯
//è¾“å…¥
    // Op               æ˜¯æŒ‡ä»¤çš„æ“ä½œç éƒ¨åˆ?
    // Fn3              æ˜¯æŒ‡ä»¤çš„func3éƒ¨åˆ†
    // Fn7              æ˜¯æŒ‡ä»¤çš„func7éƒ¨åˆ†
//è¾“å‡º
    // JalD==1          è¡¨ç¤ºJalæŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // JalrD==1         è¡¨ç¤ºJalræŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // RegWriteD        è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤å¯¹åº”çš„å¯„å­˜å™¨å†™å…¥æ¨¡å¼?
    // MemToRegD==1     è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤éœ€è¦å°†data memoryè¯»å–çš„å?¼å†™å…¥å¯„å­˜å™¨,
    // MemWriteD        å…?4bitï¼Œä¸º1çš„éƒ¨åˆ†è¡¨ç¤ºæœ‰æ•ˆï¼Œå¯¹äºdata memoryçš?32bitå­—æŒ‰byteè¿›è¡Œå†™å…¥,MemWriteD=0001è¡¨ç¤ºåªå†™å…¥æœ€ä½?1ä¸ªbyteï¼Œå’Œxilinx bramçš„æ¥å£ç±»ä¼?
    // LoadNpcD==1      è¡¨ç¤ºå°†NextPCè¾“å‡ºåˆ°ResultM
    // RegReadD         è¡¨ç¤ºA1å’ŒA2å¯¹åº”çš„å¯„å­˜å™¨å€¼æ˜¯å¦è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºforwardçš„å¤„ç?
    // BranchTypeD      è¡¨ç¤ºä¸åŒçš„åˆ†æ”¯ç±»å‹ï¼Œæ‰?æœ‰ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
    // AluContrlD       è¡¨ç¤ºä¸åŒçš„ALUè®¡ç®—åŠŸèƒ½ï¼Œæ‰€æœ‰ç±»å‹å®šä¹‰åœ¨Parameters.vä¸?
    // AluSrc2D         è¡¨ç¤ºAluè¾“å…¥æº?2çš„é?‰æ‹©
    // AluSrc1D         è¡¨ç¤ºAluè¾“å…¥æº?1çš„é?‰æ‹©
    // ImmType          è¡¨ç¤ºæŒ‡ä»¤çš„ç«‹å³æ•°æ ¼å¼
//å®éªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  

`include "Parameters.v"   
module ControlUnit(
    input wire [6:0] Op,
    input wire [2:0] Fn3,
    input wire [6:0] Fn7,
    output wire JalD,
    output wire JalrD,
    output reg [2:0] RegWriteD,
    output wire MemToRegD,
    output reg [3:0] MemWriteD,
    output wire LoadNpcD,
    output reg [1:0] RegReadD,      //used for hazard unit
    output reg [2:0] BranchTypeD,
    output reg [3:0] AluContrlD,
    output wire [1:0] AluSrc2D,
    output wire AluSrc1D,
    output reg [2:0] ImmType
    );

    assign JalD = (Op == 7'b1101111) ? 1'b1 : 1'b0;
    assign JalrD = (Op == 7'b1100111) ? 1'b1 : 1'b0;
    assign MemToRegD = (Op == 7'b0000011) ? 1'b1 : 1'b0;
    assign LoadNpcD = (Op == 7'b1100111 || Op == 7'b1101111) ? 1'b1 : 1'b0; // Jal || Jalr
    assign AluSrc1D = (Op == 7'b0010111) ? 1'b1 : 1'b0;  //AUIPC
    assign AluSrc2D[0] = (Op == 7'b0010011) ? 1'b1 : 1'b0;  //SLLI, SRLI, SRAI, *I
    assign AluSrc2D[1] = ((Op == 7'b0010011 && Fn3 != 3'b001 && Fn3 != 3'b101) || Op == 7'b1100111 || Op == 7'b0000011 || Op == 7'b0100011 || Op == 7'b0110111 || Op == 7'b0010111) ? 1'b1 : 1'b0;  //ADDI ... ANDI / Jalr / LW / SW / LUI, AUIPC
    
    always @(*)
    begin
        case (Op)
            7'b0010011: // SLLI/SRLI/SRAI
            begin
                RegWriteD <= `LW;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `ITYPE;
                MemWriteD <= 3'd0;
                case (Fn3)
                    3'b000: AluContrlD <= `ADD;     //ADDI
                    3'b001: AluContrlD <= `SLL;     //SLLI
                    3'b010: AluContrlD <= `SLT;     //SLTI
                    3'b011: AluContrlD <= `SLTU;    //SLTIU
                    3'b100: AluContrlD <= `XOR;     //XORI
                    3'b101:
                    begin
                        if (Fn7 == 7'd0)
                            AluContrlD <= `SRL;     //SRLI
                        else
                            AluContrlD <= `SRA;     //SRAI
                    end
                    3'b110: AluContrlD <= `OR;      //ORI
                    3'b111: AluContrlD <= `AND;     //ANDI
                    default: AluContrlD <= `ADD;    //Anything
                endcase
                /*
                if (Fn3 == 3'b001)
                    AluContrlD <= `SLL;
                else if (Fn3 == 3'b101 && Fn7 == 7'd0)
                    AluContrlD <= `SRL;
                else if (Fn3 == 3'b101 && Fn7 == 7'b0100000)
                    AluContrlD <= `SRA;
                else
                    AluContrlD <= `SLL;
                */
            end
            7'b0110011:
            begin
                RegWriteD <= `LW;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `RTYPE;
                MemWriteD <= 3'd0;
                case (Fn3)
                    3'b000:
                    begin
                        if (Fn7 == 7'd0)
                            AluContrlD <= `ADD;     //ADD
                        else
                            AluContrlD <= `SUB;     //SUB
                    end
                    3'b001: AluContrlD <= `SLL;     //SLL
                    3'b010: AluContrlD <= `SLT;     //SLT
                    3'b011: AluContrlD <= `SLTU;    //SLTU
                    3'b100: AluContrlD <= `XOR;     //XOR
                    3'b101:
                    begin
                        if (Fn7 == 7'd0)
                            AluContrlD <= `SRL;     //SRL
                        else
                            AluContrlD <= `SRA;     //SRA
                    end
                    3'b110: AluContrlD <= `OR;      //OR
                    3'b111: AluContrlD <= `AND;     //AND
                    default: AluContrlD <= `ADD;    //Anything
                endcase
                /*
                if (Fn3 == 3'b000)
                begin
                    if (Fn7 == 7'd0)
                        AluContrlD <= `ADD; //ADD
                    else
                        AluContrlD <= `SUB; //SUB
                end
                else if (Fn3 == 3'b001)
                    AluContrlD <= `SLL;     //SLL
                else if (Fn3 == 3'b010)
                    AluContrlD <= `SLT;     //SLT
                else if (Fn3 == 3'b011)
                    AluContrlD <= `SLTU;    //SLTU
                else if (Fn3 == 3'b100)
                    AluContrlD <= `XOR;     //XOR
                else if (Fn3 == )
                */
            end
            7'b0010011:
            begin
                RegWriteD <= `LW;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `ITYPE;
                MemWriteD <= 3'd0;
                case (Fn3)
                endcase
            end
            7'b0110111: //LUI
            begin
                RegWriteD <= `LW;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `UTYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `LUI;
            end
            7'b0010111: //AUIPC
            begin
                RegWriteD <= `LW;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `UTYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `ADD;
            end
            7'b1100111: //JALR
            begin
                RegWriteD <= `NOREGWRITE;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `ITYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `ADD;
            end
            7'b1101111: //JAL
            begin
                RegWriteD <= `NOREGWRITE;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `JTYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `ADD;
            end
            7'b1100011: //Branch
            begin
                RegWriteD <= `NOREGWRITE;
                ImmType <= `ITYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `ADD;
                case (Fn3)
                    3'b000: BranchTypeD <= `BEQ;        //BEQ
                    3'b001: BranchTypeD <= `BNE;        //BNE
                    3'b100: BranchTypeD <= `BLT;        //BLT
                    3'b101: BranchTypeD <= `BGE;        //BGE
                    3'b110: BranchTypeD <= `BLTU;       //BLTU
                    3'b111: BranchTypeD <= `BGEU;       //BGEU
                    default: BranchTypeD <= `NOBRANCH;  //Anything
                endcase
            end
            7'b0000011: //Load
            begin
                BranchTypeD <= `NOBRANCH;
                ImmType <= `ITYPE;
                MemWriteD <= 3'd0;
                AluContrlD <= `ADD;
                case (Fn3)
                    3'b000: RegWriteD <= `LB;
                    3'b001: RegWriteD <= `LH;
                    3'b010: RegWriteD <= `LW;
                    3'b100: RegWriteD <= `LBU;
                    3'b101: RegWriteD <= `LHU;
                    default: RegWriteD <= `NOREGWRITE;
                endcase
            end
            7'b0100011: //Store
            begin
                RegWriteD <= `NOREGWRITE;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `STYPE;
                AluContrlD <= `ADD;
                case (Fn3)
                    3'b000: MemWriteD <= 4'b0001;   //SB
                    3'b001: MemWriteD <= 4'b0011;   //SH
                    3'b010: MemWriteD <= 4'b1111;   //SW
                    default: MemWriteD <= 4'b0000;  //Anything
                endcase
            end
            default:
            begin
                RegWriteD <= `NOREGWRITE;
                MemWriteD <= 3'd0;
                BranchTypeD <= `NOBRANCH;
                ImmType <= `RTYPE;
                AluContrlD <= `ADD;
            end
        endcase
    end
    // è¯·è¡¥å…¨æ­¤å¤„ä»£ç ?

endmodule

