
---------- Begin Simulation Statistics ----------
final_tick                               262429068000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 323827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659704                       # Number of bytes of host memory used
host_op_rate                                   323838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.81                       # Real time elapsed on the host
host_tick_rate                              849814847                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.262429                       # Number of seconds simulated
sim_ticks                                262429068000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.624291                       # CPI: cycles per instruction
system.cpu.discardedOps                         21218                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       145077890                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.381055                       # IPC: instructions per cycle
system.cpu.numCycles                        262429068                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       117351178                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1479475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2967589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1487198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2975352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            447                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606521                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604451                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601433                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.820419                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     45820113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45820113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45820148                       # number of overall hits
system.cpu.dcache.overall_hits::total        45820148                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2975105                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975105                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2975122                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 300344921000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 300344921000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 300344921000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 300344921000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100952.712929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100952.712929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100952.136080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100952.136080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1487009                       # number of writebacks
system.cpu.dcache.writebacks::total           1487009                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487488                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487488                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487488                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 155096403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155096403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 155097786000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155097786000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104258.288928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104258.288928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104258.237426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104258.237426                       # average overall mshr miss latency
system.cpu.dcache.replacements                1487119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95166.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10662000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93526.315789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93526.315789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10117550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10117550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2974985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2974985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 300333501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 300333501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100952.946317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100952.946317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487482                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 155085741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 155085741000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104259.111410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104259.111410                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.821409                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47307807                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1487631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.800767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.821409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          99078227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         99078227                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49669904                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37092389                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161147                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6046000                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6046000                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6046000                       # number of overall hits
system.cpu.icache.overall_hits::total         6046000                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          524                       # number of overall misses
system.cpu.icache.overall_misses::total           524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52145000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52145000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52145000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52145000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6046524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6046524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6046524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6046524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99513.358779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99513.358779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99513.358779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99513.358779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           78                       # number of writebacks
system.cpu.icache.writebacks::total                78                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51097000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51097000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97513.358779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97513.358779                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6046000                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6046000                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52145000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6046524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6046524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99513.358779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99513.358779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97513.358779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97513.358779                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.937811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6046524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               524                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11539.167939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.937811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.435486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.435486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12093572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12093572                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 262429068000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003630                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.demand_misses::.cpu.inst                501                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487618                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               501                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487618                       # number of overall misses
system.l2.overall_misses::total               1488119                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 150634587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     150683603000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 150634587000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    150683603000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97836.327345                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101258.916604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101257.764332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97836.327345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101258.916604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101257.764332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1479327                       # number of writebacks
system.l2.writebacks::total                   1479327                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 120882031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120920893000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 120882031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120920893000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81258.948720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81257.815597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81258.948720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81257.815597                       # average overall mshr miss latency
system.l2.replacements                        1479922                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1487009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1487009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1487009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1487009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1487503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487503                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 150623231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150623231000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1487503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101259.110738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101259.110738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 120873171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120873171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81259.110738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81259.110738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              501                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97836.327345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97836.327345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77879.759519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77879.759519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98747.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98747.826087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79107.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79107.142857                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8171.012538                       # Cycle average of tags in use
system.l2.tags.total_refs                     2975318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1488114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.458874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8168.553664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25290698                       # Number of tag accesses
system.l2.tags.data_accesses                 25290698                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1479327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073826500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4457950                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1397282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1479327                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488114                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479327                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  85507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.135089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.029613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.131578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         82056    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.027076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.166672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            79744     97.18%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2303      2.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95239296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94676928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    362.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  262429028000                       # Total gap between requests
system.mem_ctrls.avgGap                      88436.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95207360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94675776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 121693.836141657914                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 362792737.578902661800                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 360767108.314388394356                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487615                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479327                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13258000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  44618665000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6203516045500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26569.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29993.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4193471.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95207360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95239296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94676928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94676928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1487615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1488114                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1479327                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1479327                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       121694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    362792738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        362914431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       121694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       121694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    360771498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       360771498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    360771498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       121694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    362792738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       723685929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488114                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479309                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        92997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92529                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             16729785500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7440570000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        44631923000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11242.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29992.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1309441                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1314040                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       343941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   552.172844                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   363.012221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   412.246623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        17359      5.05%      5.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       130614     37.98%     43.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11610      3.38%     46.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        13889      4.04%     50.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10454      3.04%     53.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11564      3.36%     56.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        13874      4.03%     60.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         9406      2.73%     63.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       125171     36.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       343941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95239296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94675776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              362.914431                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              360.767108                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1228108560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       652755180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5312816880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3861432360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20715826560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  61297223730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  49154047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  142222210950                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.945342                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 125798065000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8763040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 127867963000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1227637320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       652500915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5312317080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860560620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20715826560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  61300826130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  49151014080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  142220682705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.939518                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 125789983000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8763040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 127876045000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1479327                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487503                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487503                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4455703                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4455703                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189916224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189916224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488114                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          8884897000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7835720250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2966336                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           78                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1126                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4462381                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4463507                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190376960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190415488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1479922                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94676928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2968077                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000161                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012716                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2967600     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2968077                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 262429068000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5949526000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1573998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4462895997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
