#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1136ff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1137180 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11292d0 .functor NOT 1, L_0x1189480, C4<0>, C4<0>, C4<0>;
L_0x1189260 .functor XOR 2, L_0x1189100, L_0x11891c0, C4<00>, C4<00>;
L_0x1189370 .functor XOR 2, L_0x1189260, L_0x11892d0, C4<00>, C4<00>;
v0x1183e40_0 .net *"_ivl_10", 1 0, L_0x11892d0;  1 drivers
v0x1183f40_0 .net *"_ivl_12", 1 0, L_0x1189370;  1 drivers
v0x1184020_0 .net *"_ivl_2", 1 0, L_0x11871b0;  1 drivers
v0x11840e0_0 .net *"_ivl_4", 1 0, L_0x1189100;  1 drivers
v0x11841c0_0 .net *"_ivl_6", 1 0, L_0x11891c0;  1 drivers
v0x11842f0_0 .net *"_ivl_8", 1 0, L_0x1189260;  1 drivers
v0x11843d0_0 .net "a", 0 0, v0x11804f0_0;  1 drivers
v0x1184470_0 .net "b", 0 0, v0x1180590_0;  1 drivers
v0x1184510_0 .net "c", 0 0, v0x1180630_0;  1 drivers
v0x11845b0_0 .var "clk", 0 0;
v0x1184650_0 .net "d", 0 0, v0x1180770_0;  1 drivers
v0x11846f0_0 .net "out_pos_dut", 0 0, L_0x1188f80;  1 drivers
v0x1184790_0 .net "out_pos_ref", 0 0, L_0x1185cc0;  1 drivers
v0x1184830_0 .net "out_sop_dut", 0 0, L_0x1186c20;  1 drivers
v0x11848d0_0 .net "out_sop_ref", 0 0, L_0x115aca0;  1 drivers
v0x1184970_0 .var/2u "stats1", 223 0;
v0x1184a10_0 .var/2u "strobe", 0 0;
v0x1184ab0_0 .net "tb_match", 0 0, L_0x1189480;  1 drivers
v0x1184b80_0 .net "tb_mismatch", 0 0, L_0x11292d0;  1 drivers
v0x1184c20_0 .net "wavedrom_enable", 0 0, v0x1180a40_0;  1 drivers
v0x1184cf0_0 .net "wavedrom_title", 511 0, v0x1180ae0_0;  1 drivers
L_0x11871b0 .concat [ 1 1 0 0], L_0x1185cc0, L_0x115aca0;
L_0x1189100 .concat [ 1 1 0 0], L_0x1185cc0, L_0x115aca0;
L_0x11891c0 .concat [ 1 1 0 0], L_0x1188f80, L_0x1186c20;
L_0x11892d0 .concat [ 1 1 0 0], L_0x1185cc0, L_0x115aca0;
L_0x1189480 .cmp/eeq 2, L_0x11871b0, L_0x1189370;
S_0x1137310 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1137180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11296b0 .functor AND 1, v0x1180630_0, v0x1180770_0, C4<1>, C4<1>;
L_0x1129a90 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1129e70 .functor NOT 1, v0x1180590_0, C4<0>, C4<0>, C4<0>;
L_0x112a0f0 .functor AND 1, L_0x1129a90, L_0x1129e70, C4<1>, C4<1>;
L_0x1141b80 .functor AND 1, L_0x112a0f0, v0x1180630_0, C4<1>, C4<1>;
L_0x115aca0 .functor OR 1, L_0x11296b0, L_0x1141b80, C4<0>, C4<0>;
L_0x1185140 .functor NOT 1, v0x1180590_0, C4<0>, C4<0>, C4<0>;
L_0x11851b0 .functor OR 1, L_0x1185140, v0x1180770_0, C4<0>, C4<0>;
L_0x11852c0 .functor AND 1, v0x1180630_0, L_0x11851b0, C4<1>, C4<1>;
L_0x1185380 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1185450 .functor OR 1, L_0x1185380, v0x1180590_0, C4<0>, C4<0>;
L_0x11854c0 .functor AND 1, L_0x11852c0, L_0x1185450, C4<1>, C4<1>;
L_0x1185640 .functor NOT 1, v0x1180590_0, C4<0>, C4<0>, C4<0>;
L_0x11856b0 .functor OR 1, L_0x1185640, v0x1180770_0, C4<0>, C4<0>;
L_0x11855d0 .functor AND 1, v0x1180630_0, L_0x11856b0, C4<1>, C4<1>;
L_0x1185840 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1185940 .functor OR 1, L_0x1185840, v0x1180770_0, C4<0>, C4<0>;
L_0x1185a00 .functor AND 1, L_0x11855d0, L_0x1185940, C4<1>, C4<1>;
L_0x1185bb0 .functor XNOR 1, L_0x11854c0, L_0x1185a00, C4<0>, C4<0>;
v0x1128c00_0 .net *"_ivl_0", 0 0, L_0x11296b0;  1 drivers
v0x1129000_0 .net *"_ivl_12", 0 0, L_0x1185140;  1 drivers
v0x11293e0_0 .net *"_ivl_14", 0 0, L_0x11851b0;  1 drivers
v0x11297c0_0 .net *"_ivl_16", 0 0, L_0x11852c0;  1 drivers
v0x1129ba0_0 .net *"_ivl_18", 0 0, L_0x1185380;  1 drivers
v0x1129f80_0 .net *"_ivl_2", 0 0, L_0x1129a90;  1 drivers
v0x112a200_0 .net *"_ivl_20", 0 0, L_0x1185450;  1 drivers
v0x117ea60_0 .net *"_ivl_24", 0 0, L_0x1185640;  1 drivers
v0x117eb40_0 .net *"_ivl_26", 0 0, L_0x11856b0;  1 drivers
v0x117ec20_0 .net *"_ivl_28", 0 0, L_0x11855d0;  1 drivers
v0x117ed00_0 .net *"_ivl_30", 0 0, L_0x1185840;  1 drivers
v0x117ede0_0 .net *"_ivl_32", 0 0, L_0x1185940;  1 drivers
v0x117eec0_0 .net *"_ivl_36", 0 0, L_0x1185bb0;  1 drivers
L_0x7fab57e93018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x117ef80_0 .net *"_ivl_38", 0 0, L_0x7fab57e93018;  1 drivers
v0x117f060_0 .net *"_ivl_4", 0 0, L_0x1129e70;  1 drivers
v0x117f140_0 .net *"_ivl_6", 0 0, L_0x112a0f0;  1 drivers
v0x117f220_0 .net *"_ivl_8", 0 0, L_0x1141b80;  1 drivers
v0x117f300_0 .net "a", 0 0, v0x11804f0_0;  alias, 1 drivers
v0x117f3c0_0 .net "b", 0 0, v0x1180590_0;  alias, 1 drivers
v0x117f480_0 .net "c", 0 0, v0x1180630_0;  alias, 1 drivers
v0x117f540_0 .net "d", 0 0, v0x1180770_0;  alias, 1 drivers
v0x117f600_0 .net "out_pos", 0 0, L_0x1185cc0;  alias, 1 drivers
v0x117f6c0_0 .net "out_sop", 0 0, L_0x115aca0;  alias, 1 drivers
v0x117f780_0 .net "pos0", 0 0, L_0x11854c0;  1 drivers
v0x117f840_0 .net "pos1", 0 0, L_0x1185a00;  1 drivers
L_0x1185cc0 .functor MUXZ 1, L_0x7fab57e93018, L_0x11854c0, L_0x1185bb0, C4<>;
S_0x117f9c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1137180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x11804f0_0 .var "a", 0 0;
v0x1180590_0 .var "b", 0 0;
v0x1180630_0 .var "c", 0 0;
v0x11806d0_0 .net "clk", 0 0, v0x11845b0_0;  1 drivers
v0x1180770_0 .var "d", 0 0;
v0x1180860_0 .var/2u "fail", 0 0;
v0x1180900_0 .var/2u "fail1", 0 0;
v0x11809a0_0 .net "tb_match", 0 0, L_0x1189480;  alias, 1 drivers
v0x1180a40_0 .var "wavedrom_enable", 0 0;
v0x1180ae0_0 .var "wavedrom_title", 511 0;
E_0x1135960/0 .event negedge, v0x11806d0_0;
E_0x1135960/1 .event posedge, v0x11806d0_0;
E_0x1135960 .event/or E_0x1135960/0, E_0x1135960/1;
S_0x117fcf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x117f9c0;
 .timescale -12 -12;
v0x117ff30_0 .var/2s "i", 31 0;
E_0x1135800 .event posedge, v0x11806d0_0;
S_0x1180030 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x117f9c0;
 .timescale -12 -12;
v0x1180230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1180310 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x117f9c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1180cc0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1137180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1185e70 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1185f00 .functor AND 1, L_0x1185e70, v0x1180590_0, C4<1>, C4<1>;
L_0x11860f0 .functor NOT 1, v0x1180630_0, C4<0>, C4<0>, C4<0>;
L_0x1186270 .functor AND 1, L_0x1185f00, L_0x11860f0, C4<1>, C4<1>;
L_0x11863b0 .functor NOT 1, v0x1180770_0, C4<0>, C4<0>, C4<0>;
L_0x1186530 .functor AND 1, L_0x1186270, L_0x11863b0, C4<1>, C4<1>;
L_0x1186680 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1186800 .functor AND 1, L_0x1186680, v0x1180590_0, C4<1>, C4<1>;
L_0x1186910 .functor AND 1, L_0x1186800, v0x1180630_0, C4<1>, C4<1>;
L_0x11869d0 .functor AND 1, L_0x1186910, v0x1180770_0, C4<1>, C4<1>;
L_0x1186af0 .functor OR 1, L_0x1186530, L_0x11869d0, C4<0>, C4<0>;
L_0x1186bb0 .functor AND 1, v0x11804f0_0, v0x1180590_0, C4<1>, C4<1>;
L_0x1186c90 .functor AND 1, L_0x1186bb0, v0x1180630_0, C4<1>, C4<1>;
L_0x1186d50 .functor AND 1, L_0x1186c90, v0x1180770_0, C4<1>, C4<1>;
L_0x1186c20 .functor OR 1, L_0x1186af0, L_0x1186d50, C4<0>, C4<0>;
L_0x1186f80 .functor OR 1, v0x11804f0_0, v0x1180590_0, C4<0>, C4<0>;
L_0x1187080 .functor OR 1, L_0x1186f80, v0x1180630_0, C4<0>, C4<0>;
L_0x1187140 .functor NOT 1, v0x1180770_0, C4<0>, C4<0>, C4<0>;
L_0x1187250 .functor OR 1, L_0x1187080, L_0x1187140, C4<0>, C4<0>;
L_0x1187360 .functor NOT 1, v0x1180590_0, C4<0>, C4<0>, C4<0>;
L_0x1187480 .functor OR 1, v0x11804f0_0, L_0x1187360, C4<0>, C4<0>;
L_0x1187540 .functor OR 1, L_0x1187480, v0x1180630_0, C4<0>, C4<0>;
L_0x11876c0 .functor OR 1, L_0x1187540, v0x1180770_0, C4<0>, C4<0>;
L_0x1187780 .functor AND 1, L_0x1187250, L_0x11876c0, C4<1>, C4<1>;
L_0x1187960 .functor NOT 1, v0x1180590_0, C4<0>, C4<0>, C4<0>;
L_0x11879d0 .functor OR 1, v0x11804f0_0, L_0x1187960, C4<0>, C4<0>;
L_0x1187b70 .functor NOT 1, v0x1180630_0, C4<0>, C4<0>, C4<0>;
L_0x1187be0 .functor OR 1, L_0x11879d0, L_0x1187b70, C4<0>, C4<0>;
L_0x1187de0 .functor NOT 1, v0x1180770_0, C4<0>, C4<0>, C4<0>;
L_0x1187e50 .functor OR 1, L_0x1187be0, L_0x1187de0, C4<0>, C4<0>;
L_0x1188060 .functor AND 1, L_0x1187780, L_0x1187e50, C4<1>, C4<1>;
L_0x1188170 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x11882f0 .functor OR 1, L_0x1188170, v0x1180590_0, C4<0>, C4<0>;
L_0x11883b0 .functor NOT 1, v0x1180630_0, C4<0>, C4<0>, C4<0>;
L_0x1188540 .functor OR 1, L_0x11882f0, L_0x11883b0, C4<0>, C4<0>;
L_0x1188650 .functor OR 1, L_0x1188540, v0x1180770_0, C4<0>, C4<0>;
L_0x1188840 .functor AND 1, L_0x1188060, L_0x1188650, C4<1>, C4<1>;
L_0x1188950 .functor NOT 1, v0x11804f0_0, C4<0>, C4<0>, C4<0>;
L_0x1188710 .functor OR 1, L_0x1188950, v0x1180590_0, C4<0>, C4<0>;
L_0x11887d0 .functor OR 1, L_0x1188710, v0x1180630_0, C4<0>, C4<0>;
L_0x1188ca0 .functor NOT 1, v0x1180770_0, C4<0>, C4<0>, C4<0>;
L_0x1188d10 .functor OR 1, L_0x11887d0, L_0x1188ca0, C4<0>, C4<0>;
L_0x1188f80 .functor AND 1, L_0x1188840, L_0x1188d10, C4<1>, C4<1>;
v0x1180e80_0 .net *"_ivl_0", 0 0, L_0x1185e70;  1 drivers
v0x1180f60_0 .net *"_ivl_10", 0 0, L_0x1186530;  1 drivers
v0x1181040_0 .net *"_ivl_12", 0 0, L_0x1186680;  1 drivers
v0x1181130_0 .net *"_ivl_14", 0 0, L_0x1186800;  1 drivers
v0x1181210_0 .net *"_ivl_16", 0 0, L_0x1186910;  1 drivers
v0x1181340_0 .net *"_ivl_18", 0 0, L_0x11869d0;  1 drivers
v0x1181420_0 .net *"_ivl_2", 0 0, L_0x1185f00;  1 drivers
v0x1181500_0 .net *"_ivl_20", 0 0, L_0x1186af0;  1 drivers
v0x11815e0_0 .net *"_ivl_22", 0 0, L_0x1186bb0;  1 drivers
v0x1181750_0 .net *"_ivl_24", 0 0, L_0x1186c90;  1 drivers
v0x1181830_0 .net *"_ivl_26", 0 0, L_0x1186d50;  1 drivers
v0x1181910_0 .net *"_ivl_30", 0 0, L_0x1186f80;  1 drivers
v0x11819f0_0 .net *"_ivl_32", 0 0, L_0x1187080;  1 drivers
v0x1181ad0_0 .net *"_ivl_34", 0 0, L_0x1187140;  1 drivers
v0x1181bb0_0 .net *"_ivl_36", 0 0, L_0x1187250;  1 drivers
v0x1181c90_0 .net *"_ivl_38", 0 0, L_0x1187360;  1 drivers
v0x1181d70_0 .net *"_ivl_4", 0 0, L_0x11860f0;  1 drivers
v0x1181f60_0 .net *"_ivl_40", 0 0, L_0x1187480;  1 drivers
v0x1182040_0 .net *"_ivl_42", 0 0, L_0x1187540;  1 drivers
v0x1182120_0 .net *"_ivl_44", 0 0, L_0x11876c0;  1 drivers
v0x1182200_0 .net *"_ivl_46", 0 0, L_0x1187780;  1 drivers
v0x11822e0_0 .net *"_ivl_48", 0 0, L_0x1187960;  1 drivers
v0x11823c0_0 .net *"_ivl_50", 0 0, L_0x11879d0;  1 drivers
v0x11824a0_0 .net *"_ivl_52", 0 0, L_0x1187b70;  1 drivers
v0x1182580_0 .net *"_ivl_54", 0 0, L_0x1187be0;  1 drivers
v0x1182660_0 .net *"_ivl_56", 0 0, L_0x1187de0;  1 drivers
v0x1182740_0 .net *"_ivl_58", 0 0, L_0x1187e50;  1 drivers
v0x1182820_0 .net *"_ivl_6", 0 0, L_0x1186270;  1 drivers
v0x1182900_0 .net *"_ivl_60", 0 0, L_0x1188060;  1 drivers
v0x11829e0_0 .net *"_ivl_62", 0 0, L_0x1188170;  1 drivers
v0x1182ac0_0 .net *"_ivl_64", 0 0, L_0x11882f0;  1 drivers
v0x1182ba0_0 .net *"_ivl_66", 0 0, L_0x11883b0;  1 drivers
v0x1182c80_0 .net *"_ivl_68", 0 0, L_0x1188540;  1 drivers
v0x1182f70_0 .net *"_ivl_70", 0 0, L_0x1188650;  1 drivers
v0x1183050_0 .net *"_ivl_72", 0 0, L_0x1188840;  1 drivers
v0x1183130_0 .net *"_ivl_74", 0 0, L_0x1188950;  1 drivers
v0x1183210_0 .net *"_ivl_76", 0 0, L_0x1188710;  1 drivers
v0x11832f0_0 .net *"_ivl_78", 0 0, L_0x11887d0;  1 drivers
v0x11833d0_0 .net *"_ivl_8", 0 0, L_0x11863b0;  1 drivers
v0x11834b0_0 .net *"_ivl_80", 0 0, L_0x1188ca0;  1 drivers
v0x1183590_0 .net *"_ivl_82", 0 0, L_0x1188d10;  1 drivers
v0x1183670_0 .net "a", 0 0, v0x11804f0_0;  alias, 1 drivers
v0x1183710_0 .net "b", 0 0, v0x1180590_0;  alias, 1 drivers
v0x1183800_0 .net "c", 0 0, v0x1180630_0;  alias, 1 drivers
v0x11838f0_0 .net "d", 0 0, v0x1180770_0;  alias, 1 drivers
v0x11839e0_0 .net "out_pos", 0 0, L_0x1188f80;  alias, 1 drivers
v0x1183aa0_0 .net "out_sop", 0 0, L_0x1186c20;  alias, 1 drivers
S_0x1183c20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1137180;
 .timescale -12 -12;
E_0x111e9f0 .event anyedge, v0x1184a10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1184a10_0;
    %nor/r;
    %assign/vec4 v0x1184a10_0, 0;
    %wait E_0x111e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x117f9c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1180860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1180900_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x117f9c0;
T_4 ;
    %wait E_0x1135960;
    %load/vec4 v0x11809a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1180860_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x117f9c0;
T_5 ;
    %wait E_0x1135800;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %wait E_0x1135800;
    %load/vec4 v0x1180860_0;
    %store/vec4 v0x1180900_0, 0, 1;
    %fork t_1, S_0x117fcf0;
    %jmp t_0;
    .scope S_0x117fcf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x117ff30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x117ff30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1135800;
    %load/vec4 v0x117ff30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x117ff30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x117ff30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x117f9c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1135960;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1180770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1180590_0, 0;
    %assign/vec4 v0x11804f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1180860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1180900_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1137180;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11845b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1184a10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1137180;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x11845b0_0;
    %inv;
    %store/vec4 v0x11845b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1137180;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11806d0_0, v0x1184b80_0, v0x11843d0_0, v0x1184470_0, v0x1184510_0, v0x1184650_0, v0x11848d0_0, v0x1184830_0, v0x1184790_0, v0x11846f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1137180;
T_9 ;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1184970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1137180;
T_10 ;
    %wait E_0x1135960;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1184970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
    %load/vec4 v0x1184ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1184970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11848d0_0;
    %load/vec4 v0x11848d0_0;
    %load/vec4 v0x1184830_0;
    %xor;
    %load/vec4 v0x11848d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1184790_0;
    %load/vec4 v0x1184790_0;
    %load/vec4 v0x11846f0_0;
    %xor;
    %load/vec4 v0x1184790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1184970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1184970_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2013_q2/iter1/response0/top_module.sv";
