{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461617675099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461617675114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 13:54:34 2016 " "Processing started: Mon Apr 25 13:54:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461617675114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461617675114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux4 -c mux4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461617675114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461617676752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "D:/school/CPE300/Final_Project/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/count2b.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/count2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 count2b " "Found entity 1: count2b" {  } { { "../count2b.v" "" { Text "D:/school/CPE300/Final_Project/count2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../controller.v" "" { Text "D:/school/CPE300/Final_Project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.v" "" { Text "D:/school/CPE300/Final_Project/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/relp.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/relp.v" { { "Info" "ISGN_ENTITY_NAME" "1 relp " "Found entity 1: relp" {  } { { "../relp.v" "" { Text "D:/school/CPE300/Final_Project/relp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/reln.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/reln.v" { { "Info" "ISGN_ENTITY_NAME" "1 reln " "Found entity 1: reln" {  } { { "../reln.v" "" { Text "D:/school/CPE300/Final_Project/reln.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/regifile.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/regifile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regifile " "Found entity 1: regifile" {  } { { "../regifile.v" "" { Text "D:/school/CPE300/Final_Project/regifile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/school/CPE300/Final_Project/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "../pcreg.v" "" { Text "D:/school/CPE300/Final_Project/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617677954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617677954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/pcmux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/pcmux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcmux2 " "Found entity 1: pcmux2" {  } { { "../pcmux2.v" "" { Text "D:/school/CPE300/Final_Project/pcmux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678063 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "outreg.v(7) " "Verilog HDL information at outreg.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../outreg.v" "" { Text "D:/school/CPE300/Final_Project/outreg.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461617678172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/outreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/outreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 outreg " "Found entity 1: outreg" {  } { { "../outreg.v" "" { Text "D:/school/CPE300/Final_Project/outreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "../mux5.v" "" { Text "D:/school/CPE300/Final_Project/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../mux4.v" "" { Text "D:/school/CPE300/Final_Project/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "../IRreg.v" "" { Text "D:/school/CPE300/Final_Project/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/incer.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/incer.v" { { "Info" "ISGN_ENTITY_NAME" "1 incer " "Found entity 1: incer" {  } { { "../incer.v" "" { Text "D:/school/CPE300/Final_Project/incer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.v" "" { Text "D:/school/CPE300/Final_Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator.v" "" { Text "D:/school/CPE300/Final_Project/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/cpe300/final_project/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/cpe300/final_project/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.v" "" { Text "D:/school/CPE300/Final_Project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461617678858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461617678858 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "controller " "Top-level design entity \"controller\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1461617679779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/school/CPE300/Final_Project/Mux_test/output_files/mux4.map.smsg " "Generated suppressed messages file D:/school/CPE300/Final_Project/Mux_test/output_files/mux4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461617680200 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461617681011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 25 13:54:41 2016 " "Processing ended: Mon Apr 25 13:54:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461617681011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461617681011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461617681011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461617681011 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461617681994 ""}
