
lab4_c_f.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  000022ae  00002342  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000022ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000199  0080012e  0080012e  00002370  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00002370  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000048a  00000000  00000000  000023b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000014ef  00000000  00000000  0000283a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000004c8  00000000  00000000  00003d29  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001102  00000000  00000000  000041f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000320  00000000  00000000  000052f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005a4  00000000  00000000  00005614  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ca2  00000000  00000000  00005bb8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a9 00 	jmp	0x152	; 0x152 <__ctors_end>
       4:	0c 94 ec 05 	jmp	0xbd8	; 0xbd8 <__vector_1>
       8:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
       c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      10:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      14:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      18:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      1c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      20:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      24:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      28:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      2c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      30:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      34:	0c 94 ca 00 	jmp	0x194	; 0x194 <__vector_13>
      38:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      3c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      40:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      44:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      48:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      4c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      50:	0c 94 2f 04 	jmp	0x85e	; 0x85e <__vector_20>
      54:	0c 94 bb 03 	jmp	0x776	; 0x776 <__vector_21>
      58:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      5c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      60:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      64:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      68:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      6c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      70:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      74:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      78:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      7c:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      80:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      84:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>
      88:	0c 94 c8 00 	jmp	0x190	; 0x190 <__bad_interrupt>

0000008c <LCD_initialize>:
      8c:	4c 43 44 20 49 6e 69 74 69 61 6c 69 7a 65 64 21     LCD Initialized!
	...

0000009e <LCD_burst_freq>:
      9e:	42 75 72 73 74 20 46 72 65 71 75 65 6e 63 79 3a     Burst Frequency:
	...

000000b0 <LCD_interval>:
      b0:	43 68 69 72 70 20 49 6e 74 65 72 76 61 6c 3a 20     Chirp Interval: 
	...

000000c2 <LCD_num_syllable>:
      c2:	4e 75 6d 20 53 79 6c 6c 61 62 6c 65 73 3a 20 00     Num Syllables: .
	...

000000d3 <LCD_dur_syllable>:
      d3:	44 75 72 20 53 79 6c 6c 61 62 6c 65 73 3a 20 00     Dur Syllables: .
	...

000000e4 <LCD_rpt_interval>:
      e4:	52 70 74 20 69 6e 74 65 72 76 61 6c 3a 20 00 00     Rpt interval: ..

000000f4 <LCD_playing>:
      f4:	43 68 69 72 70 2c 20 43 68 69 72 70 20 00 00        Chirp, Chirp ..

00000103 <LCD_cap_clear>:
     103:	20 00 00                                             ..

00000106 <LcdCustomChar>:
     106:	00 1f 00 00 00 00 1f 00 00 1f 10 10 10 10 1f 00     ................
     116:	00 1f 18 18 18 18 1f 00 00 1f 1c 1c 1c 1c 1f 00     ................
     126:	00 1f 1e 1e 1e 1e 1f 00 00 1f 1f 1f 1f 1f 1f 00     ................
     136:	03 07 0f 1f 0f 07 03 00 18 1c 1e 1f 1e 1c 18 00     ................

00000146 <__c.1988>:
     146:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000152 <__ctors_end>:
     152:	11 24       	eor	r1, r1
     154:	1f be       	out	0x3f, r1	; 63
     156:	cf ef       	ldi	r28, 0xFF	; 255
     158:	d0 e4       	ldi	r29, 0x40	; 64
     15a:	de bf       	out	0x3e, r29	; 62
     15c:	cd bf       	out	0x3d, r28	; 61

0000015e <__do_copy_data>:
     15e:	11 e0       	ldi	r17, 0x01	; 1
     160:	a0 e0       	ldi	r26, 0x00	; 0
     162:	b1 e0       	ldi	r27, 0x01	; 1
     164:	ee ea       	ldi	r30, 0xAE	; 174
     166:	f2 e2       	ldi	r31, 0x22	; 34
     168:	00 e0       	ldi	r16, 0x00	; 0
     16a:	0b bf       	out	0x3b, r16	; 59
     16c:	02 c0       	rjmp	.+4      	; 0x172 <__do_copy_data+0x14>
     16e:	07 90       	elpm	r0, Z+
     170:	0d 92       	st	X+, r0
     172:	ae 32       	cpi	r26, 0x2E	; 46
     174:	b1 07       	cpc	r27, r17
     176:	d9 f7       	brne	.-10     	; 0x16e <__do_copy_data+0x10>

00000178 <__do_clear_bss>:
     178:	12 e0       	ldi	r17, 0x02	; 2
     17a:	ae e2       	ldi	r26, 0x2E	; 46
     17c:	b1 e0       	ldi	r27, 0x01	; 1
     17e:	01 c0       	rjmp	.+2      	; 0x182 <.do_clear_bss_start>

00000180 <.do_clear_bss_loop>:
     180:	1d 92       	st	X+, r1

00000182 <.do_clear_bss_start>:
     182:	a7 3c       	cpi	r26, 0xC7	; 199
     184:	b1 07       	cpc	r27, r17
     186:	e1 f7       	brne	.-8      	; 0x180 <.do_clear_bss_loop>
     188:	0e 94 0b 06 	call	0xc16	; 0xc16 <main>
     18c:	0c 94 55 11 	jmp	0x22aa	; 0x22aa <_exit>

00000190 <__bad_interrupt>:
     190:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000194 <__vector_13>:
/******************* CLOCK INTERRUPT HANDLER ************************/

/**
 * Clock interrupt handler executing the kernel
 */
ISR(TIMER1_COMPA_vect) {
     194:	1f 92       	push	r1
     196:	0f 92       	push	r0
     198:	0f b6       	in	r0, 0x3f	; 63
     19a:	0f 92       	push	r0
     19c:	0b b6       	in	r0, 0x3b	; 59
     19e:	0f 92       	push	r0
     1a0:	11 24       	eor	r1, r1
     1a2:	2f 92       	push	r2
     1a4:	3f 92       	push	r3
     1a6:	4f 92       	push	r4
     1a8:	5f 92       	push	r5
     1aa:	6f 92       	push	r6
     1ac:	7f 92       	push	r7
     1ae:	8f 92       	push	r8
     1b0:	9f 92       	push	r9
     1b2:	af 92       	push	r10
     1b4:	bf 92       	push	r11
     1b6:	cf 92       	push	r12
     1b8:	df 92       	push	r13
     1ba:	ef 92       	push	r14
     1bc:	ff 92       	push	r15
     1be:	0f 93       	push	r16
     1c0:	1f 93       	push	r17
     1c2:	2f 93       	push	r18
     1c4:	3f 93       	push	r19
     1c6:	4f 93       	push	r20
     1c8:	5f 93       	push	r21
     1ca:	6f 93       	push	r22
     1cc:	7f 93       	push	r23
     1ce:	8f 93       	push	r24
     1d0:	9f 93       	push	r25
     1d2:	af 93       	push	r26
     1d4:	bf 93       	push	r27
     1d6:	cf 93       	push	r28
     1d8:	df 93       	push	r29
     1da:	ef 93       	push	r30
     1dc:	ff 93       	push	r31
  uint8_t i;
  uint32_t now;
  uint32_t nextHit;
  int32_t timeleft;
	
  TIMSK1 = 0 ; //&= ~(1<<OCIE1A); // turn off output compare 1A ISR
     1de:	10 92 6f 00 	sts	0x006F, r1
  //PORTC = ~PORTC ;
  nextHit = 0x7FFFFFFF;
  oldrunning = kernel.running;
     1e2:	50 90 82 02 	lds	r5, 0x0282
  running = 0;

  if (TIFR1 & (1<<TOV1)) {
     1e6:	b0 9b       	sbis	0x16, 0	; 22
     1e8:	14 c0       	rjmp	.+40     	; 0x212 <__vector_13+0x7e>
    ++kernel.cycles;
     1ea:	80 91 b8 02 	lds	r24, 0x02B8
     1ee:	90 91 b9 02 	lds	r25, 0x02B9
     1f2:	a0 91 ba 02 	lds	r26, 0x02BA
     1f6:	b0 91 bb 02 	lds	r27, 0x02BB
     1fa:	01 96       	adiw	r24, 0x01	; 1
     1fc:	a1 1d       	adc	r26, r1
     1fe:	b1 1d       	adc	r27, r1
     200:	80 93 b8 02 	sts	0x02B8, r24
     204:	90 93 b9 02 	sts	0x02B9, r25
     208:	a0 93 ba 02 	sts	0x02BA, r26
     20c:	b0 93 bb 02 	sts	0x02BB, r27
    TIFR1 |= (1<<TOV1) ;
     210:	b0 9a       	sbi	0x16, 0	; 22
  }

  // Read clock

  now = (kernel.cycles << 16) + TCNT1;
     212:	80 91 84 00 	lds	r24, 0x0084
     216:	90 91 85 00 	lds	r25, 0x0085
     21a:	3c 01       	movw	r6, r24
     21c:	88 24       	eor	r8, r8
     21e:	99 24       	eor	r9, r9
     220:	80 91 b8 02 	lds	r24, 0x02B8
     224:	90 91 b9 02 	lds	r25, 0x02B9
     228:	a0 91 ba 02 	lds	r26, 0x02BA
     22c:	b0 91 bb 02 	lds	r27, 0x02BB
     230:	dc 01       	movw	r26, r24
     232:	99 27       	eor	r25, r25
     234:	88 27       	eor	r24, r24
     236:	68 0e       	add	r6, r24
     238:	79 1e       	adc	r7, r25
     23a:	8a 1e       	adc	r8, r26
     23c:	9b 1e       	adc	r9, r27

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     23e:	40 90 81 02 	lds	r4, 0x0281
     242:	70 e0       	ldi	r23, 0x00	; 0
     244:	61 e0       	ldi	r22, 0x01	; 1
     246:	ff ef       	ldi	r31, 0xFF	; 255
     248:	af 2e       	mov	r10, r31
     24a:	ff ef       	ldi	r31, 0xFF	; 255
     24c:	bf 2e       	mov	r11, r31
     24e:	ff ef       	ldi	r31, 0xFF	; 255
     250:	cf 2e       	mov	r12, r31
     252:	ff e7       	ldi	r31, 0x7F	; 127
     254:	df 2e       	mov	r13, r31
    t = &kernel.tasks[i];
     256:	eb e0       	ldi	r30, 0x0B	; 11
     258:	2e 2e       	mov	r2, r30
    if (t->state == TIMEQ) {
      if (t->release <= now) {
	t->state = READYQ;
     25a:	33 24       	eor	r3, r3
     25c:	33 94       	inc	r3
      } else if (t->release < nextHit) {
	nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
      if (t->deadline < kernel.tasks[running].deadline) {
     25e:	cb e0       	ldi	r28, 0x0B	; 11
     260:	d0 e0       	ldi	r29, 0x00	; 0
     262:	43 c0       	rjmp	.+134    	; 0x2ea <__vector_13+0x156>
  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     264:	62 9d       	mul	r22, r2
     266:	d0 01       	movw	r26, r0
     268:	11 24       	eor	r1, r1
     26a:	ad 57       	subi	r26, 0x7D	; 125
     26c:	bd 4f       	sbci	r27, 0xFD	; 253
    if (t->state == TIMEQ) {
     26e:	1a 96       	adiw	r26, 0x0a	; 10
     270:	8c 91       	ld	r24, X
     272:	1a 97       	sbiw	r26, 0x0a	; 10
     274:	82 30       	cpi	r24, 0x02	; 2
     276:	a1 f4       	brne	.+40     	; 0x2a0 <__vector_13+0x10c>
      if (t->release <= now) {
     278:	12 96       	adiw	r26, 0x02	; 2
     27a:	ed 90       	ld	r14, X+
     27c:	fd 90       	ld	r15, X+
     27e:	0d 91       	ld	r16, X+
     280:	1c 91       	ld	r17, X
     282:	15 97       	sbiw	r26, 0x05	; 5
     284:	6e 14       	cp	r6, r14
     286:	7f 04       	cpc	r7, r15
     288:	80 06       	cpc	r8, r16
     28a:	91 06       	cpc	r9, r17
     28c:	20 f0       	brcs	.+8      	; 0x296 <__vector_13+0x102>
	t->state = READYQ;
     28e:	1a 96       	adiw	r26, 0x0a	; 10
     290:	3c 92       	st	X, r3
     292:	1a 97       	sbiw	r26, 0x0a	; 10
     294:	05 c0       	rjmp	.+10     	; 0x2a0 <__vector_13+0x10c>
      } else if (t->release < nextHit) {
     296:	ea 14       	cp	r14, r10
     298:	fb 04       	cpc	r15, r11
     29a:	0c 05       	cpc	r16, r12
     29c:	1d 05       	cpc	r17, r13
     29e:	10 f0       	brcs	.+4      	; 0x2a4 <__vector_13+0x110>
     2a0:	86 01       	movw	r16, r12
     2a2:	75 01       	movw	r14, r10
	nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
     2a4:	1a 96       	adiw	r26, 0x0a	; 10
     2a6:	8c 91       	ld	r24, X
     2a8:	1a 97       	sbiw	r26, 0x0a	; 10
     2aa:	81 30       	cpi	r24, 0x01	; 1
     2ac:	d9 f4       	brne	.+54     	; 0x2e4 <__vector_13+0x150>
      if (t->deadline < kernel.tasks[running].deadline) {
     2ae:	87 2f       	mov	r24, r23
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	8c 9f       	mul	r24, r28
     2b4:	f0 01       	movw	r30, r0
     2b6:	8d 9f       	mul	r24, r29
     2b8:	f0 0d       	add	r31, r0
     2ba:	9c 9f       	mul	r25, r28
     2bc:	f0 0d       	add	r31, r0
     2be:	11 24       	eor	r1, r1
     2c0:	ef 57       	subi	r30, 0x7F	; 127
     2c2:	fd 4f       	sbci	r31, 0xFD	; 253
     2c4:	16 96       	adiw	r26, 0x06	; 6
     2c6:	2d 91       	ld	r18, X+
     2c8:	3d 91       	ld	r19, X+
     2ca:	4d 91       	ld	r20, X+
     2cc:	5c 91       	ld	r21, X
     2ce:	19 97       	sbiw	r26, 0x09	; 9
     2d0:	80 85       	ldd	r24, Z+8	; 0x08
     2d2:	91 85       	ldd	r25, Z+9	; 0x09
     2d4:	a2 85       	ldd	r26, Z+10	; 0x0a
     2d6:	b3 85       	ldd	r27, Z+11	; 0x0b
     2d8:	28 17       	cp	r18, r24
     2da:	39 07       	cpc	r19, r25
     2dc:	4a 07       	cpc	r20, r26
     2de:	5b 07       	cpc	r21, r27
     2e0:	08 f4       	brcc	.+2      	; 0x2e4 <__vector_13+0x150>
     2e2:	76 2f       	mov	r23, r22

  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     2e4:	6f 5f       	subi	r22, 0xFF	; 255
     2e6:	57 01       	movw	r10, r14
     2e8:	68 01       	movw	r12, r16
     2ea:	46 16       	cp	r4, r22
     2ec:	08 f0       	brcs	.+2      	; 0x2f0 <__vector_13+0x15c>
     2ee:	ba cf       	rjmp	.-140    	; 0x264 <__vector_13+0xd0>
	running = i;
      }
    }
  }

  if (running != oldrunning) { // perform context switch?
     2f0:	75 15       	cp	r23, r5
     2f2:	b1 f0       	breq	.+44     	; 0x320 <__vector_13+0x18c>

    // store old context
    t = &kernel.tasks[oldrunning];
     2f4:	eb e0       	ldi	r30, 0x0B	; 11
     2f6:	5e 9e       	mul	r5, r30
     2f8:	d0 01       	movw	r26, r0
     2fa:	11 24       	eor	r1, r1
     2fc:	ad 57       	subi	r26, 0x7D	; 125
     2fe:	bd 4f       	sbci	r27, 0xFD	; 253
    t->spl = SPL;
     300:	8d b7       	in	r24, 0x3d	; 61
     302:	8c 93       	st	X, r24
    t->sph = SPH;
     304:	8e b7       	in	r24, 0x3e	; 62
     306:	11 96       	adiw	r26, 0x01	; 1
     308:	8c 93       	st	X, r24

    // load new context
    t = &kernel.tasks[running];
     30a:	7e 9f       	mul	r23, r30
     30c:	f0 01       	movw	r30, r0
     30e:	11 24       	eor	r1, r1
     310:	ed 57       	subi	r30, 0x7D	; 125
     312:	fd 4f       	sbci	r31, 0xFD	; 253
    SPH = t->sph;
     314:	81 81       	ldd	r24, Z+1	; 0x01
     316:	8e bf       	out	0x3e, r24	; 62
    SPL = t->spl;
     318:	80 81       	ld	r24, Z
     31a:	8d bf       	out	0x3d, r24	; 61

    kernel.running = running;
     31c:	70 93 82 02 	sts	0x0282, r23

  }

  kernel.nextHit = nextHit;  
     320:	a0 92 bc 02 	sts	0x02BC, r10
     324:	b0 92 bd 02 	sts	0x02BD, r11
     328:	c0 92 be 02 	sts	0x02BE, r12
     32c:	d0 92 bf 02 	sts	0x02BF, r13

  now = (kernel.cycles << 16) + TCNT1;
     330:	20 91 84 00 	lds	r18, 0x0084
     334:	30 91 85 00 	lds	r19, 0x0085
  timeleft = (int32_t)nextHit - (int32_t)now;
     338:	40 e0       	ldi	r20, 0x00	; 0
     33a:	50 e0       	ldi	r21, 0x00	; 0
     33c:	80 91 b8 02 	lds	r24, 0x02B8
     340:	90 91 b9 02 	lds	r25, 0x02B9
     344:	a0 91 ba 02 	lds	r26, 0x02BA
     348:	b0 91 bb 02 	lds	r27, 0x02BB
     34c:	dc 01       	movw	r26, r24
     34e:	99 27       	eor	r25, r25
     350:	88 27       	eor	r24, r24
     352:	28 0f       	add	r18, r24
     354:	39 1f       	adc	r19, r25
     356:	4a 1f       	adc	r20, r26
     358:	5b 1f       	adc	r21, r27
     35a:	d6 01       	movw	r26, r12
     35c:	c5 01       	movw	r24, r10
     35e:	82 1b       	sub	r24, r18
     360:	93 0b       	sbc	r25, r19
     362:	a4 0b       	sbc	r26, r20
     364:	b5 0b       	sbc	r27, r21
     366:	9c 01       	movw	r18, r24
     368:	ad 01       	movw	r20, r26
  if (timeleft < 4) {
     36a:	84 30       	cpi	r24, 0x04	; 4
     36c:	91 05       	cpc	r25, r1
     36e:	a1 05       	cpc	r26, r1
     370:	b1 05       	cpc	r27, r1
     372:	24 f4       	brge	.+8      	; 0x37c <__vector_13+0x1e8>
     374:	24 e0       	ldi	r18, 0x04	; 4
     376:	30 e0       	ldi	r19, 0x00	; 0
     378:	40 e0       	ldi	r20, 0x00	; 0
     37a:	50 e0       	ldi	r21, 0x00	; 0
    timeleft = 4;
  }

  if ((unsigned long)TCNT1 + timeleft < 65536) {
     37c:	80 91 84 00 	lds	r24, 0x0084
     380:	90 91 85 00 	lds	r25, 0x0085
     384:	a0 e0       	ldi	r26, 0x00	; 0
     386:	b0 e0       	ldi	r27, 0x00	; 0
     388:	82 0f       	add	r24, r18
     38a:	93 1f       	adc	r25, r19
     38c:	a4 1f       	adc	r26, r20
     38e:	b5 1f       	adc	r27, r21
     390:	80 50       	subi	r24, 0x00	; 0
     392:	90 40       	sbci	r25, 0x00	; 0
     394:	a1 40       	sbci	r26, 0x01	; 1
     396:	b0 40       	sbci	r27, 0x00	; 0
     398:	38 f4       	brcc	.+14     	; 0x3a8 <__vector_13+0x214>
    OCR1A = TCNT1 + timeleft;
     39a:	80 91 84 00 	lds	r24, 0x0084
     39e:	90 91 85 00 	lds	r25, 0x0085
     3a2:	82 0f       	add	r24, r18
     3a4:	93 1f       	adc	r25, r19
     3a6:	0e c0       	rjmp	.+28     	; 0x3c4 <__vector_13+0x230>
  } else if (TCNT1 < 65536 - 4) {
     3a8:	80 91 84 00 	lds	r24, 0x0084
     3ac:	90 91 85 00 	lds	r25, 0x0085
     3b0:	8c 5f       	subi	r24, 0xFC	; 252
     3b2:	9f 4f       	sbci	r25, 0xFF	; 255
     3b4:	28 f4       	brcc	.+10     	; 0x3c0 <__vector_13+0x22c>
    OCR1A = 0x0000;
     3b6:	10 92 89 00 	sts	0x0089, r1
     3ba:	10 92 88 00 	sts	0x0088, r1
     3be:	06 c0       	rjmp	.+12     	; 0x3cc <__vector_13+0x238>
  } else {
    OCR1A = 4;
     3c0:	84 e0       	ldi	r24, 0x04	; 4
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	90 93 89 00 	sts	0x0089, r25
     3c8:	80 93 88 00 	sts	0x0088, r24
  }

  TIMSK1 = (1<<OCIE1A);
     3cc:	82 e0       	ldi	r24, 0x02	; 2
     3ce:	80 93 6f 00 	sts	0x006F, r24
}
     3d2:	ff 91       	pop	r31
     3d4:	ef 91       	pop	r30
     3d6:	df 91       	pop	r29
     3d8:	cf 91       	pop	r28
     3da:	bf 91       	pop	r27
     3dc:	af 91       	pop	r26
     3de:	9f 91       	pop	r25
     3e0:	8f 91       	pop	r24
     3e2:	7f 91       	pop	r23
     3e4:	6f 91       	pop	r22
     3e6:	5f 91       	pop	r21
     3e8:	4f 91       	pop	r20
     3ea:	3f 91       	pop	r19
     3ec:	2f 91       	pop	r18
     3ee:	1f 91       	pop	r17
     3f0:	0f 91       	pop	r16
     3f2:	ff 90       	pop	r15
     3f4:	ef 90       	pop	r14
     3f6:	df 90       	pop	r13
     3f8:	cf 90       	pop	r12
     3fa:	bf 90       	pop	r11
     3fc:	af 90       	pop	r10
     3fe:	9f 90       	pop	r9
     400:	8f 90       	pop	r8
     402:	7f 90       	pop	r7
     404:	6f 90       	pop	r6
     406:	5f 90       	pop	r5
     408:	4f 90       	pop	r4
     40a:	3f 90       	pop	r3
     40c:	2f 90       	pop	r2
     40e:	0f 90       	pop	r0
     410:	0b be       	out	0x3b, r0	; 59
     412:	0f 90       	pop	r0
     414:	0f be       	out	0x3f, r0	; 63
     416:	0f 90       	pop	r0
     418:	1f 90       	pop	r1
     41a:	18 95       	reti

0000041c <trtInitKernel>:
/********************************** API ************************************/

void trtInitKernel(int idlestack) {

  /* Set up timer 1 */
  TCNT1 = 0x0000;        /* reset counter 1 */
     41c:	10 92 85 00 	sts	0x0085, r1
     420:	10 92 84 00 	sts	0x0084, r1
  TCCR1A = 0x00;         /* normal operation */
     424:	10 92 80 00 	sts	0x0080, r1
  TCCR1B = PRESCALEBITS; /* prescaler = 1024 */
     428:	25 e0       	ldi	r18, 0x05	; 5
     42a:	20 93 81 00 	sts	0x0081, r18
  TIMSK1 = (1<<OCIE1A);  // turn on compare match ISR
     42e:	22 e0       	ldi	r18, 0x02	; 2
     430:	20 93 6f 00 	sts	0x006F, r18

  kernel.memptr = (void*)(RAMEND - idlestack);
     434:	2f ef       	ldi	r18, 0xFF	; 255
     436:	30 e4       	ldi	r19, 0x40	; 64
     438:	28 1b       	sub	r18, r24
     43a:	39 0b       	sbc	r19, r25
     43c:	30 93 b7 02 	sts	0x02B7, r19
     440:	20 93 b6 02 	sts	0x02B6, r18
  kernel.nbrOfTasks = 0;
     444:	10 92 81 02 	sts	0x0281, r1
  kernel.running = 0;
     448:	10 92 82 02 	sts	0x0282, r1

  kernel.cycles = 0x0000;
     44c:	10 92 b8 02 	sts	0x02B8, r1
     450:	10 92 b9 02 	sts	0x02B9, r1
     454:	10 92 ba 02 	sts	0x02BA, r1
     458:	10 92 bb 02 	sts	0x02BB, r1
  kernel.nextHit = 0x7FFFFFFF;
     45c:	8f ef       	ldi	r24, 0xFF	; 255
     45e:	9f ef       	ldi	r25, 0xFF	; 255
     460:	af ef       	ldi	r26, 0xFF	; 255
     462:	bf e7       	ldi	r27, 0x7F	; 127
     464:	80 93 bc 02 	sts	0x02BC, r24
     468:	90 93 bd 02 	sts	0x02BD, r25
     46c:	a0 93 be 02 	sts	0x02BE, r26
     470:	b0 93 bf 02 	sts	0x02BF, r27

  // Initialize idle task (task 0)
  kernel.tasks[0].deadline = 0x7FFFFFFF;
     474:	80 93 89 02 	sts	0x0289, r24
     478:	90 93 8a 02 	sts	0x028A, r25
     47c:	a0 93 8b 02 	sts	0x028B, r26
     480:	b0 93 8c 02 	sts	0x028C, r27
  kernel.tasks[0].release = 0x00000000;
     484:	10 92 85 02 	sts	0x0285, r1
     488:	10 92 86 02 	sts	0x0286, r1
     48c:	10 92 87 02 	sts	0x0287, r1
     490:	10 92 88 02 	sts	0x0288, r1

  sei(); /* set enabled interrupts */
     494:	78 94       	sei
}
     496:	08 95       	ret

00000498 <trtCreateTask>:


void trtCreateTask(void (*fun)(void*), uint16_t stacksize, uint32_t release, uint32_t deadline, void *args) {
     498:	8f 92       	push	r8
     49a:	9f 92       	push	r9
     49c:	af 92       	push	r10
     49e:	bf 92       	push	r11
     4a0:	cf 92       	push	r12
     4a2:	df 92       	push	r13
     4a4:	ef 92       	push	r14
     4a6:	ff 92       	push	r15
     4a8:	0f 93       	push	r16
     4aa:	1f 93       	push	r17
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
     4b0:	49 01       	movw	r8, r18
     4b2:	5a 01       	movw	r10, r20

  uint8_t *sp;
  struct task *t;
  int i;

  cli(); // turn off interrupts
     4b4:	f8 94       	cli

  ++kernel.nbrOfTasks;
     4b6:	20 91 81 02 	lds	r18, 0x0281
     4ba:	2f 5f       	subi	r18, 0xFF	; 255
     4bc:	20 93 81 02 	sts	0x0281, r18

  sp = kernel.memptr;
     4c0:	c0 91 b6 02 	lds	r28, 0x02B6
     4c4:	d0 91 b7 02 	lds	r29, 0x02B7
  kernel.memptr -= stacksize;  // decrease free mem ptr
     4c8:	9e 01       	movw	r18, r28
     4ca:	26 1b       	sub	r18, r22
     4cc:	37 0b       	sbc	r19, r23
     4ce:	30 93 b7 02 	sts	0x02B7, r19
     4d2:	20 93 b6 02 	sts	0x02B6, r18

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
     4d6:	88 83       	st	Y, r24
     4d8:	fe 01       	movw	r30, r28
  *sp-- = hi8(fun);       // store PC(hi)
     4da:	92 93       	st	-Z, r25
     4dc:	31 97       	sbiw	r30, 0x01	; 1
     4de:	df 01       	movw	r26, r30
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     4e0:	ce 01       	movw	r24, r28
     4e2:	4c 97       	sbiw	r24, 0x1c	; 28
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23
     4e4:	1c 92       	st	X, r1
     4e6:	11 97       	sbiw	r26, 0x01	; 1
  kernel.memptr -= stacksize;  // decrease free mem ptr

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
  *sp-- = hi8(fun);       // store PC(hi)
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     4e8:	a8 17       	cp	r26, r24
     4ea:	b9 07       	cpc	r27, r25
     4ec:	d9 f7       	brne	.-10     	; 0x4e4 <trtCreateTask+0x4c>
     4ee:	7a 97       	sbiw	r30, 0x1a	; 26
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
     4f0:	c0 82       	st	Z, r12
  *sp-- = hi8(args);
     4f2:	d2 92       	st	-Z, r13
     4f4:	31 97       	sbiw	r30, 0x01	; 1
     4f6:	df 01       	movw	r26, r30

  for (i=0; i<6; i++)
     4f8:	9e 01       	movw	r18, r28
     4fa:	24 52       	subi	r18, 0x24	; 36
     4fc:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31
     4fe:	1c 92       	st	X, r1
     500:	11 97       	sbiw	r26, 0x01	; 1

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
  *sp-- = hi8(args);

  for (i=0; i<6; i++)
     502:	a2 17       	cp	r26, r18
     504:	b3 07       	cpc	r27, r19
     506:	d9 f7       	brne	.-10     	; 0x4fe <trtCreateTask+0x66>
     508:	9f 01       	movw	r18, r30
     50a:	26 50       	subi	r18, 0x06	; 6
     50c:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31

  t = &kernel.tasks[kernel.nbrOfTasks];
     50e:	e0 91 81 02 	lds	r30, 0x0281
     512:	8b e0       	ldi	r24, 0x0B	; 11
     514:	e8 9f       	mul	r30, r24
     516:	f0 01       	movw	r30, r0
     518:	11 24       	eor	r1, r1
     51a:	ed 57       	subi	r30, 0x7D	; 125
     51c:	fd 4f       	sbci	r31, 0xFD	; 253

  t->release = release;
     51e:	82 82       	std	Z+2, r8	; 0x02
     520:	93 82       	std	Z+3, r9	; 0x03
     522:	a4 82       	std	Z+4, r10	; 0x04
     524:	b5 82       	std	Z+5, r11	; 0x05
  t->deadline = deadline;
     526:	e6 82       	std	Z+6, r14	; 0x06
     528:	f7 82       	std	Z+7, r15	; 0x07
     52a:	00 87       	std	Z+8, r16	; 0x08
     52c:	11 87       	std	Z+9, r17	; 0x09
  t->state = TIMEQ;
     52e:	82 e0       	ldi	r24, 0x02	; 2
     530:	82 87       	std	Z+10, r24	; 0x0a

  t->spl = lo8(sp);       // store stack pointer
     532:	20 83       	st	Z, r18
  t->sph = hi8(sp);
     534:	31 83       	std	Z+1, r19	; 0x01
  
  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     536:	0e 94 ca 00 	call	0x194	; 0x194 <__vector_13>

}
     53a:	df 91       	pop	r29
     53c:	cf 91       	pop	r28
     53e:	1f 91       	pop	r17
     540:	0f 91       	pop	r16
     542:	ff 90       	pop	r15
     544:	ef 90       	pop	r14
     546:	df 90       	pop	r13
     548:	cf 90       	pop	r12
     54a:	bf 90       	pop	r11
     54c:	af 90       	pop	r10
     54e:	9f 90       	pop	r9
     550:	8f 90       	pop	r8
     552:	08 95       	ret

00000554 <trtCreateSemaphore>:

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     554:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     556:	e1 e8       	ldi	r30, 0x81	; 129
     558:	f2 e0       	ldi	r31, 0x02	; 2
     55a:	e8 0f       	add	r30, r24
     55c:	f1 1d       	adc	r31, r1
     55e:	65 a7       	std	Z+45, r22	; 0x2d
  
  sei(); // set enabled interrupts;
     560:	78 94       	sei
}
     562:	08 95       	ret

00000564 <trtWait>:

void trtWait(uint8_t semnbr) {
     564:	48 2f       	mov	r20, r24

  struct task *t;
  uint8_t *s;

  t = &kernel.tasks[kernel.running];
     566:	20 91 82 02 	lds	r18, 0x0282

  cli(); // disable interrupts
     56a:	f8 94       	cli

  s = &kernel.semaphores[semnbr-1];
     56c:	e8 2f       	mov	r30, r24
     56e:	f0 e0       	ldi	r31, 0x00	; 0
     570:	e2 55       	subi	r30, 0x52	; 82
     572:	fd 4f       	sbci	r31, 0xFD	; 253
  if ((*s) > 0) {
     574:	80 81       	ld	r24, Z
     576:	88 23       	and	r24, r24
     578:	19 f0       	breq	.+6      	; 0x580 <trtWait+0x1c>
    (*s)--;
     57a:	81 50       	subi	r24, 0x01	; 1
     57c:	80 83       	st	Z, r24
     57e:	10 c0       	rjmp	.+32     	; 0x5a0 <trtWait+0x3c>
  } else {

    t->state = semnbr + WAIT_OFFSET; // waiting for Sem#semnbr
     580:	30 e0       	ldi	r19, 0x00	; 0
     582:	8b e0       	ldi	r24, 0x0B	; 11
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	28 9f       	mul	r18, r24
     588:	f0 01       	movw	r30, r0
     58a:	29 9f       	mul	r18, r25
     58c:	f0 0d       	add	r31, r0
     58e:	38 9f       	mul	r19, r24
     590:	f0 0d       	add	r31, r0
     592:	11 24       	eor	r1, r1
     594:	ed 57       	subi	r30, 0x7D	; 125
     596:	fd 4f       	sbci	r31, 0xFD	; 253
     598:	4e 5f       	subi	r20, 0xFE	; 254
     59a:	42 87       	std	Z+10, r20	; 0x0a
    // call interrupt handler to schedule
	TIMER1_COMPA_vect();
     59c:	0e 94 ca 00 	call	0x194	; 0x194 <__vector_13>
  }

  sei(); // reenable interrupts
     5a0:	78 94       	sei
}
     5a2:	08 95       	ret

000005a4 <trtSignal>:

void trtSignal(uint8_t semnbr) {
     5a4:	ff 92       	push	r15
     5a6:	0f 93       	push	r16
     5a8:	1f 93       	push	r17
     5aa:	18 2f       	mov	r17, r24
  uint8_t i;
  struct task *t;
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts
     5ac:	f8 94       	cli

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     5ae:	00 91 81 02 	lds	r16, 0x0281
     5b2:	e1 e0       	ldi	r30, 0x01	; 1
     5b4:	4f ef       	ldi	r20, 0xFF	; 255
     5b6:	5f ef       	ldi	r21, 0xFF	; 255
     5b8:	6f ef       	ldi	r22, 0xFF	; 255
     5ba:	7f ef       	ldi	r23, 0xFF	; 255
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
    t = &kernel.tasks[i];
     5be:	8b e0       	ldi	r24, 0x0B	; 11
     5c0:	f8 2e       	mov	r15, r24
    if (t->state == (semnbr + WAIT_OFFSET)) {
     5c2:	21 2f       	mov	r18, r17
     5c4:	30 e0       	ldi	r19, 0x00	; 0
     5c6:	2e 5f       	subi	r18, 0xFE	; 254
     5c8:	3f 4f       	sbci	r19, 0xFF	; 255
     5ca:	1e c0       	rjmp	.+60     	; 0x608 <trtSignal+0x64>
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     5cc:	ef 9d       	mul	r30, r15
     5ce:	d0 01       	movw	r26, r0
     5d0:	11 24       	eor	r1, r1
     5d2:	ad 57       	subi	r26, 0x7D	; 125
     5d4:	bd 4f       	sbci	r27, 0xFD	; 253
    if (t->state == (semnbr + WAIT_OFFSET)) {
     5d6:	1a 96       	adiw	r26, 0x0a	; 10
     5d8:	8c 91       	ld	r24, X
     5da:	1a 97       	sbiw	r26, 0x0a	; 10
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	82 17       	cp	r24, r18
     5e0:	93 07       	cpc	r25, r19
     5e2:	69 f4       	brne	.+26     	; 0x5fe <trtSignal+0x5a>
      if (t->deadline <= minDeadline) {
     5e4:	16 96       	adiw	r26, 0x06	; 6
     5e6:	8d 91       	ld	r24, X+
     5e8:	9d 91       	ld	r25, X+
     5ea:	0d 90       	ld	r0, X+
     5ec:	bc 91       	ld	r27, X
     5ee:	a0 2d       	mov	r26, r0
     5f0:	48 17       	cp	r20, r24
     5f2:	59 07       	cpc	r21, r25
     5f4:	6a 07       	cpc	r22, r26
     5f6:	7b 07       	cpc	r23, r27
     5f8:	10 f0       	brcs	.+4      	; 0x5fe <trtSignal+0x5a>
     5fa:	fe 2f       	mov	r31, r30
     5fc:	02 c0       	rjmp	.+4      	; 0x602 <trtSignal+0x5e>
     5fe:	db 01       	movw	r26, r22
     600:	ca 01       	movw	r24, r20
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     602:	ef 5f       	subi	r30, 0xFF	; 255
     604:	ac 01       	movw	r20, r24
     606:	bd 01       	movw	r22, r26
     608:	0e 17       	cp	r16, r30
     60a:	00 f7       	brcc	.-64     	; 0x5cc <trtSignal+0x28>
	minDeadline = t->deadline;
      }
    }
  }

  if (taskToReadyQ == 0) {
     60c:	ff 23       	and	r31, r31
     60e:	41 f4       	brne	.+16     	; 0x620 <trtSignal+0x7c>
    kernel.semaphores[semnbr-1]++;
     610:	e1 2f       	mov	r30, r17
     612:	f0 e0       	ldi	r31, 0x00	; 0
     614:	e0 58       	subi	r30, 0x80	; 128
     616:	fd 4f       	sbci	r31, 0xFD	; 253
     618:	86 a5       	ldd	r24, Z+46	; 0x2e
     61a:	8f 5f       	subi	r24, 0xFF	; 255
     61c:	86 a7       	std	Z+46, r24	; 0x2e
     61e:	11 c0       	rjmp	.+34     	; 0x642 <trtSignal+0x9e>
  } else {
    kernel.tasks[taskToReadyQ].state = READYQ; // make task ready
     620:	2f 2f       	mov	r18, r31
     622:	30 e0       	ldi	r19, 0x00	; 0
     624:	8b e0       	ldi	r24, 0x0B	; 11
     626:	90 e0       	ldi	r25, 0x00	; 0
     628:	28 9f       	mul	r18, r24
     62a:	f0 01       	movw	r30, r0
     62c:	29 9f       	mul	r18, r25
     62e:	f0 0d       	add	r31, r0
     630:	38 9f       	mul	r19, r24
     632:	f0 0d       	add	r31, r0
     634:	11 24       	eor	r1, r1
     636:	ef 57       	subi	r30, 0x7F	; 127
     638:	fd 4f       	sbci	r31, 0xFD	; 253
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	84 87       	std	Z+12, r24	; 0x0c
    // call interrupt handler to schedule
	TIMER1_COMPA_vect();
     63e:	0e 94 ca 00 	call	0x194	; 0x194 <__vector_13>
  }

  sei(); // reenable interrupts
     642:	78 94       	sei
}
     644:	1f 91       	pop	r17
     646:	0f 91       	pop	r16
     648:	ff 90       	pop	r15
     64a:	08 95       	ret

0000064c <trtCurrentTime>:

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     64c:	20 91 84 00 	lds	r18, 0x0084
     650:	30 91 85 00 	lds	r19, 0x0085
     654:	40 e0       	ldi	r20, 0x00	; 0
     656:	50 e0       	ldi	r21, 0x00	; 0
     658:	80 91 b8 02 	lds	r24, 0x02B8
     65c:	90 91 b9 02 	lds	r25, 0x02B9
     660:	a0 91 ba 02 	lds	r26, 0x02BA
     664:	b0 91 bb 02 	lds	r27, 0x02BB
     668:	dc 01       	movw	r26, r24
     66a:	99 27       	eor	r25, r25
     66c:	88 27       	eor	r24, r24
     66e:	28 0f       	add	r18, r24
     670:	39 1f       	adc	r19, r25
     672:	4a 1f       	adc	r20, r26
     674:	5b 1f       	adc	r21, r27
}
     676:	b9 01       	movw	r22, r18
     678:	ca 01       	movw	r24, r20
     67a:	08 95       	ret

0000067c <trtSleepUntil>:

void trtSleepUntil(uint32_t release, uint32_t deadline) {

  struct task *t;

  t = &kernel.tasks[kernel.running];
     67c:	e0 91 82 02 	lds	r30, 0x0282
     680:	ab e0       	ldi	r26, 0x0B	; 11
     682:	ea 9f       	mul	r30, r26
     684:	f0 01       	movw	r30, r0
     686:	11 24       	eor	r1, r1
     688:	ed 57       	subi	r30, 0x7D	; 125
     68a:	fd 4f       	sbci	r31, 0xFD	; 253

  cli(); // turn off interrupts
     68c:	f8 94       	cli

  t->state = TIMEQ;
     68e:	a2 e0       	ldi	r26, 0x02	; 2
     690:	a2 87       	std	Z+10, r26	; 0x0a
  t->release = release;
     692:	62 83       	std	Z+2, r22	; 0x02
     694:	73 83       	std	Z+3, r23	; 0x03
     696:	84 83       	std	Z+4, r24	; 0x04
     698:	95 83       	std	Z+5, r25	; 0x05
  t->deadline = deadline;
     69a:	26 83       	std	Z+6, r18	; 0x06
     69c:	37 83       	std	Z+7, r19	; 0x07
     69e:	40 87       	std	Z+8, r20	; 0x08
     6a0:	51 87       	std	Z+9, r21	; 0x09
  
  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     6a2:	0e 94 ca 00 	call	0x194	; 0x194 <__vector_13>
}
     6a6:	08 95       	ret

000006a8 <trtGetRelease>:


uint32_t trtGetRelease(void) {
     6a8:	80 91 82 02 	lds	r24, 0x0282
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	2b e0       	ldi	r18, 0x0B	; 11
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	82 9f       	mul	r24, r18
     6b4:	f0 01       	movw	r30, r0
     6b6:	83 9f       	mul	r24, r19
     6b8:	f0 0d       	add	r31, r0
     6ba:	92 9f       	mul	r25, r18
     6bc:	f0 0d       	add	r31, r0
     6be:	11 24       	eor	r1, r1
     6c0:	ef 57       	subi	r30, 0x7F	; 127
     6c2:	fd 4f       	sbci	r31, 0xFD	; 253
     6c4:	df 01       	movw	r26, r30
     6c6:	14 96       	adiw	r26, 0x04	; 4
     6c8:	64 81       	ldd	r22, Z+4	; 0x04
     6ca:	11 96       	adiw	r26, 0x01	; 1
     6cc:	7c 91       	ld	r23, X
     6ce:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].release;
}
     6d0:	12 96       	adiw	r26, 0x02	; 2
     6d2:	8c 91       	ld	r24, X
     6d4:	12 97       	sbiw	r26, 0x02	; 2
     6d6:	13 96       	adiw	r26, 0x03	; 3
     6d8:	9c 91       	ld	r25, X
     6da:	08 95       	ret

000006dc <trtGetDeadline>:

uint32_t trtGetDeadline(void) {
     6dc:	80 91 82 02 	lds	r24, 0x0282
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	2b e0       	ldi	r18, 0x0B	; 11
     6e4:	30 e0       	ldi	r19, 0x00	; 0
     6e6:	82 9f       	mul	r24, r18
     6e8:	f0 01       	movw	r30, r0
     6ea:	83 9f       	mul	r24, r19
     6ec:	f0 0d       	add	r31, r0
     6ee:	92 9f       	mul	r25, r18
     6f0:	f0 0d       	add	r31, r0
     6f2:	11 24       	eor	r1, r1
     6f4:	ef 57       	subi	r30, 0x7F	; 127
     6f6:	fd 4f       	sbci	r31, 0xFD	; 253
     6f8:	df 01       	movw	r26, r30
     6fa:	18 96       	adiw	r26, 0x08	; 8
     6fc:	60 85       	ldd	r22, Z+8	; 0x08
     6fe:	11 96       	adiw	r26, 0x01	; 1
     700:	7c 91       	ld	r23, X
     702:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].deadline;
}
     704:	12 96       	adiw	r26, 0x02	; 2
     706:	8c 91       	ld	r24, X
     708:	12 97       	sbiw	r26, 0x02	; 2
     70a:	13 96       	adiw	r26, 0x03	; 3
     70c:	9c 91       	ld	r25, X
     70e:	08 95       	ret

00000710 <trtTerminate>:

void trtTerminate(void) {

  cli();
     710:	f8 94       	cli

  kernel.tasks[kernel.running].state = TERMINATED;
     712:	80 91 82 02 	lds	r24, 0x0282
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	2b e0       	ldi	r18, 0x0B	; 11
     71a:	30 e0       	ldi	r19, 0x00	; 0
     71c:	82 9f       	mul	r24, r18
     71e:	f0 01       	movw	r30, r0
     720:	83 9f       	mul	r24, r19
     722:	f0 0d       	add	r31, r0
     724:	92 9f       	mul	r25, r18
     726:	f0 0d       	add	r31, r0
     728:	11 24       	eor	r1, r1
     72a:	ef 57       	subi	r30, 0x7F	; 127
     72c:	fd 4f       	sbci	r31, 0xFD	; 253
     72e:	14 86       	std	Z+12, r1	; 0x0c

  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     730:	0e 94 ca 00 	call	0x194	; 0x194 <__vector_13>
}
     734:	08 95       	ret

00000736 <trtAccept>:
  //struct task *t;
  uint8_t *s;
  uint8_t temp ;
  //t = &kernel.tasks[kernel.running];

  cli(); // disable interrupts
     736:	f8 94       	cli

  s = &kernel.semaphores[semnbr-1];
     738:	e8 2f       	mov	r30, r24
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	e2 55       	subi	r30, 0x52	; 82
     73e:	fd 4f       	sbci	r31, 0xFD	; 253
  temp = *s ;
     740:	80 81       	ld	r24, Z
  if ((*s) > 0) {
     742:	88 23       	and	r24, r24
     744:	19 f0       	breq	.+6      	; 0x74c <trtAccept+0x16>
    (*s)--;
     746:	81 50       	subi	r24, 0x01	; 1
     748:	80 83       	st	Z, r24
     74a:	8f 5f       	subi	r24, 0xFF	; 255
  } 
  sei(); // reenable interrupts
     74c:	78 94       	sei
  return temp ;
}
     74e:	08 95       	ret

00000750 <trt_uart_init>:
{
#if F_CPU < 2000000UL && defined(U2X)
  UCSR0A = _BV(U2X);             /* improve baud rate error by using 2x clk */
  UBRR0L = (F_CPU / (8UL * UART_BAUD)) - 1;
#else
  UBRR0L = (F_CPU / (16UL * UART_BAUD)) - 1;
     750:	87 e6       	ldi	r24, 0x67	; 103
     752:	80 93 c4 00 	sts	0x00C4, r24
#endif
  UCSR0B = _BV(TXEN0) | _BV(RXEN0); /* tx/rx enable */
     756:	e1 ec       	ldi	r30, 0xC1	; 193
     758:	f0 e0       	ldi	r31, 0x00	; 0
     75a:	88 e1       	ldi	r24, 0x18	; 24
     75c:	80 83       	st	Z, r24
  
  //Set up circular buffer state variables
  tx_in = 0;
     75e:	10 92 81 01 	sts	0x0181, r1
     762:	10 92 80 01 	sts	0x0180, r1
  tx_out = 0;
     766:	10 92 83 01 	sts	0x0183, r1
     76a:	10 92 82 01 	sts	0x0182, r1

  //enable receive ISR -- added for TRT
  UCSR0B |= (1<<RXCIE0) ;
     76e:	80 81       	ld	r24, Z
     770:	80 68       	ori	r24, 0x80	; 128
     772:	80 83       	st	Z, r24
}
     774:	08 95       	ret

00000776 <__vector_21>:



ISR( USART0_UDRE_vect )
{
     776:	1f 92       	push	r1
     778:	0f 92       	push	r0
     77a:	0f b6       	in	r0, 0x3f	; 63
     77c:	0f 92       	push	r0
     77e:	0b b6       	in	r0, 0x3b	; 59
     780:	0f 92       	push	r0
     782:	11 24       	eor	r1, r1
     784:	2f 93       	push	r18
     786:	3f 93       	push	r19
     788:	8f 93       	push	r24
     78a:	9f 93       	push	r25
     78c:	ef 93       	push	r30
     78e:	ff 93       	push	r31
  if( tx_in == tx_out ){		// nothing to send
     790:	20 91 80 01 	lds	r18, 0x0180
     794:	30 91 81 01 	lds	r19, 0x0181
     798:	80 91 82 01 	lds	r24, 0x0182
     79c:	90 91 83 01 	lds	r25, 0x0183
     7a0:	28 17       	cp	r18, r24
     7a2:	39 07       	cpc	r19, r25
     7a4:	31 f4       	brne	.+12     	; 0x7b2 <__vector_21+0x3c>
    UCSR0B &= ~(1 << UDRIE0);	// disable TX interrupt
     7a6:	80 91 c1 00 	lds	r24, 0x00C1
     7aa:	8f 7d       	andi	r24, 0xDF	; 223
     7ac:	80 93 c1 00 	sts	0x00C1, r24
     7b0:	1d c0       	rjmp	.+58     	; 0x7ec <__vector_21+0x76>
    //return;
  }
  else {
  	UDR0 = tx_buff[tx_out];
     7b2:	e0 91 82 01 	lds	r30, 0x0182
     7b6:	f0 91 83 01 	lds	r31, 0x0183
     7ba:	ec 57       	subi	r30, 0x7C	; 124
     7bc:	fe 4f       	sbci	r31, 0xFE	; 254
     7be:	80 81       	ld	r24, Z
     7c0:	80 93 c6 00 	sts	0x00C6, r24
  	tx_out++;
     7c4:	80 91 82 01 	lds	r24, 0x0182
     7c8:	90 91 83 01 	lds	r25, 0x0183
     7cc:	01 96       	adiw	r24, 0x01	; 1
     7ce:	90 93 83 01 	sts	0x0183, r25
     7d2:	80 93 82 01 	sts	0x0182, r24
  	if (tx_out == TX_BUF_SIZE) tx_out = 0;
     7d6:	80 91 82 01 	lds	r24, 0x0182
     7da:	90 91 83 01 	lds	r25, 0x0183
     7de:	88 3c       	cpi	r24, 0xC8	; 200
     7e0:	91 05       	cpc	r25, r1
     7e2:	21 f4       	brne	.+8      	; 0x7ec <__vector_21+0x76>
     7e4:	10 92 83 01 	sts	0x0183, r1
     7e8:	10 92 82 01 	sts	0x0182, r1
  }
}
     7ec:	ff 91       	pop	r31
     7ee:	ef 91       	pop	r30
     7f0:	9f 91       	pop	r25
     7f2:	8f 91       	pop	r24
     7f4:	3f 91       	pop	r19
     7f6:	2f 91       	pop	r18
     7f8:	0f 90       	pop	r0
     7fa:	0b be       	out	0x3b, r0	; 59
     7fc:	0f 90       	pop	r0
     7fe:	0f be       	out	0x3f, r0	; 63
     800:	0f 90       	pop	r0
     802:	1f 90       	pop	r1
     804:	18 95       	reti

00000806 <uart_putchar>:

int uart_putchar(char c, FILE *stream) {
     806:	1f 93       	push	r17
     808:	18 2f       	mov	r17, r24
  if (c == '\n') uart_putchar('\r', stream);
     80a:	8a 30       	cpi	r24, 0x0A	; 10
     80c:	19 f4       	brne	.+6      	; 0x814 <uart_putchar+0xe>
     80e:	8d e0       	ldi	r24, 0x0D	; 13
     810:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
  char i = tx_in;
     814:	80 91 80 01 	lds	r24, 0x0180
     818:	90 91 81 01 	lds	r25, 0x0181
  i++;
     81c:	8f 5f       	subi	r24, 0xFF	; 255
  if (i == TX_BUF_SIZE) i = 0;
     81e:	88 3c       	cpi	r24, 0xC8	; 200
     820:	09 f4       	brne	.+2      	; 0x824 <uart_putchar+0x1e>
     822:	80 e0       	ldi	r24, 0x00	; 0
  tx_buff[tx_in] = c;
     824:	e0 91 80 01 	lds	r30, 0x0180
     828:	f0 91 81 01 	lds	r31, 0x0181
     82c:	ec 57       	subi	r30, 0x7C	; 124
     82e:	fe 4f       	sbci	r31, 0xFE	; 254
     830:	10 83       	st	Z, r17
  while( i == tx_out);		// until at least one byte free
     832:	28 2f       	mov	r18, r24
     834:	30 e0       	ldi	r19, 0x00	; 0
     836:	80 91 82 01 	lds	r24, 0x0182
     83a:	90 91 83 01 	lds	r25, 0x0183
     83e:	28 17       	cp	r18, r24
     840:	39 07       	cpc	r19, r25
     842:	c9 f3       	breq	.-14     	; 0x836 <uart_putchar+0x30>
					// tx_out modified by interrupt !
  tx_in = i;
     844:	30 93 81 01 	sts	0x0181, r19
     848:	20 93 80 01 	sts	0x0180, r18
  UCSR0B |= (1 << UDRIE0);  // enable TX interrupt
     84c:	80 91 c1 00 	lds	r24, 0x00C1
     850:	80 62       	ori	r24, 0x20	; 32
     852:	80 93 c1 00 	sts	0x00C1, r24
  return 0;
 }
     856:	80 e0       	ldi	r24, 0x00	; 0
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	1f 91       	pop	r17
     85c:	08 95       	ret

0000085e <__vector_20>:
 */

 // --- added for TRT ------------
uint8_t trt_rx_c;

ISR(USART0_RX_vect) {
     85e:	1f 92       	push	r1
     860:	0f 92       	push	r0
     862:	0f b6       	in	r0, 0x3f	; 63
     864:	0f 92       	push	r0
     866:	0b b6       	in	r0, 0x3b	; 59
     868:	0f 92       	push	r0
     86a:	11 24       	eor	r1, r1
     86c:	2f 93       	push	r18
     86e:	3f 93       	push	r19
     870:	4f 93       	push	r20
     872:	5f 93       	push	r21
     874:	6f 93       	push	r22
     876:	7f 93       	push	r23
     878:	8f 93       	push	r24
     87a:	9f 93       	push	r25
     87c:	af 93       	push	r26
     87e:	bf 93       	push	r27
     880:	ef 93       	push	r30
     882:	ff 93       	push	r31
	trt_rx_c = UDR0;
     884:	80 91 c6 00 	lds	r24, 0x00C6
     888:	80 93 c0 02 	sts	0x02C0, r24
	trtSignal(SEM_RX_ISR_SIGNAL) ;
     88c:	81 e0       	ldi	r24, 0x01	; 1
     88e:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
}
     892:	ff 91       	pop	r31
     894:	ef 91       	pop	r30
     896:	bf 91       	pop	r27
     898:	af 91       	pop	r26
     89a:	9f 91       	pop	r25
     89c:	8f 91       	pop	r24
     89e:	7f 91       	pop	r23
     8a0:	6f 91       	pop	r22
     8a2:	5f 91       	pop	r21
     8a4:	4f 91       	pop	r20
     8a6:	3f 91       	pop	r19
     8a8:	2f 91       	pop	r18
     8aa:	0f 90       	pop	r0
     8ac:	0b be       	out	0x3b, r0	; 59
     8ae:	0f 90       	pop	r0
     8b0:	0f be       	out	0x3f, r0	; 63
     8b2:	0f 90       	pop	r0
     8b4:	1f 90       	pop	r1
     8b6:	18 95       	reti

000008b8 <uart_getchar>:
// --- end addition --------------

int
uart_getchar(FILE *stream)
{
     8b8:	ef 92       	push	r14
     8ba:	ff 92       	push	r15
     8bc:	0f 93       	push	r16
     8be:	1f 93       	push	r17
     8c0:	cf 93       	push	r28
     8c2:	df 93       	push	r29
     8c4:	7c 01       	movw	r14, r24
  uint8_t c;
  char *cp, *cp2;
  static char b[RX_BUFSIZE];
  static char *rxp;

  if (rxp == 0)
     8c6:	80 91 2e 01 	lds	r24, 0x012E
     8ca:	90 91 2f 01 	lds	r25, 0x012F
     8ce:	89 2b       	or	r24, r25
     8d0:	09 f0       	breq	.+2      	; 0x8d4 <uart_getchar+0x1c>
     8d2:	a1 c0       	rjmp	.+322    	; 0xa16 <uart_getchar+0x15e>
     8d4:	00 e3       	ldi	r16, 0x30	; 48
     8d6:	11 e0       	ldi	r17, 0x01	; 1
    for (cp = b;;)
      {
	// --- trtWait added instead of loop_until wait
	trtWait(SEM_RX_ISR_SIGNAL) ; //loop_until_bit_is_set(UCSR0A, RXC0)
     8d8:	81 e0       	ldi	r24, 0x01	; 1
     8da:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
	if (UCSR0A & _BV(FE0))
     8de:	80 91 c0 00 	lds	r24, 0x00C0
     8e2:	84 ff       	sbrs	r24, 4
     8e4:	03 c0       	rjmp	.+6      	; 0x8ec <uart_getchar+0x34>
     8e6:	2e ef       	ldi	r18, 0xFE	; 254
     8e8:	3f ef       	ldi	r19, 0xFF	; 255
     8ea:	a9 c0       	rjmp	.+338    	; 0xa3e <uart_getchar+0x186>
	  return _FDEV_EOF;
	if (UCSR0A & _BV(DOR0))
     8ec:	80 91 c0 00 	lds	r24, 0x00C0
     8f0:	83 fd       	sbrc	r24, 3
     8f2:	a3 c0       	rjmp	.+326    	; 0xa3a <uart_getchar+0x182>
	  return _FDEV_ERR;
	// -- added to take char from ISR ---
	  c = trt_rx_c ; //c = UDR0; -- CHANGED
     8f4:	90 91 c0 02 	lds	r25, 0x02C0

	/* behaviour similar to Unix stty ICRNL */
	if (c == '\r')
     8f8:	9d 30       	cpi	r25, 0x0D	; 13
     8fa:	11 f0       	breq	.+4      	; 0x900 <uart_getchar+0x48>
	  c = '\n';
	if (c == '\n')
     8fc:	9a 30       	cpi	r25, 0x0A	; 10
     8fe:	81 f4       	brne	.+32     	; 0x920 <uart_getchar+0x68>
	  {
	    *cp = c;
     900:	8a e0       	ldi	r24, 0x0A	; 10
     902:	f8 01       	movw	r30, r16
     904:	80 83       	st	Z, r24
	    uart_putchar(c, stream);
     906:	b7 01       	movw	r22, r14
     908:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
	    rxp = b;
     90c:	80 e3       	ldi	r24, 0x30	; 48
     90e:	91 e0       	ldi	r25, 0x01	; 1
     910:	90 93 2f 01 	sts	0x012F, r25
     914:	80 93 2e 01 	sts	0x012E, r24
		// --- added for TRT to signal string-end
		trtSignal(SEM_STRING_DONE); //added--to signal end of string
     918:	82 e0       	ldi	r24, 0x02	; 2
     91a:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
     91e:	7b c0       	rjmp	.+246    	; 0xa16 <uart_getchar+0x15e>
	    break;
	  }
	else if (c == '\t')
     920:	99 30       	cpi	r25, 0x09	; 9
     922:	09 f4       	brne	.+2      	; 0x926 <uart_getchar+0x6e>
     924:	90 e2       	ldi	r25, 0x20	; 32
	  c = ' ';

	if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') ||
     926:	89 2f       	mov	r24, r25
     928:	80 52       	subi	r24, 0x20	; 32
     92a:	8f 35       	cpi	r24, 0x5F	; 95
     92c:	10 f0       	brcs	.+4      	; 0x932 <uart_getchar+0x7a>
     92e:	90 3a       	cpi	r25, 0xA0	; 160
     930:	70 f0       	brcs	.+28     	; 0x94e <uart_getchar+0x96>
	    c >= (uint8_t)'\xa0')
	  {
	    if (cp == b + RX_BUFSIZE - 1)
     932:	f1 e0       	ldi	r31, 0x01	; 1
     934:	0f 37       	cpi	r16, 0x7F	; 127
     936:	1f 07       	cpc	r17, r31
     938:	11 f4       	brne	.+4      	; 0x93e <uart_getchar+0x86>
	      uart_putchar('\a', stream);
     93a:	87 e0       	ldi	r24, 0x07	; 7
     93c:	04 c0       	rjmp	.+8      	; 0x946 <uart_getchar+0x8e>
	    else
	      {
		*cp++ = c;
     93e:	f8 01       	movw	r30, r16
     940:	91 93       	st	Z+, r25
     942:	8f 01       	movw	r16, r30
		uart_putchar(c, stream);
     944:	89 2f       	mov	r24, r25
     946:	b7 01       	movw	r22, r14
     948:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
     94c:	c5 cf       	rjmp	.-118    	; 0x8d8 <uart_getchar+0x20>
	      }
	    continue;
	  }

	switch (c)
     94e:	92 31       	cpi	r25, 0x12	; 18
     950:	39 f1       	breq	.+78     	; 0x9a0 <uart_getchar+0xe8>
     952:	93 31       	cpi	r25, 0x13	; 19
     954:	38 f4       	brcc	.+14     	; 0x964 <uart_getchar+0xac>
     956:	93 30       	cpi	r25, 0x03	; 3
     958:	09 f4       	brne	.+2      	; 0x95c <uart_getchar+0xa4>
     95a:	6f c0       	rjmp	.+222    	; 0xa3a <uart_getchar+0x182>
     95c:	98 30       	cpi	r25, 0x08	; 8
     95e:	09 f0       	breq	.+2      	; 0x962 <uart_getchar+0xaa>
     960:	bb cf       	rjmp	.-138    	; 0x8d8 <uart_getchar+0x20>
     962:	09 c0       	rjmp	.+18     	; 0x976 <uart_getchar+0xbe>
     964:	97 31       	cpi	r25, 0x17	; 23
     966:	09 f4       	brne	.+2      	; 0x96a <uart_getchar+0xb2>
     968:	4b c0       	rjmp	.+150    	; 0xa00 <uart_getchar+0x148>
     96a:	9f 37       	cpi	r25, 0x7F	; 127
     96c:	21 f0       	breq	.+8      	; 0x976 <uart_getchar+0xbe>
     96e:	95 31       	cpi	r25, 0x15	; 21
     970:	09 f0       	breq	.+2      	; 0x974 <uart_getchar+0xbc>
     972:	b2 cf       	rjmp	.-156    	; 0x8d8 <uart_getchar+0x20>
     974:	32 c0       	rjmp	.+100    	; 0x9da <uart_getchar+0x122>
	  case 'c' & 0x1f:
	    return -1;

	  case '\b':
	  case '\x7f':
	    if (cp > b)
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	00 33       	cpi	r16, 0x30	; 48
     97a:	1f 07       	cpc	r17, r31
     97c:	09 f0       	breq	.+2      	; 0x980 <uart_getchar+0xc8>
     97e:	08 f4       	brcc	.+2      	; 0x982 <uart_getchar+0xca>
     980:	ab cf       	rjmp	.-170    	; 0x8d8 <uart_getchar+0x20>
	      {
		uart_putchar('\b', stream);
     982:	88 e0       	ldi	r24, 0x08	; 8
     984:	b7 01       	movw	r22, r14
     986:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar(' ', stream);
     98a:	80 e2       	ldi	r24, 0x20	; 32
     98c:	b7 01       	movw	r22, r14
     98e:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar('\b', stream);
     992:	88 e0       	ldi	r24, 0x08	; 8
     994:	b7 01       	movw	r22, r14
     996:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		cp--;
     99a:	01 50       	subi	r16, 0x01	; 1
     99c:	10 40       	sbci	r17, 0x00	; 0
     99e:	9c cf       	rjmp	.-200    	; 0x8d8 <uart_getchar+0x20>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
     9a0:	8d e0       	ldi	r24, 0x0D	; 13
     9a2:	b7 01       	movw	r22, r14
     9a4:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
     9a8:	c0 e3       	ldi	r28, 0x30	; 48
     9aa:	d1 e0       	ldi	r29, 0x01	; 1
     9ac:	04 c0       	rjmp	.+8      	; 0x9b6 <uart_getchar+0xfe>
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
     9ae:	89 91       	ld	r24, Y+
     9b0:	b7 01       	movw	r22, r14
     9b2:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
	    for (cp2 = b; cp2 < cp; cp2++)
     9b6:	c0 17       	cp	r28, r16
     9b8:	d1 07       	cpc	r29, r17
     9ba:	c8 f3       	brcs	.-14     	; 0x9ae <uart_getchar+0xf6>
     9bc:	8d cf       	rjmp	.-230    	; 0x8d8 <uart_getchar+0x20>
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
	      {
		uart_putchar('\b', stream);
     9be:	88 e0       	ldi	r24, 0x08	; 8
     9c0:	b7 01       	movw	r22, r14
     9c2:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar(' ', stream);
     9c6:	80 e2       	ldi	r24, 0x20	; 32
     9c8:	b7 01       	movw	r22, r14
     9ca:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar('\b', stream);
     9ce:	88 e0       	ldi	r24, 0x08	; 8
     9d0:	b7 01       	movw	r22, r14
     9d2:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		cp--;
     9d6:	01 50       	subi	r16, 0x01	; 1
     9d8:	10 40       	sbci	r17, 0x00	; 0
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	00 33       	cpi	r16, 0x30	; 48
     9de:	18 07       	cpc	r17, r24
     9e0:	09 f0       	breq	.+2      	; 0x9e4 <uart_getchar+0x12c>
     9e2:	68 f7       	brcc	.-38     	; 0x9be <uart_getchar+0x106>
     9e4:	79 cf       	rjmp	.-270    	; 0x8d8 <uart_getchar+0x20>
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
	      {
		uart_putchar('\b', stream);
     9e6:	88 e0       	ldi	r24, 0x08	; 8
     9e8:	b7 01       	movw	r22, r14
     9ea:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar(' ', stream);
     9ee:	80 e2       	ldi	r24, 0x20	; 32
     9f0:	b7 01       	movw	r22, r14
     9f2:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
		uart_putchar('\b', stream);
     9f6:	88 e0       	ldi	r24, 0x08	; 8
     9f8:	b7 01       	movw	r22, r14
     9fa:	0e 94 03 04 	call	0x806	; 0x806 <uart_putchar>
     9fe:	8e 01       	movw	r16, r28
		cp--;
	      }
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
     a00:	e1 e0       	ldi	r30, 0x01	; 1
     a02:	00 33       	cpi	r16, 0x30	; 48
     a04:	1e 07       	cpc	r17, r30
     a06:	09 f0       	breq	.+2      	; 0xa0a <uart_getchar+0x152>
     a08:	08 f4       	brcc	.+2      	; 0xa0c <uart_getchar+0x154>
     a0a:	66 cf       	rjmp	.-308    	; 0x8d8 <uart_getchar+0x20>
     a0c:	e8 01       	movw	r28, r16
     a0e:	8a 91       	ld	r24, -Y
     a10:	80 32       	cpi	r24, 0x20	; 32
     a12:	49 f7       	brne	.-46     	; 0x9e6 <uart_getchar+0x12e>
     a14:	61 cf       	rjmp	.-318    	; 0x8d8 <uart_getchar+0x20>
	      }
	    break;
	  }
      }

  c = *rxp++;
     a16:	e0 91 2e 01 	lds	r30, 0x012E
     a1a:	f0 91 2f 01 	lds	r31, 0x012F
     a1e:	81 91       	ld	r24, Z+
     a20:	f0 93 2f 01 	sts	0x012F, r31
     a24:	e0 93 2e 01 	sts	0x012E, r30
  if (c == '\n')
     a28:	8a 30       	cpi	r24, 0x0A	; 10
     a2a:	21 f4       	brne	.+8      	; 0xa34 <uart_getchar+0x17c>
    rxp = 0;
     a2c:	10 92 2f 01 	sts	0x012F, r1
     a30:	10 92 2e 01 	sts	0x012E, r1

  return c;
     a34:	28 2f       	mov	r18, r24
     a36:	30 e0       	ldi	r19, 0x00	; 0
     a38:	02 c0       	rjmp	.+4      	; 0xa3e <uart_getchar+0x186>
     a3a:	2f ef       	ldi	r18, 0xFF	; 255
     a3c:	3f ef       	ldi	r19, 0xFF	; 255
}
     a3e:	c9 01       	movw	r24, r18
     a40:	df 91       	pop	r29
     a42:	cf 91       	pop	r28
     a44:	1f 91       	pop	r17
     a46:	0f 91       	pop	r16
     a48:	ff 90       	pop	r15
     a4a:	ef 90       	pop	r14
     a4c:	08 95       	ret

00000a4e <port_init>:
volatile int RPM; // sem 7

//Helper functions
void port_init(void)
begin
	DDRA = 0x00; // all of PORTA is an input to avoid coupling with ADC meas
     a4e:	11 b8       	out	0x01, r1	; 1
	PORTA = 0x00; // no pull-up resistors to avoid coupling
     a50:	12 b8       	out	0x02, r1	; 2
	DDRC = 0xff; // all output
     a52:	8f ef       	ldi	r24, 0xFF	; 255
     a54:	87 b9       	out	0x07, r24	; 7
	PORTC = 0x00;
     a56:	18 b8       	out	0x08, r1	; 8
	DDRB = 0xff; // all output esp port B.3
     a58:	84 b9       	out	0x04, r24	; 4
	PORTB = 0x00;
     a5a:	15 b8       	out	0x05, r1	; 5
	DDRD &= ~0x04; // d.2 is an input
     a5c:	52 98       	cbi	0x0a, 2	; 10
	PORTD |= 0x04; // pull-up resistor on d.2 
     a5e:	5a 9a       	sbi	0x0b, 2	; 11
end
     a60:	08 95       	ret

00000a62 <timer2_init>:
end

// sets timer2 to be a counter
void timer2_init(void)
begin
	TCCR2A = 0x00;
     a62:	10 92 b0 00 	sts	0x00B0, r1
	TCCR2B = 0x00;
     a66:	e1 eb       	ldi	r30, 0xB1	; 177
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	10 82       	st	Z, r1
	TIMSK2 = 0x00;
     a6c:	10 92 70 00 	sts	0x0070, r1

	TCCR2B |= (1<<CS22);    // sets the prescaler to 64
     a70:	80 81       	ld	r24, Z
     a72:	84 60       	ori	r24, 0x04	; 4
     a74:	80 83       	st	Z, r24
end
     a76:	08 95       	ret

00000a78 <timer0_init>:

void timer0_init(void)
begin
	TCCR0A = 0x00;
     a78:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0x00;
     a7a:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0x00;
     a7c:	10 92 6e 00 	sts	0x006E, r1
	OCR0A = 150;    // sets up 0 duty cycle
     a80:	86 e9       	ldi	r24, 0x96	; 150
     a82:	87 bd       	out	0x27, r24	; 39
	EICRA = 0x00;
     a84:	e9 e6       	ldi	r30, 0x69	; 105
     a86:	f0 e0       	ldi	r31, 0x00	; 0
     a88:	10 82       	st	Z, r1
	EIMSK = 0x00;
     a8a:	1d ba       	out	0x1d, r1	; 29

	EICRA |= (1<<ISC01);    // falling edge triggers INT0
     a8c:	80 81       	ld	r24, Z
     a8e:	82 60       	ori	r24, 0x02	; 2
     a90:	80 83       	st	Z, r24
	EIMSK |= (1<<INT0);    // enables INT0
     a92:	e8 9a       	sbi	0x1d, 0	; 29

	TCCR0A |= (1<<COM0A1) + (1<<WGM01) + (1<<WGM00);    // fast pwm
     a94:	84 b5       	in	r24, 0x24	; 36
     a96:	83 68       	ori	r24, 0x83	; 131
     a98:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS01) + (1<<CS00);    // prescaler of 64 -> 976 cycles/sec
     a9a:	85 b5       	in	r24, 0x25	; 37
     a9c:	83 60       	ori	r24, 0x03	; 3
     a9e:	85 bd       	out	0x25, r24	; 37
end
     aa0:	08 95       	ret

00000aa2 <calc_PWM_Const>:
	end
  end

// --- define task 2  ----------------------------------------
void calc_PWM_Const(void* args) 
  begin	
     aa2:	df 92       	push	r13
     aa4:	ef 92       	push	r14
     aa6:	ff 92       	push	r15
     aa8:	0f 93       	push	r16
     aaa:	1f 93       	push	r17
     aac:	cf 93       	push	r28
     aae:	df 93       	push	r29
  	uint32_t rel, dead ;
	int error, prev_error, sum_error, CF;
	char p, i, d;
	float rpm_isr;
	s_value = 1000;
     ab0:	88 ee       	ldi	r24, 0xE8	; 232
     ab2:	93 e0       	ldi	r25, 0x03	; 3
     ab4:	90 93 66 02 	sts	0x0266, r25
     ab8:	80 93 65 02 	sts	0x0265, r24
		trtSignal(SEM_SHARED_D);
		trtSignal(SEM_SHARED_I);
		trtSignal(SEM_SHARED_P);
		trtSignal(SEM_SHARED_S);

		if (CF>255) OCR0A = 255;
     abc:	dd 24       	eor	r13, r13
     abe:	da 94       	dec	r13
	d = 0;
	prev_error = 0;

	while(1)
	begin
		rpm_isr = fan_period*7;    // time for one rotation
     ac0:	20 91 6e 02 	lds	r18, 0x026E
     ac4:	30 91 6f 02 	lds	r19, 0x026F
     ac8:	b9 01       	movw	r22, r18
     aca:	f3 e0       	ldi	r31, 0x03	; 3
     acc:	66 0f       	add	r22, r22
     ace:	77 1f       	adc	r23, r23
     ad0:	fa 95       	dec	r31
     ad2:	e1 f7       	brne	.-8      	; 0xacc <calc_PWM_Const+0x2a>
     ad4:	62 1b       	sub	r22, r18
     ad6:	73 0b       	sbc	r23, r19
     ad8:	80 e0       	ldi	r24, 0x00	; 0
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	0e 94 49 0a 	call	0x1492	; 0x1492 <__floatunsisf>
     ae0:	7b 01       	movw	r14, r22
     ae2:	8c 01       	movw	r16, r24
		rpm_isr = 250000*60/rpm_isr;    // divide 60 seconsd by rotations/sec for rpm

		prev_error = error;
		sum_error += error;
		// lock and look at error
		trtWait(SEM_SHARED_RPM);
     ae4:	87 e0       	ldi	r24, 0x07	; 7
     ae6:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		RPM = (int)rpm_isr;    // saves the calculated value into a global that LCD func can use
     aea:	60 ec       	ldi	r22, 0xC0	; 192
     aec:	71 ee       	ldi	r23, 0xE1	; 225
     aee:	84 e6       	ldi	r24, 0x64	; 100
     af0:	9b e4       	ldi	r25, 0x4B	; 75
     af2:	a8 01       	movw	r20, r16
     af4:	97 01       	movw	r18, r14
     af6:	0e 94 b0 09 	call	0x1360	; 0x1360 <__divsf3>
     afa:	0e 94 18 0a 	call	0x1430	; 0x1430 <__fixsfsi>
     afe:	70 93 64 02 	sts	0x0264, r23
     b02:	60 93 63 02 	sts	0x0263, r22
		trtWait(SEM_SHARED_S);
     b06:	83 e0       	ldi	r24, 0x03	; 3
     b08:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		error = RPM-s_value;
     b0c:	00 91 63 02 	lds	r16, 0x0263
     b10:	10 91 64 02 	lds	r17, 0x0264
     b14:	80 91 65 02 	lds	r24, 0x0265
     b18:	90 91 66 02 	lds	r25, 0x0266
     b1c:	08 1b       	sub	r16, r24
     b1e:	19 0b       	sbc	r17, r25
		trtSignal(SEM_SHARED_S);
     b20:	83 e0       	ldi	r24, 0x03	; 3
     b22:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		trtSignal(SEM_SHARED_RPM);
     b26:	87 e0       	ldi	r24, 0x07	; 7
     b28:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>

		// check if error had a zero crossing and reset the i term
				
		// calculate CF
		trtWait(SEM_SHARED_S);
     b2c:	83 e0       	ldi	r24, 0x03	; 3
     b2e:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		trtWait(SEM_SHARED_P);
     b32:	84 e0       	ldi	r24, 0x04	; 4
     b34:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		trtWait(SEM_SHARED_I);
     b38:	85 e0       	ldi	r24, 0x05	; 5
     b3a:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		trtWait(SEM_SHARED_D);
     b3e:	86 e0       	ldi	r24, 0x06	; 6
     b40:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		CF = p * error + d * (error-prev_error) + i * (sum_error);
     b44:	e8 01       	movw	r28, r16
     b46:	e4 e0       	ldi	r30, 0x04	; 4
     b48:	cc 0f       	add	r28, r28
     b4a:	dd 1f       	adc	r29, r29
     b4c:	ea 95       	dec	r30
     b4e:	e1 f7       	brne	.-8      	; 0xb48 <calc_PWM_Const+0xa6>
     b50:	c0 0f       	add	r28, r16
     b52:	d1 1f       	adc	r29, r17
		trtSignal(SEM_SHARED_D);
     b54:	86 e0       	ldi	r24, 0x06	; 6
     b56:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		trtSignal(SEM_SHARED_I);
     b5a:	85 e0       	ldi	r24, 0x05	; 5
     b5c:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		trtSignal(SEM_SHARED_P);
     b60:	84 e0       	ldi	r24, 0x04	; 4
     b62:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		trtSignal(SEM_SHARED_S);
     b66:	83 e0       	ldi	r24, 0x03	; 3
     b68:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>

		if (CF>255) OCR0A = 255;
     b6c:	cf 3f       	cpi	r28, 0xFF	; 255
     b6e:	d1 05       	cpc	r29, r1
     b70:	11 f0       	breq	.+4      	; 0xb76 <calc_PWM_Const+0xd4>
     b72:	0c f0       	brlt	.+2      	; 0xb76 <calc_PWM_Const+0xd4>
     b74:	d7 bc       	out	0x27, r13	; 39
		if (CF<0) OCR0A = 0;
     b76:	d7 fd       	sbrc	r29, 7
     b78:	17 bc       	out	0x27, r1	; 39
		if (CF<=255 && CF>=0) OCR0A = CF; 
     b7a:	cf 3f       	cpi	r28, 0xFF	; 255
     b7c:	d1 05       	cpc	r29, r1
     b7e:	09 f0       	breq	.+2      	; 0xb82 <calc_PWM_Const+0xe0>
     b80:	08 f4       	brcc	.+2      	; 0xb84 <calc_PWM_Const+0xe2>
     b82:	c7 bd       	out	0x27, r28	; 39
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     b84:	20 91 b8 02 	lds	r18, 0x02B8
     b88:	30 91 b9 02 	lds	r19, 0x02B9
     b8c:	40 91 ba 02 	lds	r20, 0x02BA
     b90:	50 91 bb 02 	lds	r21, 0x02BB
     b94:	a9 01       	movw	r20, r18
     b96:	33 27       	eor	r19, r19
     b98:	22 27       	eor	r18, r18
     b9a:	60 91 84 00 	lds	r22, 0x0084
     b9e:	70 91 85 00 	lds	r23, 0x0085

		// Sleep
	    rel = trtCurrentTime() + SECONDS2TICKS(0.02);
	    dead = trtCurrentTime() + SECONDS2TICKS(0.05);
	    trtSleepUntil(rel, dead);
     ba2:	e0 90 84 00 	lds	r14, 0x0084
     ba6:	f0 90 85 00 	lds	r15, 0x0085
     baa:	80 e0       	ldi	r24, 0x00	; 0
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	62 0f       	add	r22, r18
     bb0:	73 1f       	adc	r23, r19
     bb2:	84 1f       	adc	r24, r20
     bb4:	95 1f       	adc	r25, r21
     bb6:	68 5c       	subi	r22, 0xC8	; 200
     bb8:	7e 4f       	sbci	r23, 0xFE	; 254
     bba:	8f 4f       	sbci	r24, 0xFF	; 255
     bbc:	9f 4f       	sbci	r25, 0xFF	; 255
     bbe:	00 e0       	ldi	r16, 0x00	; 0
     bc0:	10 e0       	ldi	r17, 0x00	; 0
     bc2:	2e 0d       	add	r18, r14
     bc4:	3f 1d       	adc	r19, r15
     bc6:	40 1f       	adc	r20, r16
     bc8:	51 1f       	adc	r21, r17
     bca:	23 5f       	subi	r18, 0xF3	; 243
     bcc:	3c 4f       	sbci	r19, 0xFC	; 252
     bce:	4f 4f       	sbci	r20, 0xFF	; 255
     bd0:	5f 4f       	sbci	r21, 0xFF	; 255
     bd2:	0e 94 3e 03 	call	0x67c	; 0x67c <trtSleepUntil>
     bd6:	74 cf       	rjmp	.-280    	; 0xac0 <calc_PWM_Const+0x1e>

00000bd8 <__vector_1>:
	end
  end

// pin change interrupt on D.2. Initialized in task 2
ISR(INT0_vect)
begin
     bd8:	1f 92       	push	r1
     bda:	0f 92       	push	r0
     bdc:	0f b6       	in	r0, 0x3f	; 63
     bde:	0f 92       	push	r0
     be0:	0b b6       	in	r0, 0x3b	; 59
     be2:	0f 92       	push	r0
     be4:	11 24       	eor	r1, r1
     be6:	8f 93       	push	r24
     be8:	9f 93       	push	r25
     bea:	ef 93       	push	r30
     bec:	ff 93       	push	r31
	fan_period = TCNT2;
     bee:	e2 eb       	ldi	r30, 0xB2	; 178
     bf0:	f0 e0       	ldi	r31, 0x00	; 0
     bf2:	80 81       	ld	r24, Z
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	90 93 6f 02 	sts	0x026F, r25
     bfa:	80 93 6e 02 	sts	0x026E, r24
    TCNT2 = 0;
     bfe:	10 82       	st	Z, r1
end
     c00:	ff 91       	pop	r31
     c02:	ef 91       	pop	r30
     c04:	9f 91       	pop	r25
     c06:	8f 91       	pop	r24
     c08:	0f 90       	pop	r0
     c0a:	0b be       	out	0x3b, r0	; 59
     c0c:	0f 90       	pop	r0
     c0e:	0f be       	out	0x3f, r0	; 63
     c10:	0f 90       	pop	r0
     c12:	1f 90       	pop	r1
     c14:	18 95       	reti

00000c16 <main>:


// --- Main Program ----------------------------------
int main(void) {
     c16:	cf 92       	push	r12
     c18:	df 92       	push	r13
     c1a:	ef 92       	push	r14
     c1c:	ff 92       	push	r15
     c1e:	0f 93       	push	r16
     c20:	1f 93       	push	r17
  //init the UART -- trt_uart_init() is in trtUart.c
  trt_uart_init();
     c22:	0e 94 a8 03 	call	0x750	; 0x750 <trt_uart_init>
  stdout = stdin = stderr = &uart_str;
     c26:	60 e2       	ldi	r22, 0x20	; 32
     c28:	71 e0       	ldi	r23, 0x01	; 1
     c2a:	70 93 c6 02 	sts	0x02C6, r23
     c2e:	60 93 c5 02 	sts	0x02C5, r22
     c32:	70 93 c2 02 	sts	0x02C2, r23
     c36:	60 93 c1 02 	sts	0x02C1, r22
     c3a:	70 93 c4 02 	sts	0x02C4, r23
     c3e:	60 93 c3 02 	sts	0x02C3, r22
  fprintf(stdout,"\n\r Hi\n\r\n\r");
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	91 e0       	ldi	r25, 0x01	; 1
     c46:	0e 94 2a 0b 	call	0x1654	; 0x1654 <fputs>

  // start TRT
  trtInitKernel(140); // 80 bytes for the idle task stack
     c4a:	8c e8       	ldi	r24, 0x8C	; 140
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	0e 94 0e 02 	call	0x41c	; 0x41c <trtInitKernel>

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c52:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c54:	10 92 af 02 	sts	0x02AF, r1
  
  sei(); // set enabled interrupts;
     c58:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c5a:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c5c:	10 92 b0 02 	sts	0x02B0, r1
  
  sei(); // set enabled interrupts;
     c60:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c62:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c64:	81 e0       	ldi	r24, 0x01	; 1
     c66:	80 93 b1 02 	sts	0x02B1, r24
  
  sei(); // set enabled interrupts;
     c6a:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c6c:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c6e:	80 93 b2 02 	sts	0x02B2, r24
  
  sei(); // set enabled interrupts;
     c72:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c74:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c76:	80 93 b3 02 	sts	0x02B3, r24
  
  sei(); // set enabled interrupts;
     c7a:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c7c:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c7e:	80 93 b4 02 	sts	0x02B4, r24
  
  sei(); // set enabled interrupts;
     c82:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
     c84:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
     c86:	80 93 b5 02 	sts	0x02B5, r24
  
  sei(); // set enabled interrupts;
     c8a:	78 94       	sei
  trtCreateSemaphore(SEM_SHARED_D, 1) ; // protect shared variables
  trtCreateSemaphore(SEM_SHARED_RPM, 1) ; // protect shared variables


 // --- creat tasks  ----------------
  trtCreateTask(get_User_Input, 100, SECONDS2TICKS(0.01), SECONDS2TICKS(0.1), &(args[0]));
     c8c:	8a e8       	ldi	r24, 0x8A	; 138
     c8e:	96 e0       	ldi	r25, 0x06	; 6
     c90:	64 e6       	ldi	r22, 0x64	; 100
     c92:	70 e0       	ldi	r23, 0x00	; 0
     c94:	2c e9       	ldi	r18, 0x9C	; 156
     c96:	30 e0       	ldi	r19, 0x00	; 0
     c98:	40 e0       	ldi	r20, 0x00	; 0
     c9a:	50 e0       	ldi	r21, 0x00	; 0
     c9c:	ba e1       	ldi	r27, 0x1A	; 26
     c9e:	eb 2e       	mov	r14, r27
     ca0:	b6 e0       	ldi	r27, 0x06	; 6
     ca2:	fb 2e       	mov	r15, r27
     ca4:	01 2d       	mov	r16, r1
     ca6:	11 2d       	mov	r17, r1
     ca8:	ac e4       	ldi	r26, 0x4C	; 76
     caa:	ca 2e       	mov	r12, r26
     cac:	a2 e0       	ldi	r26, 0x02	; 2
     cae:	da 2e       	mov	r13, r26
     cb0:	0e 94 4c 02 	call	0x498	; 0x498 <trtCreateTask>
  trtCreateTask(calc_PWM_Const, 100, SECONDS2TICKS(0.01), SECONDS2TICKS(0.05), &(args[1]));
     cb4:	81 e5       	ldi	r24, 0x51	; 81
     cb6:	95 e0       	ldi	r25, 0x05	; 5
     cb8:	64 e6       	ldi	r22, 0x64	; 100
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	2c e9       	ldi	r18, 0x9C	; 156
     cbe:	30 e0       	ldi	r19, 0x00	; 0
     cc0:	40 e0       	ldi	r20, 0x00	; 0
     cc2:	50 e0       	ldi	r21, 0x00	; 0
     cc4:	fd e0       	ldi	r31, 0x0D	; 13
     cc6:	ef 2e       	mov	r14, r31
     cc8:	f3 e0       	ldi	r31, 0x03	; 3
     cca:	ff 2e       	mov	r15, r31
     ccc:	01 2d       	mov	r16, r1
     cce:	11 2d       	mov	r17, r1
     cd0:	ee e4       	ldi	r30, 0x4E	; 78
     cd2:	ce 2e       	mov	r12, r30
     cd4:	e2 e0       	ldi	r30, 0x02	; 2
     cd6:	de 2e       	mov	r13, r30
     cd8:	0e 94 4c 02 	call	0x498	; 0x498 <trtCreateTask>
  trtCreateTask(get_Fan_Speed, 100, SECONDS2TICKS(0.05), SECONDS2TICKS(0.2), &(args[2]));
     cdc:	80 ef       	ldi	r24, 0xF0	; 240
     cde:	97 e0       	ldi	r25, 0x07	; 7
     ce0:	64 e6       	ldi	r22, 0x64	; 100
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	2d e0       	ldi	r18, 0x0D	; 13
     ce6:	33 e0       	ldi	r19, 0x03	; 3
     ce8:	40 e0       	ldi	r20, 0x00	; 0
     cea:	50 e0       	ldi	r21, 0x00	; 0
     cec:	b5 e3       	ldi	r27, 0x35	; 53
     cee:	eb 2e       	mov	r14, r27
     cf0:	bc e0       	ldi	r27, 0x0C	; 12
     cf2:	fb 2e       	mov	r15, r27
     cf4:	01 2d       	mov	r16, r1
     cf6:	11 2d       	mov	r17, r1
     cf8:	a0 e5       	ldi	r26, 0x50	; 80
     cfa:	ca 2e       	mov	r12, r26
     cfc:	a2 e0       	ldi	r26, 0x02	; 2
     cfe:	da 2e       	mov	r13, r26
     d00:	0e 94 4c 02 	call	0x498	; 0x498 <trtCreateTask>
  
  
  // --- Idle task --------------------------------------
  // just sleeps the cpu to save power 
  // every time it executes
  set_sleep_mode(SLEEP_MODE_IDLE);
     d04:	83 b7       	in	r24, 0x33	; 51
     d06:	81 7f       	andi	r24, 0xF1	; 241
     d08:	83 bf       	out	0x33, r24	; 51
  sleep_enable();
     d0a:	83 b7       	in	r24, 0x33	; 51
     d0c:	81 60       	ori	r24, 0x01	; 1
     d0e:	83 bf       	out	0x33, r24	; 51
  while (1) 
  begin
  	sleep_cpu();
     d10:	88 95       	sleep
     d12:	fe cf       	rjmp	.-4      	; 0xd10 <main+0xfa>

00000d14 <get_User_Input>:
end


// --- define task 1  ----------------------------------------
void get_User_Input(void* args) 
  begin
     d14:	8f 92       	push	r8
     d16:	9f 92       	push	r9
     d18:	af 92       	push	r10
     d1a:	bf 92       	push	r11
     d1c:	cf 92       	push	r12
     d1e:	df 92       	push	r13
     d20:	ef 92       	push	r14
     d22:	ff 92       	push	r15
     d24:	0f 93       	push	r16
     d26:	1f 93       	push	r17
     d28:	df 93       	push	r29
     d2a:	cf 93       	push	r28
     d2c:	00 d0       	rcall	.+0      	; 0xd2e <get_User_Input+0x1a>
     d2e:	00 d0       	rcall	.+0      	; 0xd30 <get_User_Input+0x1c>
     d30:	00 d0       	rcall	.+0      	; 0xd32 <get_User_Input+0x1e>
     d32:	cd b7       	in	r28, 0x3d	; 61
     d34:	de b7       	in	r29, 0x3e	; 62
		// commands:
		// 's 3' turns on led 3
		// 'c 4' turns off led 4
		// 't 1' toggles led 1
		fprintf(stdout, ">") ;
		fscanf(stdin, "%s %d", cmd, &inputValue) ;
     d36:	8a e0       	ldi	r24, 0x0A	; 10
     d38:	88 2e       	mov	r8, r24
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	98 2e       	mov	r9, r24
     d3e:	03 e0       	ldi	r16, 0x03	; 3
     d40:	a0 2e       	mov	r10, r16
     d42:	b1 2c       	mov	r11, r1
     d44:	ac 0e       	add	r10, r28
     d46:	bd 1e       	adc	r11, r29
     d48:	6e 01       	movw	r12, r28
     d4a:	08 94       	sec
     d4c:	c1 1c       	adc	r12, r1
     d4e:	d1 1c       	adc	r13, r1
	begin
		// commands:
		// 's 3' turns on led 3
		// 'c 4' turns off led 4
		// 't 1' toggles led 1
		fprintf(stdout, ">") ;
     d50:	60 91 c3 02 	lds	r22, 0x02C3
     d54:	70 91 c4 02 	lds	r23, 0x02C4
     d58:	8e e3       	ldi	r24, 0x3E	; 62
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
		fscanf(stdin, "%s %d", cmd, &inputValue) ;
     d60:	8d b7       	in	r24, 0x3d	; 61
     d62:	9e b7       	in	r25, 0x3e	; 62
     d64:	08 97       	sbiw	r24, 0x08	; 8
     d66:	0f b6       	in	r0, 0x3f	; 63
     d68:	f8 94       	cli
     d6a:	9e bf       	out	0x3e, r25	; 62
     d6c:	0f be       	out	0x3f, r0	; 63
     d6e:	8d bf       	out	0x3d, r24	; 61
     d70:	ed b7       	in	r30, 0x3d	; 61
     d72:	fe b7       	in	r31, 0x3e	; 62
     d74:	31 96       	adiw	r30, 0x01	; 1
     d76:	80 91 c1 02 	lds	r24, 0x02C1
     d7a:	90 91 c2 02 	lds	r25, 0x02C2
     d7e:	ad b7       	in	r26, 0x3d	; 61
     d80:	be b7       	in	r27, 0x3e	; 62
     d82:	12 96       	adiw	r26, 0x02	; 2
     d84:	9c 93       	st	X, r25
     d86:	8e 93       	st	-X, r24
     d88:	11 97       	sbiw	r26, 0x01	; 1
     d8a:	93 82       	std	Z+3, r9	; 0x03
     d8c:	82 82       	std	Z+2, r8	; 0x02
     d8e:	b5 82       	std	Z+5, r11	; 0x05
     d90:	a4 82       	std	Z+4, r10	; 0x04
     d92:	d7 82       	std	Z+7, r13	; 0x07
     d94:	c6 82       	std	Z+6, r12	; 0x06
     d96:	0e 94 55 0b 	call	0x16aa	; 0x16aa <fscanf>
		//trtWait(SEM_STRING_DONE);

		// update shared leds
		
		if (cmd[0] == 's')
     d9a:	8d b7       	in	r24, 0x3d	; 61
     d9c:	9e b7       	in	r25, 0x3e	; 62
     d9e:	08 96       	adiw	r24, 0x08	; 8
     da0:	0f b6       	in	r0, 0x3f	; 63
     da2:	f8 94       	cli
     da4:	9e bf       	out	0x3e, r25	; 62
     da6:	0f be       	out	0x3f, r0	; 63
     da8:	8d bf       	out	0x3d, r24	; 61
     daa:	8b 81       	ldd	r24, Y+3	; 0x03
     dac:	83 37       	cpi	r24, 0x73	; 115
     dae:	61 f4       	brne	.+24     	; 0xdc8 <get_User_Input+0xb4>
		begin
			trtWait(SEM_SHARED_S) ;
     db0:	83 e0       	ldi	r24, 0x03	; 3
     db2:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
			s_value = inputValue;
     db6:	89 81       	ldd	r24, Y+1	; 0x01
     db8:	9a 81       	ldd	r25, Y+2	; 0x02
     dba:	90 93 66 02 	sts	0x0266, r25
     dbe:	80 93 65 02 	sts	0x0265, r24
			trtSignal(SEM_SHARED_S);
     dc2:	83 e0       	ldi	r24, 0x03	; 3
     dc4:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		end
		if (cmd[0] == 'p')
     dc8:	8b 81       	ldd	r24, Y+3	; 0x03
     dca:	80 37       	cpi	r24, 0x70	; 112
     dcc:	61 f4       	brne	.+24     	; 0xde6 <get_User_Input+0xd2>
		begin
			trtWait(SEM_SHARED_P) ;
     dce:	84 e0       	ldi	r24, 0x04	; 4
     dd0:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
			p_value = inputValue;
     dd4:	89 81       	ldd	r24, Y+1	; 0x01
     dd6:	9a 81       	ldd	r25, Y+2	; 0x02
     dd8:	90 93 6b 02 	sts	0x026B, r25
     ddc:	80 93 6a 02 	sts	0x026A, r24
			trtSignal(SEM_SHARED_P);
     de0:	84 e0       	ldi	r24, 0x04	; 4
     de2:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		end
		if (cmd[0] == 'i')
     de6:	8b 81       	ldd	r24, Y+3	; 0x03
     de8:	89 36       	cpi	r24, 0x69	; 105
     dea:	61 f4       	brne	.+24     	; 0xe04 <get_User_Input+0xf0>
		begin
			trtWait(SEM_SHARED_I) ;
     dec:	85 e0       	ldi	r24, 0x05	; 5
     dee:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
			i_value = inputValue;
     df2:	89 81       	ldd	r24, Y+1	; 0x01
     df4:	9a 81       	ldd	r25, Y+2	; 0x02
     df6:	90 93 6d 02 	sts	0x026D, r25
     dfa:	80 93 6c 02 	sts	0x026C, r24
			trtSignal(SEM_SHARED_I);
     dfe:	85 e0       	ldi	r24, 0x05	; 5
     e00:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
		end
		if (cmd[0] == 'd')
     e04:	8b 81       	ldd	r24, Y+3	; 0x03
     e06:	84 36       	cpi	r24, 0x64	; 100
     e08:	61 f4       	brne	.+24     	; 0xe22 <get_User_Input+0x10e>
		begin
			trtWait(SEM_SHARED_D) ;
     e0a:	86 e0       	ldi	r24, 0x06	; 6
     e0c:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
			d_value = inputValue;
     e10:	89 81       	ldd	r24, Y+1	; 0x01
     e12:	9a 81       	ldd	r25, Y+2	; 0x02
     e14:	90 93 69 02 	sts	0x0269, r25
     e18:	80 93 68 02 	sts	0x0268, r24
			trtSignal(SEM_SHARED_D);
     e1c:	86 e0       	ldi	r24, 0x06	; 6
     e1e:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     e22:	20 91 b8 02 	lds	r18, 0x02B8
     e26:	30 91 b9 02 	lds	r19, 0x02B9
     e2a:	40 91 ba 02 	lds	r20, 0x02BA
     e2e:	50 91 bb 02 	lds	r21, 0x02BB
     e32:	a9 01       	movw	r20, r18
     e34:	33 27       	eor	r19, r19
     e36:	22 27       	eor	r18, r18
     e38:	60 91 84 00 	lds	r22, 0x0084
     e3c:	70 91 85 00 	lds	r23, 0x0085
		end
		
		// Sleep
	    rel = trtCurrentTime() + SECONDS2TICKS(0.1);
	    dead = trtCurrentTime() + SECONDS2TICKS(0.3);
	    trtSleepUntil(rel, dead);
     e40:	e0 90 84 00 	lds	r14, 0x0084
     e44:	f0 90 85 00 	lds	r15, 0x0085
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	62 0f       	add	r22, r18
     e4e:	73 1f       	adc	r23, r19
     e50:	84 1f       	adc	r24, r20
     e52:	95 1f       	adc	r25, r21
     e54:	66 5e       	subi	r22, 0xE6	; 230
     e56:	79 4f       	sbci	r23, 0xF9	; 249
     e58:	8f 4f       	sbci	r24, 0xFF	; 255
     e5a:	9f 4f       	sbci	r25, 0xFF	; 255
     e5c:	00 e0       	ldi	r16, 0x00	; 0
     e5e:	10 e0       	ldi	r17, 0x00	; 0
     e60:	2e 0d       	add	r18, r14
     e62:	3f 1d       	adc	r19, r15
     e64:	40 1f       	adc	r20, r16
     e66:	51 1f       	adc	r21, r17
     e68:	21 5b       	subi	r18, 0xB1	; 177
     e6a:	3d 4e       	sbci	r19, 0xED	; 237
     e6c:	4f 4f       	sbci	r20, 0xFF	; 255
     e6e:	5f 4f       	sbci	r21, 0xFF	; 255
     e70:	0e 94 3e 03 	call	0x67c	; 0x67c <trtSleepUntil>
     e74:	6d cf       	rjmp	.-294    	; 0xd50 <get_User_Input+0x3c>

00000e76 <write_string_LCD>:
	LCDGotoXY(0, 1);
	LCDstring(lcd_buffer, strlen(lcd_buffer));
end

void write_string_LCD(char* str, int x, int y)
begin
     e76:	ef 92       	push	r14
     e78:	ff 92       	push	r15
     e7a:	0f 93       	push	r16
     e7c:	1f 93       	push	r17
     e7e:	f6 2e       	mov	r15, r22
     e80:	e4 2e       	mov	r14, r20
	sprintf(lcd_buffer,"%12s\n", str);
     e82:	00 d0       	rcall	.+0      	; 0xe84 <write_string_LCD+0xe>
     e84:	00 d0       	rcall	.+0      	; 0xe86 <write_string_LCD+0x10>
     e86:	00 d0       	rcall	.+0      	; 0xe88 <write_string_LCD+0x12>
     e88:	ed b7       	in	r30, 0x3d	; 61
     e8a:	fe b7       	in	r31, 0x3e	; 62
     e8c:	31 96       	adiw	r30, 0x01	; 1
     e8e:	02 e5       	ldi	r16, 0x52	; 82
     e90:	12 e0       	ldi	r17, 0x02	; 2
     e92:	ad b7       	in	r26, 0x3d	; 61
     e94:	be b7       	in	r27, 0x3e	; 62
     e96:	12 96       	adiw	r26, 0x02	; 2
     e98:	1c 93       	st	X, r17
     e9a:	0e 93       	st	-X, r16
     e9c:	11 97       	sbiw	r26, 0x01	; 1
     e9e:	20 e1       	ldi	r18, 0x10	; 16
     ea0:	31 e0       	ldi	r19, 0x01	; 1
     ea2:	33 83       	std	Z+3, r19	; 0x03
     ea4:	22 83       	std	Z+2, r18	; 0x02
     ea6:	95 83       	std	Z+5, r25	; 0x05
     ea8:	84 83       	std	Z+4, r24	; 0x04
     eaa:	0e 94 66 0b 	call	0x16cc	; 0x16cc <sprintf>
	LCDGotoXY(x, y);
     eae:	8d b7       	in	r24, 0x3d	; 61
     eb0:	9e b7       	in	r25, 0x3e	; 62
     eb2:	06 96       	adiw	r24, 0x06	; 6
     eb4:	0f b6       	in	r0, 0x3f	; 63
     eb6:	f8 94       	cli
     eb8:	9e bf       	out	0x3e, r25	; 62
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	8d bf       	out	0x3d, r24	; 61
     ebe:	8f 2d       	mov	r24, r15
     ec0:	6e 2d       	mov	r22, r14
     ec2:	0e 94 96 08 	call	0x112c	; 0x112c <LCDGotoXY>
	LCDstring(lcd_buffer, strlen(lcd_buffer));
     ec6:	f8 01       	movw	r30, r16
     ec8:	01 90       	ld	r0, Z+
     eca:	00 20       	and	r0, r0
     ecc:	e9 f7       	brne	.-6      	; 0xec8 <write_string_LCD+0x52>
     ece:	31 97       	sbiw	r30, 0x01	; 1
     ed0:	e0 1b       	sub	r30, r16
     ed2:	f1 0b       	sbc	r31, r17
     ed4:	c8 01       	movw	r24, r16
     ed6:	6e 2f       	mov	r22, r30
     ed8:	0e 94 81 08 	call	0x1102	; 0x1102 <LCDstring>
end
     edc:	1f 91       	pop	r17
     ede:	0f 91       	pop	r16
     ee0:	ff 90       	pop	r15
     ee2:	ef 90       	pop	r14
     ee4:	08 95       	ret

00000ee6 <write_LCD>:
	LCDstring(lcd_buffer, strlen(lcd_buffer));
end

// write to LCD
void write_LCD(int num)
begin
     ee6:	0f 93       	push	r16
     ee8:	1f 93       	push	r17
	sprintf(lcd_buffer,"%-i", num);
     eea:	00 d0       	rcall	.+0      	; 0xeec <write_LCD+0x6>
     eec:	00 d0       	rcall	.+0      	; 0xeee <write_LCD+0x8>
     eee:	00 d0       	rcall	.+0      	; 0xef0 <write_LCD+0xa>
     ef0:	ed b7       	in	r30, 0x3d	; 61
     ef2:	fe b7       	in	r31, 0x3e	; 62
     ef4:	31 96       	adiw	r30, 0x01	; 1
     ef6:	02 e5       	ldi	r16, 0x52	; 82
     ef8:	12 e0       	ldi	r17, 0x02	; 2
     efa:	ad b7       	in	r26, 0x3d	; 61
     efc:	be b7       	in	r27, 0x3e	; 62
     efe:	12 96       	adiw	r26, 0x02	; 2
     f00:	1c 93       	st	X, r17
     f02:	0e 93       	st	-X, r16
     f04:	11 97       	sbiw	r26, 0x01	; 1
     f06:	26 e1       	ldi	r18, 0x16	; 22
     f08:	31 e0       	ldi	r19, 0x01	; 1
     f0a:	33 83       	std	Z+3, r19	; 0x03
     f0c:	22 83       	std	Z+2, r18	; 0x02
     f0e:	95 83       	std	Z+5, r25	; 0x05
     f10:	84 83       	std	Z+4, r24	; 0x04
     f12:	0e 94 66 0b 	call	0x16cc	; 0x16cc <sprintf>
	LCDGotoXY(0, 1);
     f16:	8d b7       	in	r24, 0x3d	; 61
     f18:	9e b7       	in	r25, 0x3e	; 62
     f1a:	06 96       	adiw	r24, 0x06	; 6
     f1c:	0f b6       	in	r0, 0x3f	; 63
     f1e:	f8 94       	cli
     f20:	9e bf       	out	0x3e, r25	; 62
     f22:	0f be       	out	0x3f, r0	; 63
     f24:	8d bf       	out	0x3d, r24	; 61
     f26:	80 e0       	ldi	r24, 0x00	; 0
     f28:	61 e0       	ldi	r22, 0x01	; 1
     f2a:	0e 94 96 08 	call	0x112c	; 0x112c <LCDGotoXY>
	LCDstring(lcd_buffer, strlen(lcd_buffer));
     f2e:	f8 01       	movw	r30, r16
     f30:	01 90       	ld	r0, Z+
     f32:	00 20       	and	r0, r0
     f34:	e9 f7       	brne	.-6      	; 0xf30 <write_LCD+0x4a>
     f36:	31 97       	sbiw	r30, 0x01	; 1
     f38:	e0 1b       	sub	r30, r16
     f3a:	f1 0b       	sbc	r31, r17
     f3c:	c8 01       	movw	r24, r16
     f3e:	6e 2f       	mov	r22, r30
     f40:	0e 94 81 08 	call	0x1102	; 0x1102 <LCDstring>
end
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	08 95       	ret

00000f4a <write_3digit_LCD>:
	TCCR0B |= (1<<CS01) + (1<<CS00);    // prescaler of 64 -> 976 cycles/sec
end

// write to LCD
void write_3digit_LCD(int num, int x, int y)
begin
     f4a:	ef 92       	push	r14
     f4c:	ff 92       	push	r15
     f4e:	0f 93       	push	r16
     f50:	1f 93       	push	r17
     f52:	f6 2e       	mov	r15, r22
     f54:	e4 2e       	mov	r14, r20
	sprintf(lcd_buffer,"%4.4d", num);
     f56:	00 d0       	rcall	.+0      	; 0xf58 <write_3digit_LCD+0xe>
     f58:	00 d0       	rcall	.+0      	; 0xf5a <write_3digit_LCD+0x10>
     f5a:	00 d0       	rcall	.+0      	; 0xf5c <write_3digit_LCD+0x12>
     f5c:	ed b7       	in	r30, 0x3d	; 61
     f5e:	fe b7       	in	r31, 0x3e	; 62
     f60:	31 96       	adiw	r30, 0x01	; 1
     f62:	02 e5       	ldi	r16, 0x52	; 82
     f64:	12 e0       	ldi	r17, 0x02	; 2
     f66:	ad b7       	in	r26, 0x3d	; 61
     f68:	be b7       	in	r27, 0x3e	; 62
     f6a:	12 96       	adiw	r26, 0x02	; 2
     f6c:	1c 93       	st	X, r17
     f6e:	0e 93       	st	-X, r16
     f70:	11 97       	sbiw	r26, 0x01	; 1
     f72:	2a e1       	ldi	r18, 0x1A	; 26
     f74:	31 e0       	ldi	r19, 0x01	; 1
     f76:	33 83       	std	Z+3, r19	; 0x03
     f78:	22 83       	std	Z+2, r18	; 0x02
     f7a:	95 83       	std	Z+5, r25	; 0x05
     f7c:	84 83       	std	Z+4, r24	; 0x04
     f7e:	0e 94 66 0b 	call	0x16cc	; 0x16cc <sprintf>
	LCDGotoXY(x, y);
     f82:	8d b7       	in	r24, 0x3d	; 61
     f84:	9e b7       	in	r25, 0x3e	; 62
     f86:	06 96       	adiw	r24, 0x06	; 6
     f88:	0f b6       	in	r0, 0x3f	; 63
     f8a:	f8 94       	cli
     f8c:	9e bf       	out	0x3e, r25	; 62
     f8e:	0f be       	out	0x3f, r0	; 63
     f90:	8d bf       	out	0x3d, r24	; 61
     f92:	8f 2d       	mov	r24, r15
     f94:	6e 2d       	mov	r22, r14
     f96:	0e 94 96 08 	call	0x112c	; 0x112c <LCDGotoXY>
	LCDstring(lcd_buffer, strlen(lcd_buffer));
     f9a:	f8 01       	movw	r30, r16
     f9c:	01 90       	ld	r0, Z+
     f9e:	00 20       	and	r0, r0
     fa0:	e9 f7       	brne	.-6      	; 0xf9c <write_3digit_LCD+0x52>
     fa2:	31 97       	sbiw	r30, 0x01	; 1
     fa4:	e0 1b       	sub	r30, r16
     fa6:	f1 0b       	sbc	r31, r17
     fa8:	c8 01       	movw	r24, r16
     faa:	6e 2f       	mov	r22, r30
     fac:	0e 94 81 08 	call	0x1102	; 0x1102 <LCDstring>
end
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	ff 90       	pop	r15
     fb6:	ef 90       	pop	r14
     fb8:	08 95       	ret

00000fba <LCD_init>:
end

void LCD_init(void)
begin
	// start the LCD
	LCDinit();	//initialize the display
     fba:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <LCDinit>
	LCDcursorOFF();
     fbe:	0e 94 48 09 	call	0x1290	; 0x1290 <LCDcursorOFF>
	LCDclr();	//clear the display
     fc2:	0e 94 79 08 	call	0x10f2	; 0x10f2 <LCDclr>
	LCDGotoXY(0,0);
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	60 e0       	ldi	r22, 0x00	; 0
     fca:	0e 94 96 08 	call	0x112c	; 0x112c <LCDGotoXY>
	CopyStringtoLCD(LCD_initialize, 0, 0);
     fce:	8c e8       	ldi	r24, 0x8C	; 140
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	60 e0       	ldi	r22, 0x00	; 0
     fd4:	40 e0       	ldi	r20, 0x00	; 0
     fd6:	0e 94 a5 08 	call	0x114a	; 0x114a <CopyStringtoLCD>
	LCD_char_count = 0;
     fda:	10 92 67 02 	sts	0x0267, r1
end
     fde:	08 95       	ret

00000fe0 <get_Fan_Speed>:

// --- define task 3  ----------------------------------------
// writes the desired fan speed and the current fan speed to the LCD
// approx five times a second
void get_Fan_Speed(void* args) 
  begin	
     fe0:	ef 92       	push	r14
     fe2:	ff 92       	push	r15
     fe4:	0f 93       	push	r16
     fe6:	1f 93       	push	r17
end

// sets timer2 to be a counter
void timer2_init(void)
begin
	TCCR2A = 0x00;
     fe8:	10 92 b0 00 	sts	0x00B0, r1
	TCCR2B = 0x00;
     fec:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0x00;
     ff0:	10 92 70 00 	sts	0x0070, r1

	TCCR2B |= (1<<CS22);    // sets the prescaler to 64
     ff4:	80 91 b1 00 	lds	r24, 0x00B1
     ff8:	84 60       	ori	r24, 0x04	; 4
     ffa:	80 93 b1 00 	sts	0x00B1, r24
// approx five times a second
void get_Fan_Speed(void* args) 
  begin	
  	uint32_t rel, dead ;
	timer2_init();
	timer0_init();    // sets up the fast pwm
     ffe:	0e 94 3c 05 	call	0xa78	; 0xa78 <timer0_init>
	LCD_init();    // init LCD for our use
    1002:	0e 94 dd 07 	call	0xfba	; 0xfba <LCD_init>
	port_init();    // init port c
    1006:	0e 94 27 05 	call	0xa4e	; 0xa4e <port_init>

	while(1)
	begin
		trtWait(SEM_SHARED_RPM);
    100a:	87 e0       	ldi	r24, 0x07	; 7
    100c:	0e 94 b2 02 	call	0x564	; 0x564 <trtWait>
		write_LCD(RPM);
    1010:	80 91 63 02 	lds	r24, 0x0263
    1014:	90 91 64 02 	lds	r25, 0x0264
    1018:	0e 94 73 07 	call	0xee6	; 0xee6 <write_LCD>
		trtSignal(SEM_SHARED_RPM);
    101c:	87 e0       	ldi	r24, 0x07	; 7
    101e:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <trtSignal>
    1022:	20 91 b8 02 	lds	r18, 0x02B8
    1026:	30 91 b9 02 	lds	r19, 0x02B9
    102a:	40 91 ba 02 	lds	r20, 0x02BA
    102e:	50 91 bb 02 	lds	r21, 0x02BB
    1032:	a9 01       	movw	r20, r18
    1034:	33 27       	eor	r19, r19
    1036:	22 27       	eor	r18, r18
    1038:	60 91 84 00 	lds	r22, 0x0084
    103c:	70 91 85 00 	lds	r23, 0x0085

		// Sleep
	    rel = trtCurrentTime() + SECONDS2TICKS(0.2);
	    dead = trtCurrentTime() + SECONDS2TICKS(0.3);
	    trtSleepUntil(rel, dead);
    1040:	e0 90 84 00 	lds	r14, 0x0084
    1044:	f0 90 85 00 	lds	r15, 0x0085
    1048:	80 e0       	ldi	r24, 0x00	; 0
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	62 0f       	add	r22, r18
    104e:	73 1f       	adc	r23, r19
    1050:	84 1f       	adc	r24, r20
    1052:	95 1f       	adc	r25, r21
    1054:	6b 5c       	subi	r22, 0xCB	; 203
    1056:	73 4f       	sbci	r23, 0xF3	; 243
    1058:	8f 4f       	sbci	r24, 0xFF	; 255
    105a:	9f 4f       	sbci	r25, 0xFF	; 255
    105c:	00 e0       	ldi	r16, 0x00	; 0
    105e:	10 e0       	ldi	r17, 0x00	; 0
    1060:	2e 0d       	add	r18, r14
    1062:	3f 1d       	adc	r19, r15
    1064:	40 1f       	adc	r20, r16
    1066:	51 1f       	adc	r21, r17
    1068:	21 5b       	subi	r18, 0xB1	; 177
    106a:	3d 4e       	sbci	r19, 0xED	; 237
    106c:	4f 4f       	sbci	r20, 0xFF	; 255
    106e:	5f 4f       	sbci	r21, 0xFF	; 255
    1070:	0e 94 3e 03 	call	0x67c	; 0x67c <trtSleepUntil>
    1074:	ca cf       	rjmp	.-108    	; 0x100a <get_Fan_Speed+0x2a>

00001076 <LCDsendChar>:
void LCDsendChar(uint8_t ch)		//Sends Char to LCD
{

#ifdef LCD_4bit
	//4 bit part
	LDP=(ch&0b11110000);
    1076:	28 2f       	mov	r18, r24
    1078:	20 7f       	andi	r18, 0xF0	; 240
    107a:	28 b9       	out	0x08, r18	; 8
	LCP|=1<<LCD_RS;
    107c:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
    107e:	42 9a       	sbi	0x08, 2	; 8
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1080:	20 e4       	ldi	r18, 0x40	; 64
    1082:	3f e1       	ldi	r19, 0x1F	; 31
    1084:	f9 01       	movw	r30, r18
    1086:	31 97       	sbiw	r30, 0x01	; 1
    1088:	f1 f7       	brne	.-4      	; 0x1086 <LCDsendChar+0x10>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
    108a:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
    108c:	40 98       	cbi	0x08, 0	; 8
    108e:	f9 01       	movw	r30, r18
    1090:	31 97       	sbiw	r30, 0x01	; 1
    1092:	f1 f7       	brne	.-4      	; 0x1090 <LCDsendChar+0x1a>
	_delay_ms(2);
	LDP=((ch&0b00001111)<<4);
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	44 e0       	ldi	r20, 0x04	; 4
    1098:	88 0f       	add	r24, r24
    109a:	99 1f       	adc	r25, r25
    109c:	4a 95       	dec	r20
    109e:	e1 f7       	brne	.-8      	; 0x1098 <LCDsendChar+0x22>
    10a0:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_RS;
    10a2:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
    10a4:	42 9a       	sbi	0x08, 2	; 8
    10a6:	c9 01       	movw	r24, r18
    10a8:	01 97       	sbiw	r24, 0x01	; 1
    10aa:	f1 f7       	brne	.-4      	; 0x10a8 <LCDsendChar+0x32>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
    10ac:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
    10ae:	40 98       	cbi	0x08, 0	; 8
    10b0:	c9 01       	movw	r24, r18
    10b2:	01 97       	sbiw	r24, 0x01	; 1
    10b4:	f1 f7       	brne	.-4      	; 0x10b2 <LCDsendChar+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
	LCP&=~(1<<LCD_RS);
	_delay_ms(2);
#endif
}
    10b6:	08 95       	ret

000010b8 <LCDsendCommand>:
void LCDsendCommand(uint8_t cmd)	//Sends Command to LCD
{
#ifdef LCD_4bit	
	//4 bit part
	LDP=(cmd&0b11110000);
    10b8:	28 2f       	mov	r18, r24
    10ba:	20 7f       	andi	r18, 0xF0	; 240
    10bc:	28 b9       	out	0x08, r18	; 8
	LCP|=1<<LCD_E;		
    10be:	42 9a       	sbi	0x08, 2	; 8
    10c0:	20 e4       	ldi	r18, 0x40	; 64
    10c2:	3f e1       	ldi	r19, 0x1F	; 31
    10c4:	f9 01       	movw	r30, r18
    10c6:	31 97       	sbiw	r30, 0x01	; 1
    10c8:	f1 f7       	brne	.-4      	; 0x10c6 <LCDsendCommand+0xe>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
    10ca:	42 98       	cbi	0x08, 2	; 8
    10cc:	f9 01       	movw	r30, r18
    10ce:	31 97       	sbiw	r30, 0x01	; 1
    10d0:	f1 f7       	brne	.-4      	; 0x10ce <LCDsendCommand+0x16>
	_delay_ms(2);
	LDP=((cmd&0b00001111)<<4);	
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	54 e0       	ldi	r21, 0x04	; 4
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	5a 95       	dec	r21
    10dc:	e1 f7       	brne	.-8      	; 0x10d6 <LCDsendCommand+0x1e>
    10de:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E;		
    10e0:	42 9a       	sbi	0x08, 2	; 8
    10e2:	c9 01       	movw	r24, r18
    10e4:	01 97       	sbiw	r24, 0x01	; 1
    10e6:	f1 f7       	brne	.-4      	; 0x10e4 <LCDsendCommand+0x2c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
    10e8:	42 98       	cbi	0x08, 2	; 8
    10ea:	c9 01       	movw	r24, r18
    10ec:	01 97       	sbiw	r24, 0x01	; 1
    10ee:	f1 f7       	brne	.-4      	; 0x10ec <LCDsendCommand+0x34>
	LCP|=1<<LCD_E;		
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
    10f0:	08 95       	ret

000010f2 <LCDclr>:

#endif
}			
void LCDclr(void)				//Clears LCD
{
	LCDsendCommand(1<<LCD_CLR);
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    10f8:	08 95       	ret

000010fa <LCDhome>:
void LCDhome(void)			//LCD cursor home
{
	LCDsendCommand(1<<LCD_HOME);
    10fa:	82 e0       	ldi	r24, 0x02	; 2
    10fc:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    1100:	08 95       	ret

00001102 <LCDstring>:
void LCDstring(uint8_t* data, uint8_t nBytes)	//Outputs string to LCD
{
    1102:	0f 93       	push	r16
    1104:	1f 93       	push	r17
    1106:	cf 93       	push	r28
    1108:	df 93       	push	r29
    110a:	06 2f       	mov	r16, r22
register uint8_t i;

	// check to make sure we have a good pointer
	if (!data) return;
    110c:	00 97       	sbiw	r24, 0x00	; 0
    110e:	49 f0       	breq	.+18     	; 0x1122 <LCDstring+0x20>
    1110:	ec 01       	movw	r28, r24
    1112:	10 e0       	ldi	r17, 0x00	; 0
    1114:	04 c0       	rjmp	.+8      	; 0x111e <LCDstring+0x1c>

	// print data
	for(i=0; i<nBytes; i++)
	{
		LCDsendChar(data[i]);
    1116:	89 91       	ld	r24, Y+
    1118:	0e 94 3b 08 	call	0x1076	; 0x1076 <LCDsendChar>

	// check to make sure we have a good pointer
	if (!data) return;

	// print data
	for(i=0; i<nBytes; i++)
    111c:	1f 5f       	subi	r17, 0xFF	; 255
    111e:	10 17       	cp	r17, r16
    1120:	d0 f3       	brcs	.-12     	; 0x1116 <LCDstring+0x14>
	{
		LCDsendChar(data[i]);
	}
}
    1122:	df 91       	pop	r29
    1124:	cf 91       	pop	r28
    1126:	1f 91       	pop	r17
    1128:	0f 91       	pop	r16
    112a:	08 95       	ret

0000112c <LCDGotoXY>:
void LCDGotoXY(uint8_t x, uint8_t y)	//Cursor to X Y position
{
	register uint8_t DDRAMAddr;
	// remap lines into proper order
	switch(y)
    112c:	62 30       	cpi	r22, 0x02	; 2
    112e:	31 f0       	breq	.+12     	; 0x113c <LCDGotoXY+0x10>
    1130:	63 30       	cpi	r22, 0x03	; 3
    1132:	31 f0       	breq	.+12     	; 0x1140 <LCDGotoXY+0x14>
    1134:	61 30       	cpi	r22, 0x01	; 1
    1136:	29 f4       	brne	.+10     	; 0x1142 <LCDGotoXY+0x16>
	{
	case 0: DDRAMAddr = LCD_LINE0_DDRAMADDR+x; break;
	case 1: DDRAMAddr = LCD_LINE1_DDRAMADDR+x; break;
    1138:	80 5c       	subi	r24, 0xC0	; 192
    113a:	03 c0       	rjmp	.+6      	; 0x1142 <LCDGotoXY+0x16>
	case 2: DDRAMAddr = LCD_LINE2_DDRAMADDR+x; break;
    113c:	8c 5e       	subi	r24, 0xEC	; 236
    113e:	01 c0       	rjmp	.+2      	; 0x1142 <LCDGotoXY+0x16>
	case 3: DDRAMAddr = LCD_LINE3_DDRAMADDR+x; break;
    1140:	8c 5a       	subi	r24, 0xAC	; 172
	default: DDRAMAddr = LCD_LINE0_DDRAMADDR+x;
	}
	// set data address
	LCDsendCommand(1<<LCD_DDRAM | DDRAMAddr);
    1142:	80 68       	ori	r24, 0x80	; 128
    1144:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
	
}
    1148:	08 95       	ret

0000114a <CopyStringtoLCD>:
//Copies string from flash memory to LCD at x y position
//const uint8_t welcomeln1[] PROGMEM="AVR LCD DEMO\0";
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	ec 01       	movw	r28, r24
    1152:	86 2f       	mov	r24, r22
	uint8_t i;
	LCDGotoXY(x,y);
    1154:	64 2f       	mov	r22, r20
    1156:	0e 94 96 08 	call	0x112c	; 0x112c <LCDGotoXY>
    115a:	10 e0       	ldi	r17, 0x00	; 0
    115c:	03 c0       	rjmp	.+6      	; 0x1164 <CopyStringtoLCD+0x1a>
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
    115e:	0e 94 3b 08 	call	0x1076	; 0x1076 <LCDsendChar>
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
	uint8_t i;
	LCDGotoXY(x,y);
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
    1162:	1f 5f       	subi	r17, 0xFF	; 255
    1164:	fe 01       	movw	r30, r28
    1166:	e1 0f       	add	r30, r17
    1168:	f1 1d       	adc	r31, r1
    116a:	84 91       	lpm	r24, Z+
    116c:	88 23       	and	r24, r24
    116e:	b9 f7       	brne	.-18     	; 0x115e <CopyStringtoLCD+0x14>
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
	}
}
    1170:	df 91       	pop	r29
    1172:	cf 91       	pop	r28
    1174:	1f 91       	pop	r17
    1176:	08 95       	ret

00001178 <LCDdefinechar>:
0b00000000,
0b00000000
};
LCDdefinechar(backslash,0);
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
    1178:	ef 92       	push	r14
    117a:	ff 92       	push	r15
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	7c 01       	movw	r14, r24
    1186:	16 2f       	mov	r17, r22
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
    1188:	11 0f       	add	r17, r17
    118a:	11 0f       	add	r17, r17
    118c:	11 0f       	add	r17, r17
    118e:	10 64       	ori	r17, 0x40	; 64
    1190:	c0 e0       	ldi	r28, 0x00	; 0
    1192:	d0 e0       	ldi	r29, 0x00	; 0
	for (i=0; i<8; i++){
		pcc=pgm_read_byte(&pc[i]);
    1194:	f7 01       	movw	r30, r14
    1196:	ec 0f       	add	r30, r28
    1198:	fd 1f       	adc	r31, r29
    119a:	04 91       	lpm	r16, Z+
		LCDsendCommand(a++);
    119c:	81 2f       	mov	r24, r17
    119e:	8c 0f       	add	r24, r28
    11a0:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
		LCDsendChar(pcc);
    11a4:	80 2f       	mov	r24, r16
    11a6:	0e 94 3b 08 	call	0x1076	; 0x1076 <LCDsendChar>
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
	for (i=0; i<8; i++){
    11aa:	21 96       	adiw	r28, 0x01	; 1
    11ac:	c8 30       	cpi	r28, 0x08	; 8
    11ae:	d1 05       	cpc	r29, r1
    11b0:	89 f7       	brne	.-30     	; 0x1194 <LCDdefinechar+0x1c>
		pcc=pgm_read_byte(&pc[i]);
		LCDsendCommand(a++);
		LCDsendChar(pcc);
		}
}
    11b2:	df 91       	pop	r29
    11b4:	cf 91       	pop	r28
    11b6:	1f 91       	pop	r17
    11b8:	0f 91       	pop	r16
    11ba:	ff 90       	pop	r15
    11bc:	ef 90       	pop	r14
    11be:	08 95       	ret

000011c0 <LCDinit>:
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
void LCDinit(void)//Initializes LCD
{
    11c0:	1f 93       	push	r17
    11c2:	cf 93       	push	r28
    11c4:	df 93       	push	r29
    11c6:	80 e6       	ldi	r24, 0x60	; 96
    11c8:	9a ee       	ldi	r25, 0xEA	; 234
    11ca:	01 97       	sbiw	r24, 0x01	; 1
    11cc:	f1 f7       	brne	.-4      	; 0x11ca <LCDinit+0xa>
#ifdef LCD_4bit	
	//4 bit part
	_delay_ms(15);
	LDP=0x00;
    11ce:	18 b8       	out	0x08, r1	; 8
	LCP=0x00;
    11d0:	18 b8       	out	0x08, r1	; 8
	LDDR|=1<<LCD_D7|1<<LCD_D6|1<<LCD_D5|1<<LCD_D4;
    11d2:	87 b1       	in	r24, 0x07	; 7
    11d4:	80 6f       	ori	r24, 0xF0	; 240
    11d6:	87 b9       	out	0x07, r24	; 7
	LCDR|=1<<LCD_E|1<<LCD_RW|1<<LCD_RS;
    11d8:	87 b1       	in	r24, 0x07	; 7
    11da:	87 60       	ori	r24, 0x07	; 7
    11dc:	87 b9       	out	0x07, r24	; 7
   //---------one------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
    11de:	80 e3       	ldi	r24, 0x30	; 48
    11e0:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
    11e2:	42 9a       	sbi	0x08, 2	; 8
    11e4:	20 e4       	ldi	r18, 0x40	; 64
    11e6:	3f e1       	ldi	r19, 0x1F	; 31
    11e8:	f9 01       	movw	r30, r18
    11ea:	31 97       	sbiw	r30, 0x01	; 1
    11ec:	f1 f7       	brne	.-4      	; 0x11ea <LCDinit+0x2a>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
    11ee:	42 98       	cbi	0x08, 2	; 8
    11f0:	f9 01       	movw	r30, r18
    11f2:	31 97       	sbiw	r30, 0x01	; 1
    11f4:	f1 f7       	brne	.-4      	; 0x11f2 <LCDinit+0x32>
	_delay_ms(2);
	//-----------two-----------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
    11f6:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
    11f8:	42 9a       	sbi	0x08, 2	; 8
    11fa:	c9 01       	movw	r24, r18
    11fc:	01 97       	sbiw	r24, 0x01	; 1
    11fe:	f1 f7       	brne	.-4      	; 0x11fc <LCDinit+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
    1200:	42 98       	cbi	0x08, 2	; 8
    1202:	c9 01       	movw	r24, r18
    1204:	01 97       	sbiw	r24, 0x01	; 1
    1206:	f1 f7       	brne	.-4      	; 0x1204 <LCDinit+0x44>
	_delay_ms(2);
	//-------three-------------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|0<<LCD_D4; //4 bit mode
    1208:	80 e2       	ldi	r24, 0x20	; 32
    120a:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
    120c:	42 9a       	sbi	0x08, 2	; 8
    120e:	c9 01       	movw	r24, r18
    1210:	01 97       	sbiw	r24, 0x01	; 1
    1212:	f1 f7       	brne	.-4      	; 0x1210 <LCDinit+0x50>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
    1214:	42 98       	cbi	0x08, 2	; 8
    1216:	c9 01       	movw	r24, r18
    1218:	01 97       	sbiw	r24, 0x01	; 1
    121a:	f1 f7       	brne	.-4      	; 0x1218 <LCDinit+0x58>
	_delay_ms(2);
	//--------4 bit--dual line---------------
	LCDsendCommand(0b00101000);
    121c:	88 e2       	ldi	r24, 0x28	; 40
    121e:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
    1222:	8c e0       	ldi	r24, 0x0C	; 12
    1224:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
    1228:	c6 e0       	ldi	r28, 0x06	; 6
    122a:	d1 e0       	ldi	r29, 0x01	; 1
    122c:	60 e0       	ldi	r22, 0x00	; 0
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
	{
		LCDdefinechar((LcdCustomChar+ch),chn++);
    122e:	16 2f       	mov	r17, r22
    1230:	1f 5f       	subi	r17, 0xFF	; 255
    1232:	ce 01       	movw	r24, r28
    1234:	0e 94 bc 08 	call	0x1178	; 0x1178 <LCDdefinechar>
    1238:	28 96       	adiw	r28, 0x08	; 8
    123a:	61 2f       	mov	r22, r17
	LCDsendCommand(0b00101000);
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
    123c:	18 30       	cpi	r17, 0x08	; 8
    123e:	b9 f7       	brne	.-18     	; 0x122e <LCDinit+0x6e>
		LCDdefinechar((LcdCustomChar+ch),chn++);
		ch=ch+8;
	}

#endif
}			
    1240:	df 91       	pop	r29
    1242:	cf 91       	pop	r28
    1244:	1f 91       	pop	r17
    1246:	08 95       	ret

00001248 <LCDshiftLeft>:
		LCDsendChar(pcc);
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
    1248:	0f 93       	push	r16
    124a:	1f 93       	push	r17
    124c:	08 2f       	mov	r16, r24
    124e:	10 e0       	ldi	r17, 0x00	; 0
    1250:	04 c0       	rjmp	.+8      	; 0x125a <LCDshiftLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x1E);
    1252:	8e e1       	ldi	r24, 0x1E	; 30
    1254:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
	for (uint8_t i=0;i<n;i++)
    1258:	1f 5f       	subi	r17, 0xFF	; 255
    125a:	10 17       	cp	r17, r16
    125c:	d0 f3       	brcs	.-12     	; 0x1252 <LCDshiftLeft+0xa>
	{
		LCDsendCommand(0x1E);
	}
}
    125e:	1f 91       	pop	r17
    1260:	0f 91       	pop	r16
    1262:	08 95       	ret

00001264 <LCDshiftRight>:
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
    1264:	0f 93       	push	r16
    1266:	1f 93       	push	r17
    1268:	08 2f       	mov	r16, r24
    126a:	10 e0       	ldi	r17, 0x00	; 0
    126c:	04 c0       	rjmp	.+8      	; 0x1276 <LCDshiftRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x18);
    126e:	88 e1       	ldi	r24, 0x18	; 24
    1270:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
		LCDsendCommand(0x1E);
	}
}
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
	for (uint8_t i=0;i<n;i++)
    1274:	1f 5f       	subi	r17, 0xFF	; 255
    1276:	10 17       	cp	r17, r16
    1278:	d0 f3       	brcs	.-12     	; 0x126e <LCDshiftRight+0xa>
	{
		LCDsendCommand(0x18);
	}
}
    127a:	1f 91       	pop	r17
    127c:	0f 91       	pop	r16
    127e:	08 95       	ret

00001280 <LCDcursorOn>:
void LCDcursorOn(void) //displays LCD cursor
{
	LCDsendCommand(0x0E);
    1280:	8e e0       	ldi	r24, 0x0E	; 14
    1282:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    1286:	08 95       	ret

00001288 <LCDcursorOnBlink>:
void LCDcursorOnBlink(void)	//displays LCD blinking cursor
{
	LCDsendCommand(0x0F);
    1288:	8f e0       	ldi	r24, 0x0F	; 15
    128a:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    128e:	08 95       	ret

00001290 <LCDcursorOFF>:
void LCDcursorOFF(void)	//turns OFF cursor
{
	LCDsendCommand(0x0C);
    1290:	8c e0       	ldi	r24, 0x0C	; 12
    1292:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    1296:	08 95       	ret

00001298 <LCDblank>:
void LCDblank(void)		//blanks LCD
{
	LCDsendCommand(0x08);
    1298:	88 e0       	ldi	r24, 0x08	; 8
    129a:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    129e:	08 95       	ret

000012a0 <LCDvisible>:
void LCDvisible(void)		//Shows LCD
{
	LCDsendCommand(0x0C);
    12a0:	8c e0       	ldi	r24, 0x0C	; 12
    12a2:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
}
    12a6:	08 95       	ret

000012a8 <LCDcursorLeft>:
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
    12a8:	0f 93       	push	r16
    12aa:	1f 93       	push	r17
    12ac:	08 2f       	mov	r16, r24
    12ae:	10 e0       	ldi	r17, 0x00	; 0
    12b0:	04 c0       	rjmp	.+8      	; 0x12ba <LCDcursorLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x10);
    12b2:	80 e1       	ldi	r24, 0x10	; 16
    12b4:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
{
	LCDsendCommand(0x0C);
}
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
    12b8:	1f 5f       	subi	r17, 0xFF	; 255
    12ba:	10 17       	cp	r17, r16
    12bc:	d0 f3       	brcs	.-12     	; 0x12b2 <LCDcursorLeft+0xa>
	{
		LCDsendCommand(0x10);
	}
}
    12be:	1f 91       	pop	r17
    12c0:	0f 91       	pop	r16
    12c2:	08 95       	ret

000012c4 <LCDcursorRight>:
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
    12c4:	0f 93       	push	r16
    12c6:	1f 93       	push	r17
    12c8:	08 2f       	mov	r16, r24
    12ca:	10 e0       	ldi	r17, 0x00	; 0
    12cc:	04 c0       	rjmp	.+8      	; 0x12d6 <LCDcursorRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x14);
    12ce:	84 e1       	ldi	r24, 0x14	; 20
    12d0:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <LCDsendCommand>
		LCDsendCommand(0x10);
	}
}
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
    12d4:	1f 5f       	subi	r17, 0xFF	; 255
    12d6:	10 17       	cp	r17, r16
    12d8:	d0 f3       	brcs	.-12     	; 0x12ce <LCDcursorRight+0xa>
	{
		LCDsendCommand(0x14);
	}
}
    12da:	1f 91       	pop	r17
    12dc:	0f 91       	pop	r16
    12de:	08 95       	ret

000012e0 <LCDprogressBar>:
//adapted fro mAVRLIB
void LCDprogressBar(uint8_t progress, uint8_t maxprogress, uint8_t length)
{
    12e0:	df 92       	push	r13
    12e2:	ef 92       	push	r14
    12e4:	ff 92       	push	r15
    12e6:	0f 93       	push	r16
    12e8:	1f 93       	push	r17
    12ea:	cf 93       	push	r28
    12ec:	df 93       	push	r29
    12ee:	d4 2e       	mov	r13, r20
	// ***note, LCD chars 0-5 must be programmed as the bar characters
	// char 0 = empty ... char 5 = full

	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
    12f0:	96 e0       	ldi	r25, 0x06	; 6
    12f2:	89 9f       	mul	r24, r25
    12f4:	c0 01       	movw	r24, r0
    12f6:	11 24       	eor	r1, r1
    12f8:	24 2f       	mov	r18, r20
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	ac 01       	movw	r20, r24
    12fe:	42 9f       	mul	r20, r18
    1300:	c0 01       	movw	r24, r0
    1302:	43 9f       	mul	r20, r19
    1304:	90 0d       	add	r25, r0
    1306:	52 9f       	mul	r21, r18
    1308:	90 0d       	add	r25, r0
    130a:	11 24       	eor	r1, r1
    130c:	70 e0       	ldi	r23, 0x00	; 0
    130e:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <__divmodhi4>
    1312:	eb 01       	movw	r28, r22
				c = 0;
			}
			else
			{
				// this is a partial block
				c = pixelprogress % PROGRESSPIXELS_PER_CHAR;
    1314:	cb 01       	movw	r24, r22
    1316:	66 e0       	ldi	r22, 0x06	; 6
    1318:	70 e0       	ldi	r23, 0x00	; 0
    131a:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__udivmodhi4>
    131e:	e8 2e       	mov	r14, r24
    1320:	ff 24       	eor	r15, r15
    1322:	00 e0       	ldi	r16, 0x00	; 0
    1324:	10 e0       	ldi	r17, 0x00	; 0
    1326:	12 c0       	rjmp	.+36     	; 0x134c <LCDprogressBar+0x6c>
	// print exactly "length" characters
	for(i=0; i<length; i++)
	{
		// check if this is a full block, or partial or empty
		// (u16) cast is needed to avoid sign comparison warning
		if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)+5) > pixelprogress )
    1328:	c8 01       	movw	r24, r16
    132a:	05 96       	adiw	r24, 0x05	; 5
    132c:	c8 17       	cp	r28, r24
    132e:	d9 07       	cpc	r29, r25
    1330:	10 f0       	brcs	.+4      	; 0x1336 <LCDprogressBar+0x56>
    1332:	85 e0       	ldi	r24, 0x05	; 5
    1334:	06 c0       	rjmp	.+12     	; 0x1342 <LCDprogressBar+0x62>
		{
			// this is a partial or empty block
			if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)) > pixelprogress )
    1336:	c0 17       	cp	r28, r16
    1338:	d1 07       	cpc	r29, r17
    133a:	10 f0       	brcs	.+4      	; 0x1340 <LCDprogressBar+0x60>
    133c:	8e 2d       	mov	r24, r14
    133e:	01 c0       	rjmp	.+2      	; 0x1342 <LCDprogressBar+0x62>
    1340:	80 e0       	ldi	r24, 0x00	; 0
			// this is a full block
			c = 5;
		}
		
		// write character to display
		LCDsendChar(c);
    1342:	0e 94 3b 08 	call	0x1076	; 0x1076 <LCDsendChar>
	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
	
	// print exactly "length" characters
	for(i=0; i<length; i++)
    1346:	f3 94       	inc	r15
    1348:	0a 5f       	subi	r16, 0xFA	; 250
    134a:	1f 4f       	sbci	r17, 0xFF	; 255
    134c:	fd 14       	cp	r15, r13
    134e:	60 f3       	brcs	.-40     	; 0x1328 <LCDprogressBar+0x48>
		
		// write character to display
		LCDsendChar(c);
	}

}
    1350:	df 91       	pop	r29
    1352:	cf 91       	pop	r28
    1354:	1f 91       	pop	r17
    1356:	0f 91       	pop	r16
    1358:	ff 90       	pop	r15
    135a:	ef 90       	pop	r14
    135c:	df 90       	pop	r13
    135e:	08 95       	ret

00001360 <__divsf3>:
    1360:	0c d0       	rcall	.+24     	; 0x137a <__divsf3x>
    1362:	eb c0       	rjmp	.+470    	; 0x153a <__fp_round>
    1364:	e3 d0       	rcall	.+454    	; 0x152c <__fp_pscB>
    1366:	40 f0       	brcs	.+16     	; 0x1378 <__divsf3+0x18>
    1368:	da d0       	rcall	.+436    	; 0x151e <__fp_pscA>
    136a:	30 f0       	brcs	.+12     	; 0x1378 <__divsf3+0x18>
    136c:	21 f4       	brne	.+8      	; 0x1376 <__divsf3+0x16>
    136e:	5f 3f       	cpi	r21, 0xFF	; 255
    1370:	19 f0       	breq	.+6      	; 0x1378 <__divsf3+0x18>
    1372:	cc c0       	rjmp	.+408    	; 0x150c <__fp_inf>
    1374:	51 11       	cpse	r21, r1
    1376:	15 c1       	rjmp	.+554    	; 0x15a2 <__fp_szero>
    1378:	cf c0       	rjmp	.+414    	; 0x1518 <__fp_nan>

0000137a <__divsf3x>:
    137a:	f0 d0       	rcall	.+480    	; 0x155c <__fp_split3>
    137c:	98 f3       	brcs	.-26     	; 0x1364 <__divsf3+0x4>

0000137e <__divsf3_pse>:
    137e:	99 23       	and	r25, r25
    1380:	c9 f3       	breq	.-14     	; 0x1374 <__divsf3+0x14>
    1382:	55 23       	and	r21, r21
    1384:	b1 f3       	breq	.-20     	; 0x1372 <__divsf3+0x12>
    1386:	95 1b       	sub	r25, r21
    1388:	55 0b       	sbc	r21, r21
    138a:	bb 27       	eor	r27, r27
    138c:	aa 27       	eor	r26, r26
    138e:	62 17       	cp	r22, r18
    1390:	73 07       	cpc	r23, r19
    1392:	84 07       	cpc	r24, r20
    1394:	38 f0       	brcs	.+14     	; 0x13a4 <__divsf3_pse+0x26>
    1396:	9f 5f       	subi	r25, 0xFF	; 255
    1398:	5f 4f       	sbci	r21, 0xFF	; 255
    139a:	22 0f       	add	r18, r18
    139c:	33 1f       	adc	r19, r19
    139e:	44 1f       	adc	r20, r20
    13a0:	aa 1f       	adc	r26, r26
    13a2:	a9 f3       	breq	.-22     	; 0x138e <__divsf3_pse+0x10>
    13a4:	33 d0       	rcall	.+102    	; 0x140c <__divsf3_pse+0x8e>
    13a6:	0e 2e       	mov	r0, r30
    13a8:	3a f0       	brmi	.+14     	; 0x13b8 <__divsf3_pse+0x3a>
    13aa:	e0 e8       	ldi	r30, 0x80	; 128
    13ac:	30 d0       	rcall	.+96     	; 0x140e <__divsf3_pse+0x90>
    13ae:	91 50       	subi	r25, 0x01	; 1
    13b0:	50 40       	sbci	r21, 0x00	; 0
    13b2:	e6 95       	lsr	r30
    13b4:	00 1c       	adc	r0, r0
    13b6:	ca f7       	brpl	.-14     	; 0x13aa <__divsf3_pse+0x2c>
    13b8:	29 d0       	rcall	.+82     	; 0x140c <__divsf3_pse+0x8e>
    13ba:	fe 2f       	mov	r31, r30
    13bc:	27 d0       	rcall	.+78     	; 0x140c <__divsf3_pse+0x8e>
    13be:	66 0f       	add	r22, r22
    13c0:	77 1f       	adc	r23, r23
    13c2:	88 1f       	adc	r24, r24
    13c4:	bb 1f       	adc	r27, r27
    13c6:	26 17       	cp	r18, r22
    13c8:	37 07       	cpc	r19, r23
    13ca:	48 07       	cpc	r20, r24
    13cc:	ab 07       	cpc	r26, r27
    13ce:	b0 e8       	ldi	r27, 0x80	; 128
    13d0:	09 f0       	breq	.+2      	; 0x13d4 <__divsf3_pse+0x56>
    13d2:	bb 0b       	sbc	r27, r27
    13d4:	80 2d       	mov	r24, r0
    13d6:	bf 01       	movw	r22, r30
    13d8:	ff 27       	eor	r31, r31
    13da:	93 58       	subi	r25, 0x83	; 131
    13dc:	5f 4f       	sbci	r21, 0xFF	; 255
    13de:	2a f0       	brmi	.+10     	; 0x13ea <__divsf3_pse+0x6c>
    13e0:	9e 3f       	cpi	r25, 0xFE	; 254
    13e2:	51 05       	cpc	r21, r1
    13e4:	68 f0       	brcs	.+26     	; 0x1400 <__divsf3_pse+0x82>
    13e6:	92 c0       	rjmp	.+292    	; 0x150c <__fp_inf>
    13e8:	dc c0       	rjmp	.+440    	; 0x15a2 <__fp_szero>
    13ea:	5f 3f       	cpi	r21, 0xFF	; 255
    13ec:	ec f3       	brlt	.-6      	; 0x13e8 <__divsf3_pse+0x6a>
    13ee:	98 3e       	cpi	r25, 0xE8	; 232
    13f0:	dc f3       	brlt	.-10     	; 0x13e8 <__divsf3_pse+0x6a>
    13f2:	86 95       	lsr	r24
    13f4:	77 95       	ror	r23
    13f6:	67 95       	ror	r22
    13f8:	b7 95       	ror	r27
    13fa:	f7 95       	ror	r31
    13fc:	9f 5f       	subi	r25, 0xFF	; 255
    13fe:	c9 f7       	brne	.-14     	; 0x13f2 <__divsf3_pse+0x74>
    1400:	88 0f       	add	r24, r24
    1402:	91 1d       	adc	r25, r1
    1404:	96 95       	lsr	r25
    1406:	87 95       	ror	r24
    1408:	97 f9       	bld	r25, 7
    140a:	08 95       	ret
    140c:	e1 e0       	ldi	r30, 0x01	; 1
    140e:	66 0f       	add	r22, r22
    1410:	77 1f       	adc	r23, r23
    1412:	88 1f       	adc	r24, r24
    1414:	bb 1f       	adc	r27, r27
    1416:	62 17       	cp	r22, r18
    1418:	73 07       	cpc	r23, r19
    141a:	84 07       	cpc	r24, r20
    141c:	ba 07       	cpc	r27, r26
    141e:	20 f0       	brcs	.+8      	; 0x1428 <__divsf3_pse+0xaa>
    1420:	62 1b       	sub	r22, r18
    1422:	73 0b       	sbc	r23, r19
    1424:	84 0b       	sbc	r24, r20
    1426:	ba 0b       	sbc	r27, r26
    1428:	ee 1f       	adc	r30, r30
    142a:	88 f7       	brcc	.-30     	; 0x140e <__divsf3_pse+0x90>
    142c:	e0 95       	com	r30
    142e:	08 95       	ret

00001430 <__fixsfsi>:
    1430:	04 d0       	rcall	.+8      	; 0x143a <__fixunssfsi>
    1432:	68 94       	set
    1434:	b1 11       	cpse	r27, r1
    1436:	b5 c0       	rjmp	.+362    	; 0x15a2 <__fp_szero>
    1438:	08 95       	ret

0000143a <__fixunssfsi>:
    143a:	98 d0       	rcall	.+304    	; 0x156c <__fp_splitA>
    143c:	88 f0       	brcs	.+34     	; 0x1460 <__fixunssfsi+0x26>
    143e:	9f 57       	subi	r25, 0x7F	; 127
    1440:	90 f0       	brcs	.+36     	; 0x1466 <__fixunssfsi+0x2c>
    1442:	b9 2f       	mov	r27, r25
    1444:	99 27       	eor	r25, r25
    1446:	b7 51       	subi	r27, 0x17	; 23
    1448:	a0 f0       	brcs	.+40     	; 0x1472 <__fixunssfsi+0x38>
    144a:	d1 f0       	breq	.+52     	; 0x1480 <__fixunssfsi+0x46>
    144c:	66 0f       	add	r22, r22
    144e:	77 1f       	adc	r23, r23
    1450:	88 1f       	adc	r24, r24
    1452:	99 1f       	adc	r25, r25
    1454:	1a f0       	brmi	.+6      	; 0x145c <__fixunssfsi+0x22>
    1456:	ba 95       	dec	r27
    1458:	c9 f7       	brne	.-14     	; 0x144c <__fixunssfsi+0x12>
    145a:	12 c0       	rjmp	.+36     	; 0x1480 <__fixunssfsi+0x46>
    145c:	b1 30       	cpi	r27, 0x01	; 1
    145e:	81 f0       	breq	.+32     	; 0x1480 <__fixunssfsi+0x46>
    1460:	9f d0       	rcall	.+318    	; 0x15a0 <__fp_zero>
    1462:	b1 e0       	ldi	r27, 0x01	; 1
    1464:	08 95       	ret
    1466:	9c c0       	rjmp	.+312    	; 0x15a0 <__fp_zero>
    1468:	67 2f       	mov	r22, r23
    146a:	78 2f       	mov	r23, r24
    146c:	88 27       	eor	r24, r24
    146e:	b8 5f       	subi	r27, 0xF8	; 248
    1470:	39 f0       	breq	.+14     	; 0x1480 <__fixunssfsi+0x46>
    1472:	b9 3f       	cpi	r27, 0xF9	; 249
    1474:	cc f3       	brlt	.-14     	; 0x1468 <__fixunssfsi+0x2e>
    1476:	86 95       	lsr	r24
    1478:	77 95       	ror	r23
    147a:	67 95       	ror	r22
    147c:	b3 95       	inc	r27
    147e:	d9 f7       	brne	.-10     	; 0x1476 <__fixunssfsi+0x3c>
    1480:	3e f4       	brtc	.+14     	; 0x1490 <__fixunssfsi+0x56>
    1482:	90 95       	com	r25
    1484:	80 95       	com	r24
    1486:	70 95       	com	r23
    1488:	61 95       	neg	r22
    148a:	7f 4f       	sbci	r23, 0xFF	; 255
    148c:	8f 4f       	sbci	r24, 0xFF	; 255
    148e:	9f 4f       	sbci	r25, 0xFF	; 255
    1490:	08 95       	ret

00001492 <__floatunsisf>:
    1492:	e8 94       	clt
    1494:	09 c0       	rjmp	.+18     	; 0x14a8 <__floatsisf+0x12>

00001496 <__floatsisf>:
    1496:	97 fb       	bst	r25, 7
    1498:	3e f4       	brtc	.+14     	; 0x14a8 <__floatsisf+0x12>
    149a:	90 95       	com	r25
    149c:	80 95       	com	r24
    149e:	70 95       	com	r23
    14a0:	61 95       	neg	r22
    14a2:	7f 4f       	sbci	r23, 0xFF	; 255
    14a4:	8f 4f       	sbci	r24, 0xFF	; 255
    14a6:	9f 4f       	sbci	r25, 0xFF	; 255
    14a8:	99 23       	and	r25, r25
    14aa:	a9 f0       	breq	.+42     	; 0x14d6 <__floatsisf+0x40>
    14ac:	f9 2f       	mov	r31, r25
    14ae:	96 e9       	ldi	r25, 0x96	; 150
    14b0:	bb 27       	eor	r27, r27
    14b2:	93 95       	inc	r25
    14b4:	f6 95       	lsr	r31
    14b6:	87 95       	ror	r24
    14b8:	77 95       	ror	r23
    14ba:	67 95       	ror	r22
    14bc:	b7 95       	ror	r27
    14be:	f1 11       	cpse	r31, r1
    14c0:	f8 cf       	rjmp	.-16     	; 0x14b2 <__floatsisf+0x1c>
    14c2:	fa f4       	brpl	.+62     	; 0x1502 <__floatsisf+0x6c>
    14c4:	bb 0f       	add	r27, r27
    14c6:	11 f4       	brne	.+4      	; 0x14cc <__floatsisf+0x36>
    14c8:	60 ff       	sbrs	r22, 0
    14ca:	1b c0       	rjmp	.+54     	; 0x1502 <__floatsisf+0x6c>
    14cc:	6f 5f       	subi	r22, 0xFF	; 255
    14ce:	7f 4f       	sbci	r23, 0xFF	; 255
    14d0:	8f 4f       	sbci	r24, 0xFF	; 255
    14d2:	9f 4f       	sbci	r25, 0xFF	; 255
    14d4:	16 c0       	rjmp	.+44     	; 0x1502 <__floatsisf+0x6c>
    14d6:	88 23       	and	r24, r24
    14d8:	11 f0       	breq	.+4      	; 0x14de <__floatsisf+0x48>
    14da:	96 e9       	ldi	r25, 0x96	; 150
    14dc:	11 c0       	rjmp	.+34     	; 0x1500 <__floatsisf+0x6a>
    14de:	77 23       	and	r23, r23
    14e0:	21 f0       	breq	.+8      	; 0x14ea <__floatsisf+0x54>
    14e2:	9e e8       	ldi	r25, 0x8E	; 142
    14e4:	87 2f       	mov	r24, r23
    14e6:	76 2f       	mov	r23, r22
    14e8:	05 c0       	rjmp	.+10     	; 0x14f4 <__floatsisf+0x5e>
    14ea:	66 23       	and	r22, r22
    14ec:	71 f0       	breq	.+28     	; 0x150a <__floatsisf+0x74>
    14ee:	96 e8       	ldi	r25, 0x86	; 134
    14f0:	86 2f       	mov	r24, r22
    14f2:	70 e0       	ldi	r23, 0x00	; 0
    14f4:	60 e0       	ldi	r22, 0x00	; 0
    14f6:	2a f0       	brmi	.+10     	; 0x1502 <__floatsisf+0x6c>
    14f8:	9a 95       	dec	r25
    14fa:	66 0f       	add	r22, r22
    14fc:	77 1f       	adc	r23, r23
    14fe:	88 1f       	adc	r24, r24
    1500:	da f7       	brpl	.-10     	; 0x14f8 <__floatsisf+0x62>
    1502:	88 0f       	add	r24, r24
    1504:	96 95       	lsr	r25
    1506:	87 95       	ror	r24
    1508:	97 f9       	bld	r25, 7
    150a:	08 95       	ret

0000150c <__fp_inf>:
    150c:	97 f9       	bld	r25, 7
    150e:	9f 67       	ori	r25, 0x7F	; 127
    1510:	80 e8       	ldi	r24, 0x80	; 128
    1512:	70 e0       	ldi	r23, 0x00	; 0
    1514:	60 e0       	ldi	r22, 0x00	; 0
    1516:	08 95       	ret

00001518 <__fp_nan>:
    1518:	9f ef       	ldi	r25, 0xFF	; 255
    151a:	80 ec       	ldi	r24, 0xC0	; 192
    151c:	08 95       	ret

0000151e <__fp_pscA>:
    151e:	00 24       	eor	r0, r0
    1520:	0a 94       	dec	r0
    1522:	16 16       	cp	r1, r22
    1524:	17 06       	cpc	r1, r23
    1526:	18 06       	cpc	r1, r24
    1528:	09 06       	cpc	r0, r25
    152a:	08 95       	ret

0000152c <__fp_pscB>:
    152c:	00 24       	eor	r0, r0
    152e:	0a 94       	dec	r0
    1530:	12 16       	cp	r1, r18
    1532:	13 06       	cpc	r1, r19
    1534:	14 06       	cpc	r1, r20
    1536:	05 06       	cpc	r0, r21
    1538:	08 95       	ret

0000153a <__fp_round>:
    153a:	09 2e       	mov	r0, r25
    153c:	03 94       	inc	r0
    153e:	00 0c       	add	r0, r0
    1540:	11 f4       	brne	.+4      	; 0x1546 <__fp_round+0xc>
    1542:	88 23       	and	r24, r24
    1544:	52 f0       	brmi	.+20     	; 0x155a <__fp_round+0x20>
    1546:	bb 0f       	add	r27, r27
    1548:	40 f4       	brcc	.+16     	; 0x155a <__fp_round+0x20>
    154a:	bf 2b       	or	r27, r31
    154c:	11 f4       	brne	.+4      	; 0x1552 <__fp_round+0x18>
    154e:	60 ff       	sbrs	r22, 0
    1550:	04 c0       	rjmp	.+8      	; 0x155a <__fp_round+0x20>
    1552:	6f 5f       	subi	r22, 0xFF	; 255
    1554:	7f 4f       	sbci	r23, 0xFF	; 255
    1556:	8f 4f       	sbci	r24, 0xFF	; 255
    1558:	9f 4f       	sbci	r25, 0xFF	; 255
    155a:	08 95       	ret

0000155c <__fp_split3>:
    155c:	57 fd       	sbrc	r21, 7
    155e:	90 58       	subi	r25, 0x80	; 128
    1560:	44 0f       	add	r20, r20
    1562:	55 1f       	adc	r21, r21
    1564:	59 f0       	breq	.+22     	; 0x157c <__fp_splitA+0x10>
    1566:	5f 3f       	cpi	r21, 0xFF	; 255
    1568:	71 f0       	breq	.+28     	; 0x1586 <__fp_splitA+0x1a>
    156a:	47 95       	ror	r20

0000156c <__fp_splitA>:
    156c:	88 0f       	add	r24, r24
    156e:	97 fb       	bst	r25, 7
    1570:	99 1f       	adc	r25, r25
    1572:	61 f0       	breq	.+24     	; 0x158c <__fp_splitA+0x20>
    1574:	9f 3f       	cpi	r25, 0xFF	; 255
    1576:	79 f0       	breq	.+30     	; 0x1596 <__fp_splitA+0x2a>
    1578:	87 95       	ror	r24
    157a:	08 95       	ret
    157c:	12 16       	cp	r1, r18
    157e:	13 06       	cpc	r1, r19
    1580:	14 06       	cpc	r1, r20
    1582:	55 1f       	adc	r21, r21
    1584:	f2 cf       	rjmp	.-28     	; 0x156a <__fp_split3+0xe>
    1586:	46 95       	lsr	r20
    1588:	f1 df       	rcall	.-30     	; 0x156c <__fp_splitA>
    158a:	08 c0       	rjmp	.+16     	; 0x159c <__fp_splitA+0x30>
    158c:	16 16       	cp	r1, r22
    158e:	17 06       	cpc	r1, r23
    1590:	18 06       	cpc	r1, r24
    1592:	99 1f       	adc	r25, r25
    1594:	f1 cf       	rjmp	.-30     	; 0x1578 <__fp_splitA+0xc>
    1596:	86 95       	lsr	r24
    1598:	71 05       	cpc	r23, r1
    159a:	61 05       	cpc	r22, r1
    159c:	08 94       	sec
    159e:	08 95       	ret

000015a0 <__fp_zero>:
    15a0:	e8 94       	clt

000015a2 <__fp_szero>:
    15a2:	bb 27       	eor	r27, r27
    15a4:	66 27       	eor	r22, r22
    15a6:	77 27       	eor	r23, r23
    15a8:	cb 01       	movw	r24, r22
    15aa:	97 f9       	bld	r25, 7
    15ac:	08 95       	ret

000015ae <__udivmodhi4>:
    15ae:	aa 1b       	sub	r26, r26
    15b0:	bb 1b       	sub	r27, r27
    15b2:	51 e1       	ldi	r21, 0x11	; 17
    15b4:	07 c0       	rjmp	.+14     	; 0x15c4 <__udivmodhi4_ep>

000015b6 <__udivmodhi4_loop>:
    15b6:	aa 1f       	adc	r26, r26
    15b8:	bb 1f       	adc	r27, r27
    15ba:	a6 17       	cp	r26, r22
    15bc:	b7 07       	cpc	r27, r23
    15be:	10 f0       	brcs	.+4      	; 0x15c4 <__udivmodhi4_ep>
    15c0:	a6 1b       	sub	r26, r22
    15c2:	b7 0b       	sbc	r27, r23

000015c4 <__udivmodhi4_ep>:
    15c4:	88 1f       	adc	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	5a 95       	dec	r21
    15ca:	a9 f7       	brne	.-22     	; 0x15b6 <__udivmodhi4_loop>
    15cc:	80 95       	com	r24
    15ce:	90 95       	com	r25
    15d0:	bc 01       	movw	r22, r24
    15d2:	cd 01       	movw	r24, r26
    15d4:	08 95       	ret

000015d6 <__divmodhi4>:
    15d6:	97 fb       	bst	r25, 7
    15d8:	09 2e       	mov	r0, r25
    15da:	07 26       	eor	r0, r23
    15dc:	0a d0       	rcall	.+20     	; 0x15f2 <__divmodhi4_neg1>
    15de:	77 fd       	sbrc	r23, 7
    15e0:	04 d0       	rcall	.+8      	; 0x15ea <__divmodhi4_neg2>
    15e2:	e5 df       	rcall	.-54     	; 0x15ae <__udivmodhi4>
    15e4:	06 d0       	rcall	.+12     	; 0x15f2 <__divmodhi4_neg1>
    15e6:	00 20       	and	r0, r0
    15e8:	1a f4       	brpl	.+6      	; 0x15f0 <__divmodhi4_exit>

000015ea <__divmodhi4_neg2>:
    15ea:	70 95       	com	r23
    15ec:	61 95       	neg	r22
    15ee:	7f 4f       	sbci	r23, 0xFF	; 255

000015f0 <__divmodhi4_exit>:
    15f0:	08 95       	ret

000015f2 <__divmodhi4_neg1>:
    15f2:	f6 f7       	brtc	.-4      	; 0x15f0 <__divmodhi4_exit>
    15f4:	90 95       	com	r25
    15f6:	81 95       	neg	r24
    15f8:	9f 4f       	sbci	r25, 0xFF	; 255
    15fa:	08 95       	ret

000015fc <fputc>:
    15fc:	0f 93       	push	r16
    15fe:	1f 93       	push	r17
    1600:	cf 93       	push	r28
    1602:	df 93       	push	r29
    1604:	8c 01       	movw	r16, r24
    1606:	eb 01       	movw	r28, r22
    1608:	8b 81       	ldd	r24, Y+3	; 0x03
    160a:	81 ff       	sbrs	r24, 1
    160c:	1b c0       	rjmp	.+54     	; 0x1644 <fputc+0x48>
    160e:	82 ff       	sbrs	r24, 2
    1610:	0d c0       	rjmp	.+26     	; 0x162c <fputc+0x30>
    1612:	2e 81       	ldd	r18, Y+6	; 0x06
    1614:	3f 81       	ldd	r19, Y+7	; 0x07
    1616:	8c 81       	ldd	r24, Y+4	; 0x04
    1618:	9d 81       	ldd	r25, Y+5	; 0x05
    161a:	28 17       	cp	r18, r24
    161c:	39 07       	cpc	r19, r25
    161e:	64 f4       	brge	.+24     	; 0x1638 <fputc+0x3c>
    1620:	e8 81       	ld	r30, Y
    1622:	f9 81       	ldd	r31, Y+1	; 0x01
    1624:	01 93       	st	Z+, r16
    1626:	f9 83       	std	Y+1, r31	; 0x01
    1628:	e8 83       	st	Y, r30
    162a:	06 c0       	rjmp	.+12     	; 0x1638 <fputc+0x3c>
    162c:	e8 85       	ldd	r30, Y+8	; 0x08
    162e:	f9 85       	ldd	r31, Y+9	; 0x09
    1630:	80 2f       	mov	r24, r16
    1632:	09 95       	icall
    1634:	89 2b       	or	r24, r25
    1636:	31 f4       	brne	.+12     	; 0x1644 <fputc+0x48>
    1638:	8e 81       	ldd	r24, Y+6	; 0x06
    163a:	9f 81       	ldd	r25, Y+7	; 0x07
    163c:	01 96       	adiw	r24, 0x01	; 1
    163e:	9f 83       	std	Y+7, r25	; 0x07
    1640:	8e 83       	std	Y+6, r24	; 0x06
    1642:	02 c0       	rjmp	.+4      	; 0x1648 <fputc+0x4c>
    1644:	0f ef       	ldi	r16, 0xFF	; 255
    1646:	1f ef       	ldi	r17, 0xFF	; 255
    1648:	c8 01       	movw	r24, r16
    164a:	df 91       	pop	r29
    164c:	cf 91       	pop	r28
    164e:	1f 91       	pop	r17
    1650:	0f 91       	pop	r16
    1652:	08 95       	ret

00001654 <fputs>:
    1654:	ef 92       	push	r14
    1656:	ff 92       	push	r15
    1658:	0f 93       	push	r16
    165a:	1f 93       	push	r17
    165c:	cf 93       	push	r28
    165e:	df 93       	push	r29
    1660:	7c 01       	movw	r14, r24
    1662:	8b 01       	movw	r16, r22
    1664:	db 01       	movw	r26, r22
    1666:	13 96       	adiw	r26, 0x03	; 3
    1668:	8c 91       	ld	r24, X
    166a:	81 fd       	sbrc	r24, 1
    166c:	03 c0       	rjmp	.+6      	; 0x1674 <fputs+0x20>
    166e:	cf ef       	ldi	r28, 0xFF	; 255
    1670:	df ef       	ldi	r29, 0xFF	; 255
    1672:	13 c0       	rjmp	.+38     	; 0x169a <fputs+0x46>
    1674:	c0 e0       	ldi	r28, 0x00	; 0
    1676:	d0 e0       	ldi	r29, 0x00	; 0
    1678:	0b c0       	rjmp	.+22     	; 0x1690 <fputs+0x3c>
    167a:	d8 01       	movw	r26, r16
    167c:	18 96       	adiw	r26, 0x08	; 8
    167e:	ed 91       	ld	r30, X+
    1680:	fc 91       	ld	r31, X
    1682:	19 97       	sbiw	r26, 0x09	; 9
    1684:	b8 01       	movw	r22, r16
    1686:	09 95       	icall
    1688:	89 2b       	or	r24, r25
    168a:	11 f0       	breq	.+4      	; 0x1690 <fputs+0x3c>
    168c:	cf ef       	ldi	r28, 0xFF	; 255
    168e:	df ef       	ldi	r29, 0xFF	; 255
    1690:	f7 01       	movw	r30, r14
    1692:	81 91       	ld	r24, Z+
    1694:	7f 01       	movw	r14, r30
    1696:	88 23       	and	r24, r24
    1698:	81 f7       	brne	.-32     	; 0x167a <fputs+0x26>
    169a:	ce 01       	movw	r24, r28
    169c:	df 91       	pop	r29
    169e:	cf 91       	pop	r28
    16a0:	1f 91       	pop	r17
    16a2:	0f 91       	pop	r16
    16a4:	ff 90       	pop	r15
    16a6:	ef 90       	pop	r14
    16a8:	08 95       	ret

000016aa <fscanf>:
    16aa:	df 93       	push	r29
    16ac:	cf 93       	push	r28
    16ae:	cd b7       	in	r28, 0x3d	; 61
    16b0:	de b7       	in	r29, 0x3e	; 62
    16b2:	9e 01       	movw	r18, r28
    16b4:	27 5f       	subi	r18, 0xF7	; 247
    16b6:	3f 4f       	sbci	r19, 0xFF	; 255
    16b8:	8d 81       	ldd	r24, Y+5	; 0x05
    16ba:	9e 81       	ldd	r25, Y+6	; 0x06
    16bc:	6f 81       	ldd	r22, Y+7	; 0x07
    16be:	78 85       	ldd	r23, Y+8	; 0x08
    16c0:	a9 01       	movw	r20, r18
    16c2:	0e 94 4c 0f 	call	0x1e98	; 0x1e98 <vfscanf>
    16c6:	cf 91       	pop	r28
    16c8:	df 91       	pop	r29
    16ca:	08 95       	ret

000016cc <sprintf>:
    16cc:	0f 93       	push	r16
    16ce:	1f 93       	push	r17
    16d0:	df 93       	push	r29
    16d2:	cf 93       	push	r28
    16d4:	cd b7       	in	r28, 0x3d	; 61
    16d6:	de b7       	in	r29, 0x3e	; 62
    16d8:	2e 97       	sbiw	r28, 0x0e	; 14
    16da:	0f b6       	in	r0, 0x3f	; 63
    16dc:	f8 94       	cli
    16de:	de bf       	out	0x3e, r29	; 62
    16e0:	0f be       	out	0x3f, r0	; 63
    16e2:	cd bf       	out	0x3d, r28	; 61
    16e4:	0d 89       	ldd	r16, Y+21	; 0x15
    16e6:	1e 89       	ldd	r17, Y+22	; 0x16
    16e8:	86 e0       	ldi	r24, 0x06	; 6
    16ea:	8c 83       	std	Y+4, r24	; 0x04
    16ec:	1a 83       	std	Y+2, r17	; 0x02
    16ee:	09 83       	std	Y+1, r16	; 0x01
    16f0:	8f ef       	ldi	r24, 0xFF	; 255
    16f2:	9f e7       	ldi	r25, 0x7F	; 127
    16f4:	9e 83       	std	Y+6, r25	; 0x06
    16f6:	8d 83       	std	Y+5, r24	; 0x05
    16f8:	9e 01       	movw	r18, r28
    16fa:	27 5e       	subi	r18, 0xE7	; 231
    16fc:	3f 4f       	sbci	r19, 0xFF	; 255
    16fe:	ce 01       	movw	r24, r28
    1700:	01 96       	adiw	r24, 0x01	; 1
    1702:	6f 89       	ldd	r22, Y+23	; 0x17
    1704:	78 8d       	ldd	r23, Y+24	; 0x18
    1706:	a9 01       	movw	r20, r18
    1708:	0e 94 97 0b 	call	0x172e	; 0x172e <vfprintf>
    170c:	2f 81       	ldd	r18, Y+7	; 0x07
    170e:	38 85       	ldd	r19, Y+8	; 0x08
    1710:	02 0f       	add	r16, r18
    1712:	13 1f       	adc	r17, r19
    1714:	f8 01       	movw	r30, r16
    1716:	10 82       	st	Z, r1
    1718:	2e 96       	adiw	r28, 0x0e	; 14
    171a:	0f b6       	in	r0, 0x3f	; 63
    171c:	f8 94       	cli
    171e:	de bf       	out	0x3e, r29	; 62
    1720:	0f be       	out	0x3f, r0	; 63
    1722:	cd bf       	out	0x3d, r28	; 61
    1724:	cf 91       	pop	r28
    1726:	df 91       	pop	r29
    1728:	1f 91       	pop	r17
    172a:	0f 91       	pop	r16
    172c:	08 95       	ret

0000172e <vfprintf>:
    172e:	2f 92       	push	r2
    1730:	3f 92       	push	r3
    1732:	4f 92       	push	r4
    1734:	5f 92       	push	r5
    1736:	6f 92       	push	r6
    1738:	7f 92       	push	r7
    173a:	8f 92       	push	r8
    173c:	9f 92       	push	r9
    173e:	af 92       	push	r10
    1740:	bf 92       	push	r11
    1742:	cf 92       	push	r12
    1744:	df 92       	push	r13
    1746:	ef 92       	push	r14
    1748:	ff 92       	push	r15
    174a:	0f 93       	push	r16
    174c:	1f 93       	push	r17
    174e:	df 93       	push	r29
    1750:	cf 93       	push	r28
    1752:	cd b7       	in	r28, 0x3d	; 61
    1754:	de b7       	in	r29, 0x3e	; 62
    1756:	2b 97       	sbiw	r28, 0x0b	; 11
    1758:	0f b6       	in	r0, 0x3f	; 63
    175a:	f8 94       	cli
    175c:	de bf       	out	0x3e, r29	; 62
    175e:	0f be       	out	0x3f, r0	; 63
    1760:	cd bf       	out	0x3d, r28	; 61
    1762:	3c 01       	movw	r6, r24
    1764:	2b 01       	movw	r4, r22
    1766:	5a 01       	movw	r10, r20
    1768:	fc 01       	movw	r30, r24
    176a:	17 82       	std	Z+7, r1	; 0x07
    176c:	16 82       	std	Z+6, r1	; 0x06
    176e:	83 81       	ldd	r24, Z+3	; 0x03
    1770:	81 fd       	sbrc	r24, 1
    1772:	03 c0       	rjmp	.+6      	; 0x177a <vfprintf+0x4c>
    1774:	6f ef       	ldi	r22, 0xFF	; 255
    1776:	7f ef       	ldi	r23, 0xFF	; 255
    1778:	c6 c1       	rjmp	.+908    	; 0x1b06 <vfprintf+0x3d8>
    177a:	9a e0       	ldi	r25, 0x0A	; 10
    177c:	89 2e       	mov	r8, r25
    177e:	1e 01       	movw	r2, r28
    1780:	08 94       	sec
    1782:	21 1c       	adc	r2, r1
    1784:	31 1c       	adc	r3, r1
    1786:	f3 01       	movw	r30, r6
    1788:	23 81       	ldd	r18, Z+3	; 0x03
    178a:	f2 01       	movw	r30, r4
    178c:	23 fd       	sbrc	r18, 3
    178e:	85 91       	lpm	r24, Z+
    1790:	23 ff       	sbrs	r18, 3
    1792:	81 91       	ld	r24, Z+
    1794:	2f 01       	movw	r4, r30
    1796:	88 23       	and	r24, r24
    1798:	09 f4       	brne	.+2      	; 0x179c <vfprintf+0x6e>
    179a:	b2 c1       	rjmp	.+868    	; 0x1b00 <vfprintf+0x3d2>
    179c:	85 32       	cpi	r24, 0x25	; 37
    179e:	39 f4       	brne	.+14     	; 0x17ae <vfprintf+0x80>
    17a0:	23 fd       	sbrc	r18, 3
    17a2:	85 91       	lpm	r24, Z+
    17a4:	23 ff       	sbrs	r18, 3
    17a6:	81 91       	ld	r24, Z+
    17a8:	2f 01       	movw	r4, r30
    17aa:	85 32       	cpi	r24, 0x25	; 37
    17ac:	29 f4       	brne	.+10     	; 0x17b8 <vfprintf+0x8a>
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	b3 01       	movw	r22, r6
    17b2:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    17b6:	e7 cf       	rjmp	.-50     	; 0x1786 <vfprintf+0x58>
    17b8:	98 2f       	mov	r25, r24
    17ba:	ff 24       	eor	r15, r15
    17bc:	ee 24       	eor	r14, r14
    17be:	99 24       	eor	r9, r9
    17c0:	ff e1       	ldi	r31, 0x1F	; 31
    17c2:	ff 15       	cp	r31, r15
    17c4:	d0 f0       	brcs	.+52     	; 0x17fa <vfprintf+0xcc>
    17c6:	9b 32       	cpi	r25, 0x2B	; 43
    17c8:	69 f0       	breq	.+26     	; 0x17e4 <vfprintf+0xb6>
    17ca:	9c 32       	cpi	r25, 0x2C	; 44
    17cc:	28 f4       	brcc	.+10     	; 0x17d8 <vfprintf+0xaa>
    17ce:	90 32       	cpi	r25, 0x20	; 32
    17d0:	59 f0       	breq	.+22     	; 0x17e8 <vfprintf+0xba>
    17d2:	93 32       	cpi	r25, 0x23	; 35
    17d4:	91 f4       	brne	.+36     	; 0x17fa <vfprintf+0xcc>
    17d6:	0e c0       	rjmp	.+28     	; 0x17f4 <vfprintf+0xc6>
    17d8:	9d 32       	cpi	r25, 0x2D	; 45
    17da:	49 f0       	breq	.+18     	; 0x17ee <vfprintf+0xc0>
    17dc:	90 33       	cpi	r25, 0x30	; 48
    17de:	69 f4       	brne	.+26     	; 0x17fa <vfprintf+0xcc>
    17e0:	41 e0       	ldi	r20, 0x01	; 1
    17e2:	24 c0       	rjmp	.+72     	; 0x182c <vfprintf+0xfe>
    17e4:	52 e0       	ldi	r21, 0x02	; 2
    17e6:	f5 2a       	or	r15, r21
    17e8:	84 e0       	ldi	r24, 0x04	; 4
    17ea:	f8 2a       	or	r15, r24
    17ec:	28 c0       	rjmp	.+80     	; 0x183e <vfprintf+0x110>
    17ee:	98 e0       	ldi	r25, 0x08	; 8
    17f0:	f9 2a       	or	r15, r25
    17f2:	25 c0       	rjmp	.+74     	; 0x183e <vfprintf+0x110>
    17f4:	e0 e1       	ldi	r30, 0x10	; 16
    17f6:	fe 2a       	or	r15, r30
    17f8:	22 c0       	rjmp	.+68     	; 0x183e <vfprintf+0x110>
    17fa:	f7 fc       	sbrc	r15, 7
    17fc:	29 c0       	rjmp	.+82     	; 0x1850 <vfprintf+0x122>
    17fe:	89 2f       	mov	r24, r25
    1800:	80 53       	subi	r24, 0x30	; 48
    1802:	8a 30       	cpi	r24, 0x0A	; 10
    1804:	70 f4       	brcc	.+28     	; 0x1822 <vfprintf+0xf4>
    1806:	f6 fe       	sbrs	r15, 6
    1808:	05 c0       	rjmp	.+10     	; 0x1814 <vfprintf+0xe6>
    180a:	98 9c       	mul	r9, r8
    180c:	90 2c       	mov	r9, r0
    180e:	11 24       	eor	r1, r1
    1810:	98 0e       	add	r9, r24
    1812:	15 c0       	rjmp	.+42     	; 0x183e <vfprintf+0x110>
    1814:	e8 9c       	mul	r14, r8
    1816:	e0 2c       	mov	r14, r0
    1818:	11 24       	eor	r1, r1
    181a:	e8 0e       	add	r14, r24
    181c:	f0 e2       	ldi	r31, 0x20	; 32
    181e:	ff 2a       	or	r15, r31
    1820:	0e c0       	rjmp	.+28     	; 0x183e <vfprintf+0x110>
    1822:	9e 32       	cpi	r25, 0x2E	; 46
    1824:	29 f4       	brne	.+10     	; 0x1830 <vfprintf+0x102>
    1826:	f6 fc       	sbrc	r15, 6
    1828:	6b c1       	rjmp	.+726    	; 0x1b00 <vfprintf+0x3d2>
    182a:	40 e4       	ldi	r20, 0x40	; 64
    182c:	f4 2a       	or	r15, r20
    182e:	07 c0       	rjmp	.+14     	; 0x183e <vfprintf+0x110>
    1830:	9c 36       	cpi	r25, 0x6C	; 108
    1832:	19 f4       	brne	.+6      	; 0x183a <vfprintf+0x10c>
    1834:	50 e8       	ldi	r21, 0x80	; 128
    1836:	f5 2a       	or	r15, r21
    1838:	02 c0       	rjmp	.+4      	; 0x183e <vfprintf+0x110>
    183a:	98 36       	cpi	r25, 0x68	; 104
    183c:	49 f4       	brne	.+18     	; 0x1850 <vfprintf+0x122>
    183e:	f2 01       	movw	r30, r4
    1840:	23 fd       	sbrc	r18, 3
    1842:	95 91       	lpm	r25, Z+
    1844:	23 ff       	sbrs	r18, 3
    1846:	91 91       	ld	r25, Z+
    1848:	2f 01       	movw	r4, r30
    184a:	99 23       	and	r25, r25
    184c:	09 f0       	breq	.+2      	; 0x1850 <vfprintf+0x122>
    184e:	b8 cf       	rjmp	.-144    	; 0x17c0 <vfprintf+0x92>
    1850:	89 2f       	mov	r24, r25
    1852:	85 54       	subi	r24, 0x45	; 69
    1854:	83 30       	cpi	r24, 0x03	; 3
    1856:	18 f0       	brcs	.+6      	; 0x185e <vfprintf+0x130>
    1858:	80 52       	subi	r24, 0x20	; 32
    185a:	83 30       	cpi	r24, 0x03	; 3
    185c:	38 f4       	brcc	.+14     	; 0x186c <vfprintf+0x13e>
    185e:	44 e0       	ldi	r20, 0x04	; 4
    1860:	50 e0       	ldi	r21, 0x00	; 0
    1862:	a4 0e       	add	r10, r20
    1864:	b5 1e       	adc	r11, r21
    1866:	5f e3       	ldi	r21, 0x3F	; 63
    1868:	59 83       	std	Y+1, r21	; 0x01
    186a:	0f c0       	rjmp	.+30     	; 0x188a <vfprintf+0x15c>
    186c:	93 36       	cpi	r25, 0x63	; 99
    186e:	31 f0       	breq	.+12     	; 0x187c <vfprintf+0x14e>
    1870:	93 37       	cpi	r25, 0x73	; 115
    1872:	79 f0       	breq	.+30     	; 0x1892 <vfprintf+0x164>
    1874:	93 35       	cpi	r25, 0x53	; 83
    1876:	09 f0       	breq	.+2      	; 0x187a <vfprintf+0x14c>
    1878:	56 c0       	rjmp	.+172    	; 0x1926 <vfprintf+0x1f8>
    187a:	20 c0       	rjmp	.+64     	; 0x18bc <vfprintf+0x18e>
    187c:	f5 01       	movw	r30, r10
    187e:	80 81       	ld	r24, Z
    1880:	89 83       	std	Y+1, r24	; 0x01
    1882:	42 e0       	ldi	r20, 0x02	; 2
    1884:	50 e0       	ldi	r21, 0x00	; 0
    1886:	a4 0e       	add	r10, r20
    1888:	b5 1e       	adc	r11, r21
    188a:	61 01       	movw	r12, r2
    188c:	01 e0       	ldi	r16, 0x01	; 1
    188e:	10 e0       	ldi	r17, 0x00	; 0
    1890:	12 c0       	rjmp	.+36     	; 0x18b6 <vfprintf+0x188>
    1892:	f5 01       	movw	r30, r10
    1894:	c0 80       	ld	r12, Z
    1896:	d1 80       	ldd	r13, Z+1	; 0x01
    1898:	f6 fc       	sbrc	r15, 6
    189a:	03 c0       	rjmp	.+6      	; 0x18a2 <vfprintf+0x174>
    189c:	6f ef       	ldi	r22, 0xFF	; 255
    189e:	7f ef       	ldi	r23, 0xFF	; 255
    18a0:	02 c0       	rjmp	.+4      	; 0x18a6 <vfprintf+0x178>
    18a2:	69 2d       	mov	r22, r9
    18a4:	70 e0       	ldi	r23, 0x00	; 0
    18a6:	42 e0       	ldi	r20, 0x02	; 2
    18a8:	50 e0       	ldi	r21, 0x00	; 0
    18aa:	a4 0e       	add	r10, r20
    18ac:	b5 1e       	adc	r11, r21
    18ae:	c6 01       	movw	r24, r12
    18b0:	0e 94 8d 10 	call	0x211a	; 0x211a <strnlen>
    18b4:	8c 01       	movw	r16, r24
    18b6:	5f e7       	ldi	r21, 0x7F	; 127
    18b8:	f5 22       	and	r15, r21
    18ba:	14 c0       	rjmp	.+40     	; 0x18e4 <vfprintf+0x1b6>
    18bc:	f5 01       	movw	r30, r10
    18be:	c0 80       	ld	r12, Z
    18c0:	d1 80       	ldd	r13, Z+1	; 0x01
    18c2:	f6 fc       	sbrc	r15, 6
    18c4:	03 c0       	rjmp	.+6      	; 0x18cc <vfprintf+0x19e>
    18c6:	6f ef       	ldi	r22, 0xFF	; 255
    18c8:	7f ef       	ldi	r23, 0xFF	; 255
    18ca:	02 c0       	rjmp	.+4      	; 0x18d0 <vfprintf+0x1a2>
    18cc:	69 2d       	mov	r22, r9
    18ce:	70 e0       	ldi	r23, 0x00	; 0
    18d0:	42 e0       	ldi	r20, 0x02	; 2
    18d2:	50 e0       	ldi	r21, 0x00	; 0
    18d4:	a4 0e       	add	r10, r20
    18d6:	b5 1e       	adc	r11, r21
    18d8:	c6 01       	movw	r24, r12
    18da:	0e 94 82 10 	call	0x2104	; 0x2104 <strnlen_P>
    18de:	8c 01       	movw	r16, r24
    18e0:	50 e8       	ldi	r21, 0x80	; 128
    18e2:	f5 2a       	or	r15, r21
    18e4:	f3 fe       	sbrs	r15, 3
    18e6:	07 c0       	rjmp	.+14     	; 0x18f6 <vfprintf+0x1c8>
    18e8:	1a c0       	rjmp	.+52     	; 0x191e <vfprintf+0x1f0>
    18ea:	80 e2       	ldi	r24, 0x20	; 32
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	b3 01       	movw	r22, r6
    18f0:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    18f4:	ea 94       	dec	r14
    18f6:	8e 2d       	mov	r24, r14
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	08 17       	cp	r16, r24
    18fc:	19 07       	cpc	r17, r25
    18fe:	a8 f3       	brcs	.-22     	; 0x18ea <vfprintf+0x1bc>
    1900:	0e c0       	rjmp	.+28     	; 0x191e <vfprintf+0x1f0>
    1902:	f6 01       	movw	r30, r12
    1904:	f7 fc       	sbrc	r15, 7
    1906:	85 91       	lpm	r24, Z+
    1908:	f7 fe       	sbrs	r15, 7
    190a:	81 91       	ld	r24, Z+
    190c:	6f 01       	movw	r12, r30
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	b3 01       	movw	r22, r6
    1912:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1916:	e1 10       	cpse	r14, r1
    1918:	ea 94       	dec	r14
    191a:	01 50       	subi	r16, 0x01	; 1
    191c:	10 40       	sbci	r17, 0x00	; 0
    191e:	01 15       	cp	r16, r1
    1920:	11 05       	cpc	r17, r1
    1922:	79 f7       	brne	.-34     	; 0x1902 <vfprintf+0x1d4>
    1924:	ea c0       	rjmp	.+468    	; 0x1afa <vfprintf+0x3cc>
    1926:	94 36       	cpi	r25, 0x64	; 100
    1928:	11 f0       	breq	.+4      	; 0x192e <vfprintf+0x200>
    192a:	99 36       	cpi	r25, 0x69	; 105
    192c:	69 f5       	brne	.+90     	; 0x1988 <vfprintf+0x25a>
    192e:	f7 fe       	sbrs	r15, 7
    1930:	08 c0       	rjmp	.+16     	; 0x1942 <vfprintf+0x214>
    1932:	f5 01       	movw	r30, r10
    1934:	20 81       	ld	r18, Z
    1936:	31 81       	ldd	r19, Z+1	; 0x01
    1938:	42 81       	ldd	r20, Z+2	; 0x02
    193a:	53 81       	ldd	r21, Z+3	; 0x03
    193c:	84 e0       	ldi	r24, 0x04	; 4
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	0a c0       	rjmp	.+20     	; 0x1956 <vfprintf+0x228>
    1942:	f5 01       	movw	r30, r10
    1944:	80 81       	ld	r24, Z
    1946:	91 81       	ldd	r25, Z+1	; 0x01
    1948:	9c 01       	movw	r18, r24
    194a:	44 27       	eor	r20, r20
    194c:	37 fd       	sbrc	r19, 7
    194e:	40 95       	com	r20
    1950:	54 2f       	mov	r21, r20
    1952:	82 e0       	ldi	r24, 0x02	; 2
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	a8 0e       	add	r10, r24
    1958:	b9 1e       	adc	r11, r25
    195a:	9f e6       	ldi	r25, 0x6F	; 111
    195c:	f9 22       	and	r15, r25
    195e:	57 ff       	sbrs	r21, 7
    1960:	09 c0       	rjmp	.+18     	; 0x1974 <vfprintf+0x246>
    1962:	50 95       	com	r21
    1964:	40 95       	com	r20
    1966:	30 95       	com	r19
    1968:	21 95       	neg	r18
    196a:	3f 4f       	sbci	r19, 0xFF	; 255
    196c:	4f 4f       	sbci	r20, 0xFF	; 255
    196e:	5f 4f       	sbci	r21, 0xFF	; 255
    1970:	e0 e8       	ldi	r30, 0x80	; 128
    1972:	fe 2a       	or	r15, r30
    1974:	ca 01       	movw	r24, r20
    1976:	b9 01       	movw	r22, r18
    1978:	a1 01       	movw	r20, r2
    197a:	2a e0       	ldi	r18, 0x0A	; 10
    197c:	30 e0       	ldi	r19, 0x00	; 0
    197e:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <__ultoa_invert>
    1982:	d8 2e       	mov	r13, r24
    1984:	d2 18       	sub	r13, r2
    1986:	40 c0       	rjmp	.+128    	; 0x1a08 <vfprintf+0x2da>
    1988:	95 37       	cpi	r25, 0x75	; 117
    198a:	29 f4       	brne	.+10     	; 0x1996 <vfprintf+0x268>
    198c:	1f 2d       	mov	r17, r15
    198e:	1f 7e       	andi	r17, 0xEF	; 239
    1990:	2a e0       	ldi	r18, 0x0A	; 10
    1992:	30 e0       	ldi	r19, 0x00	; 0
    1994:	1d c0       	rjmp	.+58     	; 0x19d0 <vfprintf+0x2a2>
    1996:	1f 2d       	mov	r17, r15
    1998:	19 7f       	andi	r17, 0xF9	; 249
    199a:	9f 36       	cpi	r25, 0x6F	; 111
    199c:	61 f0       	breq	.+24     	; 0x19b6 <vfprintf+0x288>
    199e:	90 37       	cpi	r25, 0x70	; 112
    19a0:	20 f4       	brcc	.+8      	; 0x19aa <vfprintf+0x27c>
    19a2:	98 35       	cpi	r25, 0x58	; 88
    19a4:	09 f0       	breq	.+2      	; 0x19a8 <vfprintf+0x27a>
    19a6:	ac c0       	rjmp	.+344    	; 0x1b00 <vfprintf+0x3d2>
    19a8:	0f c0       	rjmp	.+30     	; 0x19c8 <vfprintf+0x29a>
    19aa:	90 37       	cpi	r25, 0x70	; 112
    19ac:	39 f0       	breq	.+14     	; 0x19bc <vfprintf+0x28e>
    19ae:	98 37       	cpi	r25, 0x78	; 120
    19b0:	09 f0       	breq	.+2      	; 0x19b4 <vfprintf+0x286>
    19b2:	a6 c0       	rjmp	.+332    	; 0x1b00 <vfprintf+0x3d2>
    19b4:	04 c0       	rjmp	.+8      	; 0x19be <vfprintf+0x290>
    19b6:	28 e0       	ldi	r18, 0x08	; 8
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	0a c0       	rjmp	.+20     	; 0x19d0 <vfprintf+0x2a2>
    19bc:	10 61       	ori	r17, 0x10	; 16
    19be:	14 fd       	sbrc	r17, 4
    19c0:	14 60       	ori	r17, 0x04	; 4
    19c2:	20 e1       	ldi	r18, 0x10	; 16
    19c4:	30 e0       	ldi	r19, 0x00	; 0
    19c6:	04 c0       	rjmp	.+8      	; 0x19d0 <vfprintf+0x2a2>
    19c8:	14 fd       	sbrc	r17, 4
    19ca:	16 60       	ori	r17, 0x06	; 6
    19cc:	20 e1       	ldi	r18, 0x10	; 16
    19ce:	32 e0       	ldi	r19, 0x02	; 2
    19d0:	17 ff       	sbrs	r17, 7
    19d2:	08 c0       	rjmp	.+16     	; 0x19e4 <vfprintf+0x2b6>
    19d4:	f5 01       	movw	r30, r10
    19d6:	60 81       	ld	r22, Z
    19d8:	71 81       	ldd	r23, Z+1	; 0x01
    19da:	82 81       	ldd	r24, Z+2	; 0x02
    19dc:	93 81       	ldd	r25, Z+3	; 0x03
    19de:	44 e0       	ldi	r20, 0x04	; 4
    19e0:	50 e0       	ldi	r21, 0x00	; 0
    19e2:	08 c0       	rjmp	.+16     	; 0x19f4 <vfprintf+0x2c6>
    19e4:	f5 01       	movw	r30, r10
    19e6:	80 81       	ld	r24, Z
    19e8:	91 81       	ldd	r25, Z+1	; 0x01
    19ea:	bc 01       	movw	r22, r24
    19ec:	80 e0       	ldi	r24, 0x00	; 0
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	42 e0       	ldi	r20, 0x02	; 2
    19f2:	50 e0       	ldi	r21, 0x00	; 0
    19f4:	a4 0e       	add	r10, r20
    19f6:	b5 1e       	adc	r11, r21
    19f8:	a1 01       	movw	r20, r2
    19fa:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <__ultoa_invert>
    19fe:	d8 2e       	mov	r13, r24
    1a00:	d2 18       	sub	r13, r2
    1a02:	8f e7       	ldi	r24, 0x7F	; 127
    1a04:	f8 2e       	mov	r15, r24
    1a06:	f1 22       	and	r15, r17
    1a08:	f6 fe       	sbrs	r15, 6
    1a0a:	0b c0       	rjmp	.+22     	; 0x1a22 <vfprintf+0x2f4>
    1a0c:	5e ef       	ldi	r21, 0xFE	; 254
    1a0e:	f5 22       	and	r15, r21
    1a10:	d9 14       	cp	r13, r9
    1a12:	38 f4       	brcc	.+14     	; 0x1a22 <vfprintf+0x2f4>
    1a14:	f4 fe       	sbrs	r15, 4
    1a16:	07 c0       	rjmp	.+14     	; 0x1a26 <vfprintf+0x2f8>
    1a18:	f2 fc       	sbrc	r15, 2
    1a1a:	05 c0       	rjmp	.+10     	; 0x1a26 <vfprintf+0x2f8>
    1a1c:	8f ee       	ldi	r24, 0xEF	; 239
    1a1e:	f8 22       	and	r15, r24
    1a20:	02 c0       	rjmp	.+4      	; 0x1a26 <vfprintf+0x2f8>
    1a22:	1d 2d       	mov	r17, r13
    1a24:	01 c0       	rjmp	.+2      	; 0x1a28 <vfprintf+0x2fa>
    1a26:	19 2d       	mov	r17, r9
    1a28:	f4 fe       	sbrs	r15, 4
    1a2a:	0d c0       	rjmp	.+26     	; 0x1a46 <vfprintf+0x318>
    1a2c:	fe 01       	movw	r30, r28
    1a2e:	ed 0d       	add	r30, r13
    1a30:	f1 1d       	adc	r31, r1
    1a32:	80 81       	ld	r24, Z
    1a34:	80 33       	cpi	r24, 0x30	; 48
    1a36:	19 f4       	brne	.+6      	; 0x1a3e <vfprintf+0x310>
    1a38:	99 ee       	ldi	r25, 0xE9	; 233
    1a3a:	f9 22       	and	r15, r25
    1a3c:	08 c0       	rjmp	.+16     	; 0x1a4e <vfprintf+0x320>
    1a3e:	1f 5f       	subi	r17, 0xFF	; 255
    1a40:	f2 fe       	sbrs	r15, 2
    1a42:	05 c0       	rjmp	.+10     	; 0x1a4e <vfprintf+0x320>
    1a44:	03 c0       	rjmp	.+6      	; 0x1a4c <vfprintf+0x31e>
    1a46:	8f 2d       	mov	r24, r15
    1a48:	86 78       	andi	r24, 0x86	; 134
    1a4a:	09 f0       	breq	.+2      	; 0x1a4e <vfprintf+0x320>
    1a4c:	1f 5f       	subi	r17, 0xFF	; 255
    1a4e:	0f 2d       	mov	r16, r15
    1a50:	f3 fc       	sbrc	r15, 3
    1a52:	14 c0       	rjmp	.+40     	; 0x1a7c <vfprintf+0x34e>
    1a54:	f0 fe       	sbrs	r15, 0
    1a56:	0f c0       	rjmp	.+30     	; 0x1a76 <vfprintf+0x348>
    1a58:	1e 15       	cp	r17, r14
    1a5a:	10 f0       	brcs	.+4      	; 0x1a60 <vfprintf+0x332>
    1a5c:	9d 2c       	mov	r9, r13
    1a5e:	0b c0       	rjmp	.+22     	; 0x1a76 <vfprintf+0x348>
    1a60:	9d 2c       	mov	r9, r13
    1a62:	9e 0c       	add	r9, r14
    1a64:	91 1a       	sub	r9, r17
    1a66:	1e 2d       	mov	r17, r14
    1a68:	06 c0       	rjmp	.+12     	; 0x1a76 <vfprintf+0x348>
    1a6a:	80 e2       	ldi	r24, 0x20	; 32
    1a6c:	90 e0       	ldi	r25, 0x00	; 0
    1a6e:	b3 01       	movw	r22, r6
    1a70:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1a74:	1f 5f       	subi	r17, 0xFF	; 255
    1a76:	1e 15       	cp	r17, r14
    1a78:	c0 f3       	brcs	.-16     	; 0x1a6a <vfprintf+0x33c>
    1a7a:	04 c0       	rjmp	.+8      	; 0x1a84 <vfprintf+0x356>
    1a7c:	1e 15       	cp	r17, r14
    1a7e:	10 f4       	brcc	.+4      	; 0x1a84 <vfprintf+0x356>
    1a80:	e1 1a       	sub	r14, r17
    1a82:	01 c0       	rjmp	.+2      	; 0x1a86 <vfprintf+0x358>
    1a84:	ee 24       	eor	r14, r14
    1a86:	04 ff       	sbrs	r16, 4
    1a88:	0f c0       	rjmp	.+30     	; 0x1aa8 <vfprintf+0x37a>
    1a8a:	80 e3       	ldi	r24, 0x30	; 48
    1a8c:	90 e0       	ldi	r25, 0x00	; 0
    1a8e:	b3 01       	movw	r22, r6
    1a90:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1a94:	02 ff       	sbrs	r16, 2
    1a96:	1d c0       	rjmp	.+58     	; 0x1ad2 <vfprintf+0x3a4>
    1a98:	01 fd       	sbrc	r16, 1
    1a9a:	03 c0       	rjmp	.+6      	; 0x1aa2 <vfprintf+0x374>
    1a9c:	88 e7       	ldi	r24, 0x78	; 120
    1a9e:	90 e0       	ldi	r25, 0x00	; 0
    1aa0:	0e c0       	rjmp	.+28     	; 0x1abe <vfprintf+0x390>
    1aa2:	88 e5       	ldi	r24, 0x58	; 88
    1aa4:	90 e0       	ldi	r25, 0x00	; 0
    1aa6:	0b c0       	rjmp	.+22     	; 0x1abe <vfprintf+0x390>
    1aa8:	80 2f       	mov	r24, r16
    1aaa:	86 78       	andi	r24, 0x86	; 134
    1aac:	91 f0       	breq	.+36     	; 0x1ad2 <vfprintf+0x3a4>
    1aae:	01 ff       	sbrs	r16, 1
    1ab0:	02 c0       	rjmp	.+4      	; 0x1ab6 <vfprintf+0x388>
    1ab2:	8b e2       	ldi	r24, 0x2B	; 43
    1ab4:	01 c0       	rjmp	.+2      	; 0x1ab8 <vfprintf+0x38a>
    1ab6:	80 e2       	ldi	r24, 0x20	; 32
    1ab8:	f7 fc       	sbrc	r15, 7
    1aba:	8d e2       	ldi	r24, 0x2D	; 45
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	b3 01       	movw	r22, r6
    1ac0:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1ac4:	06 c0       	rjmp	.+12     	; 0x1ad2 <vfprintf+0x3a4>
    1ac6:	80 e3       	ldi	r24, 0x30	; 48
    1ac8:	90 e0       	ldi	r25, 0x00	; 0
    1aca:	b3 01       	movw	r22, r6
    1acc:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1ad0:	9a 94       	dec	r9
    1ad2:	d9 14       	cp	r13, r9
    1ad4:	c0 f3       	brcs	.-16     	; 0x1ac6 <vfprintf+0x398>
    1ad6:	da 94       	dec	r13
    1ad8:	f1 01       	movw	r30, r2
    1ada:	ed 0d       	add	r30, r13
    1adc:	f1 1d       	adc	r31, r1
    1ade:	80 81       	ld	r24, Z
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	b3 01       	movw	r22, r6
    1ae4:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1ae8:	dd 20       	and	r13, r13
    1aea:	a9 f7       	brne	.-22     	; 0x1ad6 <vfprintf+0x3a8>
    1aec:	06 c0       	rjmp	.+12     	; 0x1afa <vfprintf+0x3cc>
    1aee:	80 e2       	ldi	r24, 0x20	; 32
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	b3 01       	movw	r22, r6
    1af4:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <fputc>
    1af8:	ea 94       	dec	r14
    1afa:	ee 20       	and	r14, r14
    1afc:	c1 f7       	brne	.-16     	; 0x1aee <vfprintf+0x3c0>
    1afe:	43 ce       	rjmp	.-890    	; 0x1786 <vfprintf+0x58>
    1b00:	f3 01       	movw	r30, r6
    1b02:	66 81       	ldd	r22, Z+6	; 0x06
    1b04:	77 81       	ldd	r23, Z+7	; 0x07
    1b06:	cb 01       	movw	r24, r22
    1b08:	2b 96       	adiw	r28, 0x0b	; 11
    1b0a:	0f b6       	in	r0, 0x3f	; 63
    1b0c:	f8 94       	cli
    1b0e:	de bf       	out	0x3e, r29	; 62
    1b10:	0f be       	out	0x3f, r0	; 63
    1b12:	cd bf       	out	0x3d, r28	; 61
    1b14:	cf 91       	pop	r28
    1b16:	df 91       	pop	r29
    1b18:	1f 91       	pop	r17
    1b1a:	0f 91       	pop	r16
    1b1c:	ff 90       	pop	r15
    1b1e:	ef 90       	pop	r14
    1b20:	df 90       	pop	r13
    1b22:	cf 90       	pop	r12
    1b24:	bf 90       	pop	r11
    1b26:	af 90       	pop	r10
    1b28:	9f 90       	pop	r9
    1b2a:	8f 90       	pop	r8
    1b2c:	7f 90       	pop	r7
    1b2e:	6f 90       	pop	r6
    1b30:	5f 90       	pop	r5
    1b32:	4f 90       	pop	r4
    1b34:	3f 90       	pop	r3
    1b36:	2f 90       	pop	r2
    1b38:	08 95       	ret

00001b3a <putval>:
    1b3a:	fc 01       	movw	r30, r24
    1b3c:	20 fd       	sbrc	r18, 0
    1b3e:	08 c0       	rjmp	.+16     	; 0x1b50 <putval+0x16>
    1b40:	23 fd       	sbrc	r18, 3
    1b42:	05 c0       	rjmp	.+10     	; 0x1b4e <putval+0x14>
    1b44:	22 ff       	sbrs	r18, 2
    1b46:	02 c0       	rjmp	.+4      	; 0x1b4c <putval+0x12>
    1b48:	73 83       	std	Z+3, r23	; 0x03
    1b4a:	62 83       	std	Z+2, r22	; 0x02
    1b4c:	51 83       	std	Z+1, r21	; 0x01
    1b4e:	40 83       	st	Z, r20
    1b50:	08 95       	ret

00001b52 <mulacc>:
    1b52:	ef 92       	push	r14
    1b54:	ff 92       	push	r15
    1b56:	0f 93       	push	r16
    1b58:	1f 93       	push	r17
    1b5a:	44 ff       	sbrs	r20, 4
    1b5c:	02 c0       	rjmp	.+4      	; 0x1b62 <mulacc+0x10>
    1b5e:	33 e0       	ldi	r19, 0x03	; 3
    1b60:	11 c0       	rjmp	.+34     	; 0x1b84 <mulacc+0x32>
    1b62:	46 ff       	sbrs	r20, 6
    1b64:	02 c0       	rjmp	.+4      	; 0x1b6a <mulacc+0x18>
    1b66:	34 e0       	ldi	r19, 0x04	; 4
    1b68:	0d c0       	rjmp	.+26     	; 0x1b84 <mulacc+0x32>
    1b6a:	db 01       	movw	r26, r22
    1b6c:	fc 01       	movw	r30, r24
    1b6e:	aa 0f       	add	r26, r26
    1b70:	bb 1f       	adc	r27, r27
    1b72:	ee 1f       	adc	r30, r30
    1b74:	ff 1f       	adc	r31, r31
    1b76:	10 94       	com	r1
    1b78:	d1 f7       	brne	.-12     	; 0x1b6e <mulacc+0x1c>
    1b7a:	6a 0f       	add	r22, r26
    1b7c:	7b 1f       	adc	r23, r27
    1b7e:	8e 1f       	adc	r24, r30
    1b80:	9f 1f       	adc	r25, r31
    1b82:	31 e0       	ldi	r19, 0x01	; 1
    1b84:	66 0f       	add	r22, r22
    1b86:	77 1f       	adc	r23, r23
    1b88:	88 1f       	adc	r24, r24
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	31 50       	subi	r19, 0x01	; 1
    1b8e:	d1 f7       	brne	.-12     	; 0x1b84 <mulacc+0x32>
    1b90:	7b 01       	movw	r14, r22
    1b92:	8c 01       	movw	r16, r24
    1b94:	e2 0e       	add	r14, r18
    1b96:	f1 1c       	adc	r15, r1
    1b98:	01 1d       	adc	r16, r1
    1b9a:	11 1d       	adc	r17, r1
    1b9c:	a8 01       	movw	r20, r16
    1b9e:	97 01       	movw	r18, r14
    1ba0:	b7 01       	movw	r22, r14
    1ba2:	ca 01       	movw	r24, r20
    1ba4:	1f 91       	pop	r17
    1ba6:	0f 91       	pop	r16
    1ba8:	ff 90       	pop	r15
    1baa:	ef 90       	pop	r14
    1bac:	08 95       	ret

00001bae <skip_spaces>:
    1bae:	0f 93       	push	r16
    1bb0:	1f 93       	push	r17
    1bb2:	cf 93       	push	r28
    1bb4:	df 93       	push	r29
    1bb6:	8c 01       	movw	r16, r24
    1bb8:	c8 01       	movw	r24, r16
    1bba:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1bbe:	ec 01       	movw	r28, r24
    1bc0:	97 fd       	sbrc	r25, 7
    1bc2:	08 c0       	rjmp	.+16     	; 0x1bd4 <skip_spaces+0x26>
    1bc4:	0e 94 6f 10 	call	0x20de	; 0x20de <isspace>
    1bc8:	89 2b       	or	r24, r25
    1bca:	b1 f7       	brne	.-20     	; 0x1bb8 <skip_spaces+0xa>
    1bcc:	ce 01       	movw	r24, r28
    1bce:	b8 01       	movw	r22, r16
    1bd0:	0e 94 da 10 	call	0x21b4	; 0x21b4 <ungetc>
    1bd4:	ce 01       	movw	r24, r28
    1bd6:	df 91       	pop	r29
    1bd8:	cf 91       	pop	r28
    1bda:	1f 91       	pop	r17
    1bdc:	0f 91       	pop	r16
    1bde:	08 95       	ret

00001be0 <conv_int>:
    1be0:	af 92       	push	r10
    1be2:	bf 92       	push	r11
    1be4:	cf 92       	push	r12
    1be6:	df 92       	push	r13
    1be8:	ef 92       	push	r14
    1bea:	ff 92       	push	r15
    1bec:	0f 93       	push	r16
    1bee:	1f 93       	push	r17
    1bf0:	cf 93       	push	r28
    1bf2:	df 93       	push	r29
    1bf4:	ec 01       	movw	r28, r24
    1bf6:	c6 2e       	mov	r12, r22
    1bf8:	5a 01       	movw	r10, r20
    1bfa:	12 2f       	mov	r17, r18
    1bfc:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1c00:	ac 01       	movw	r20, r24
    1c02:	8b 32       	cpi	r24, 0x2B	; 43
    1c04:	19 f0       	breq	.+6      	; 0x1c0c <conv_int+0x2c>
    1c06:	8d 32       	cpi	r24, 0x2D	; 45
    1c08:	51 f4       	brne	.+20     	; 0x1c1e <conv_int+0x3e>
    1c0a:	10 68       	ori	r17, 0x80	; 128
    1c0c:	ca 94       	dec	r12
    1c0e:	09 f4       	brne	.+2      	; 0x1c12 <conv_int+0x32>
    1c10:	6d c0       	rjmp	.+218    	; 0x1cec <conv_int+0x10c>
    1c12:	ce 01       	movw	r24, r28
    1c14:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1c18:	ac 01       	movw	r20, r24
    1c1a:	97 fd       	sbrc	r25, 7
    1c1c:	67 c0       	rjmp	.+206    	; 0x1cec <conv_int+0x10c>
    1c1e:	6d ef       	ldi	r22, 0xFD	; 253
    1c20:	d6 2e       	mov	r13, r22
    1c22:	d1 22       	and	r13, r17
    1c24:	8d 2d       	mov	r24, r13
    1c26:	80 73       	andi	r24, 0x30	; 48
    1c28:	01 f5       	brne	.+64     	; 0x1c6a <conv_int+0x8a>
    1c2a:	40 33       	cpi	r20, 0x30	; 48
    1c2c:	f1 f4       	brne	.+60     	; 0x1c6a <conv_int+0x8a>
    1c2e:	ca 94       	dec	r12
    1c30:	09 f4       	brne	.+2      	; 0x1c34 <conv_int+0x54>
    1c32:	47 c0       	rjmp	.+142    	; 0x1cc2 <conv_int+0xe2>
    1c34:	ce 01       	movw	r24, r28
    1c36:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1c3a:	ac 01       	movw	r20, r24
    1c3c:	97 fd       	sbrc	r25, 7
    1c3e:	41 c0       	rjmp	.+130    	; 0x1cc2 <conv_int+0xe2>
    1c40:	82 e0       	ldi	r24, 0x02	; 2
    1c42:	d8 2a       	or	r13, r24
    1c44:	48 37       	cpi	r20, 0x78	; 120
    1c46:	11 f0       	breq	.+4      	; 0x1c4c <conv_int+0x6c>
    1c48:	48 35       	cpi	r20, 0x58	; 88
    1c4a:	59 f4       	brne	.+22     	; 0x1c62 <conv_int+0x82>
    1c4c:	80 e4       	ldi	r24, 0x40	; 64
    1c4e:	d8 2a       	or	r13, r24
    1c50:	ca 94       	dec	r12
    1c52:	b9 f1       	breq	.+110    	; 0x1cc2 <conv_int+0xe2>
    1c54:	ce 01       	movw	r24, r28
    1c56:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1c5a:	ac 01       	movw	r20, r24
    1c5c:	99 23       	and	r25, r25
    1c5e:	2c f4       	brge	.+10     	; 0x1c6a <conv_int+0x8a>
    1c60:	30 c0       	rjmp	.+96     	; 0x1cc2 <conv_int+0xe2>
    1c62:	d6 fc       	sbrc	r13, 6
    1c64:	02 c0       	rjmp	.+4      	; 0x1c6a <conv_int+0x8a>
    1c66:	80 e1       	ldi	r24, 0x10	; 16
    1c68:	d8 2a       	or	r13, r24
    1c6a:	ee 24       	eor	r14, r14
    1c6c:	ff 24       	eor	r15, r15
    1c6e:	87 01       	movw	r16, r14
    1c70:	24 2f       	mov	r18, r20
    1c72:	20 53       	subi	r18, 0x30	; 48
    1c74:	28 30       	cpi	r18, 0x08	; 8
    1c76:	88 f0       	brcs	.+34     	; 0x1c9a <conv_int+0xba>
    1c78:	d4 fc       	sbrc	r13, 4
    1c7a:	09 c0       	rjmp	.+18     	; 0x1c8e <conv_int+0xae>
    1c7c:	2a 30       	cpi	r18, 0x0A	; 10
    1c7e:	68 f0       	brcs	.+26     	; 0x1c9a <conv_int+0xba>
    1c80:	d6 fe       	sbrs	r13, 6
    1c82:	05 c0       	rjmp	.+10     	; 0x1c8e <conv_int+0xae>
    1c84:	2f 7d       	andi	r18, 0xDF	; 223
    1c86:	82 2f       	mov	r24, r18
    1c88:	81 51       	subi	r24, 0x11	; 17
    1c8a:	86 30       	cpi	r24, 0x06	; 6
    1c8c:	28 f0       	brcs	.+10     	; 0x1c98 <conv_int+0xb8>
    1c8e:	ca 01       	movw	r24, r20
    1c90:	be 01       	movw	r22, r28
    1c92:	0e 94 da 10 	call	0x21b4	; 0x21b4 <ungetc>
    1c96:	12 c0       	rjmp	.+36     	; 0x1cbc <conv_int+0xdc>
    1c98:	27 50       	subi	r18, 0x07	; 7
    1c9a:	c8 01       	movw	r24, r16
    1c9c:	b7 01       	movw	r22, r14
    1c9e:	4d 2d       	mov	r20, r13
    1ca0:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <mulacc>
    1ca4:	7b 01       	movw	r14, r22
    1ca6:	8c 01       	movw	r16, r24
    1ca8:	82 e0       	ldi	r24, 0x02	; 2
    1caa:	d8 2a       	or	r13, r24
    1cac:	ca 94       	dec	r12
    1cae:	61 f0       	breq	.+24     	; 0x1cc8 <conv_int+0xe8>
    1cb0:	ce 01       	movw	r24, r28
    1cb2:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1cb6:	ac 01       	movw	r20, r24
    1cb8:	97 ff       	sbrs	r25, 7
    1cba:	da cf       	rjmp	.-76     	; 0x1c70 <conv_int+0x90>
    1cbc:	d1 fc       	sbrc	r13, 1
    1cbe:	04 c0       	rjmp	.+8      	; 0x1cc8 <conv_int+0xe8>
    1cc0:	15 c0       	rjmp	.+42     	; 0x1cec <conv_int+0x10c>
    1cc2:	ee 24       	eor	r14, r14
    1cc4:	ff 24       	eor	r15, r15
    1cc6:	87 01       	movw	r16, r14
    1cc8:	d7 fe       	sbrs	r13, 7
    1cca:	08 c0       	rjmp	.+16     	; 0x1cdc <conv_int+0xfc>
    1ccc:	10 95       	com	r17
    1cce:	00 95       	com	r16
    1cd0:	f0 94       	com	r15
    1cd2:	e0 94       	com	r14
    1cd4:	e1 1c       	adc	r14, r1
    1cd6:	f1 1c       	adc	r15, r1
    1cd8:	01 1d       	adc	r16, r1
    1cda:	11 1d       	adc	r17, r1
    1cdc:	c5 01       	movw	r24, r10
    1cde:	b8 01       	movw	r22, r16
    1ce0:	a7 01       	movw	r20, r14
    1ce2:	2d 2d       	mov	r18, r13
    1ce4:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <putval>
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	01 c0       	rjmp	.+2      	; 0x1cee <conv_int+0x10e>
    1cec:	80 e0       	ldi	r24, 0x00	; 0
    1cee:	df 91       	pop	r29
    1cf0:	cf 91       	pop	r28
    1cf2:	1f 91       	pop	r17
    1cf4:	0f 91       	pop	r16
    1cf6:	ff 90       	pop	r15
    1cf8:	ef 90       	pop	r14
    1cfa:	df 90       	pop	r13
    1cfc:	cf 90       	pop	r12
    1cfe:	bf 90       	pop	r11
    1d00:	af 90       	pop	r10
    1d02:	08 95       	ret

00001d04 <conv_brk>:
    1d04:	6f 92       	push	r6
    1d06:	7f 92       	push	r7
    1d08:	8f 92       	push	r8
    1d0a:	9f 92       	push	r9
    1d0c:	af 92       	push	r10
    1d0e:	bf 92       	push	r11
    1d10:	cf 92       	push	r12
    1d12:	df 92       	push	r13
    1d14:	ef 92       	push	r14
    1d16:	ff 92       	push	r15
    1d18:	0f 93       	push	r16
    1d1a:	1f 93       	push	r17
    1d1c:	df 93       	push	r29
    1d1e:	cf 93       	push	r28
    1d20:	cd b7       	in	r28, 0x3d	; 61
    1d22:	de b7       	in	r29, 0x3e	; 62
    1d24:	a0 97       	sbiw	r28, 0x20	; 32
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	f8 94       	cli
    1d2a:	de bf       	out	0x3e, r29	; 62
    1d2c:	0f be       	out	0x3f, r0	; 63
    1d2e:	cd bf       	out	0x3d, r28	; 61
    1d30:	6c 01       	movw	r12, r24
    1d32:	a6 2e       	mov	r10, r22
    1d34:	8a 01       	movw	r16, r20
    1d36:	79 01       	movw	r14, r18
    1d38:	fe 01       	movw	r30, r28
    1d3a:	31 96       	adiw	r30, 0x01	; 1
    1d3c:	80 e2       	ldi	r24, 0x20	; 32
    1d3e:	df 01       	movw	r26, r30
    1d40:	1d 92       	st	X+, r1
    1d42:	8a 95       	dec	r24
    1d44:	e9 f7       	brne	.-6      	; 0x1d40 <conv_brk+0x3c>
    1d46:	70 e0       	ldi	r23, 0x00	; 0
    1d48:	30 e0       	ldi	r19, 0x00	; 0
    1d4a:	60 e0       	ldi	r22, 0x00	; 0
    1d4c:	40 e0       	ldi	r20, 0x00	; 0
    1d4e:	50 e0       	ldi	r21, 0x00	; 0
    1d50:	4f 01       	movw	r8, r30
    1d52:	a1 e0       	ldi	r26, 0x01	; 1
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	f6 01       	movw	r30, r12
    1d58:	83 81       	ldd	r24, Z+3	; 0x03
    1d5a:	f7 01       	movw	r30, r14
    1d5c:	83 fd       	sbrc	r24, 3
    1d5e:	25 91       	lpm	r18, Z+
    1d60:	83 ff       	sbrs	r24, 3
    1d62:	21 91       	ld	r18, Z+
    1d64:	7f 01       	movw	r14, r30
    1d66:	22 23       	and	r18, r18
    1d68:	09 f4       	brne	.+2      	; 0x1d6c <conv_brk+0x68>
    1d6a:	7e c0       	rjmp	.+252    	; 0x1e68 <conv_brk+0x164>
    1d6c:	2e 35       	cpi	r18, 0x5E	; 94
    1d6e:	19 f4       	brne	.+6      	; 0x1d76 <conv_brk+0x72>
    1d70:	41 15       	cp	r20, r1
    1d72:	51 05       	cpc	r21, r1
    1d74:	69 f1       	breq	.+90     	; 0x1dd0 <conv_brk+0xcc>
    1d76:	87 2f       	mov	r24, r23
    1d78:	90 e0       	ldi	r25, 0x00	; 0
    1d7a:	84 17       	cp	r24, r20
    1d7c:	95 07       	cpc	r25, r21
    1d7e:	44 f4       	brge	.+16     	; 0x1d90 <conv_brk+0x8c>
    1d80:	2d 35       	cpi	r18, 0x5D	; 93
    1d82:	51 f1       	breq	.+84     	; 0x1dd8 <conv_brk+0xd4>
    1d84:	2d 32       	cpi	r18, 0x2D	; 45
    1d86:	21 f4       	brne	.+8      	; 0x1d90 <conv_brk+0x8c>
    1d88:	33 23       	and	r19, r19
    1d8a:	29 f4       	brne	.+10     	; 0x1d96 <conv_brk+0x92>
    1d8c:	31 e0       	ldi	r19, 0x01	; 1
    1d8e:	21 c0       	rjmp	.+66     	; 0x1dd2 <conv_brk+0xce>
    1d90:	33 23       	and	r19, r19
    1d92:	09 f4       	brne	.+2      	; 0x1d96 <conv_brk+0x92>
    1d94:	62 2f       	mov	r22, r18
    1d96:	32 2f       	mov	r19, r18
    1d98:	83 2f       	mov	r24, r19
    1d9a:	86 95       	lsr	r24
    1d9c:	86 95       	lsr	r24
    1d9e:	86 95       	lsr	r24
    1da0:	f4 01       	movw	r30, r8
    1da2:	e8 0f       	add	r30, r24
    1da4:	f1 1d       	adc	r31, r1
    1da6:	83 2f       	mov	r24, r19
    1da8:	87 70       	andi	r24, 0x07	; 7
    1daa:	3d 01       	movw	r6, r26
    1dac:	02 c0       	rjmp	.+4      	; 0x1db2 <conv_brk+0xae>
    1dae:	66 0c       	add	r6, r6
    1db0:	77 1c       	adc	r7, r7
    1db2:	8a 95       	dec	r24
    1db4:	e2 f7       	brpl	.-8      	; 0x1dae <conv_brk+0xaa>
    1db6:	20 81       	ld	r18, Z
    1db8:	26 29       	or	r18, r6
    1dba:	20 83       	st	Z, r18
    1dbc:	36 17       	cp	r19, r22
    1dbe:	11 f4       	brne	.+4      	; 0x1dc4 <conv_brk+0xc0>
    1dc0:	30 e0       	ldi	r19, 0x00	; 0
    1dc2:	07 c0       	rjmp	.+14     	; 0x1dd2 <conv_brk+0xce>
    1dc4:	36 17       	cp	r19, r22
    1dc6:	10 f4       	brcc	.+4      	; 0x1dcc <conv_brk+0xc8>
    1dc8:	3f 5f       	subi	r19, 0xFF	; 255
    1dca:	e6 cf       	rjmp	.-52     	; 0x1d98 <conv_brk+0x94>
    1dcc:	31 50       	subi	r19, 0x01	; 1
    1dce:	e4 cf       	rjmp	.-56     	; 0x1d98 <conv_brk+0x94>
    1dd0:	71 e0       	ldi	r23, 0x01	; 1
    1dd2:	4f 5f       	subi	r20, 0xFF	; 255
    1dd4:	5f 4f       	sbci	r21, 0xFF	; 255
    1dd6:	bf cf       	rjmp	.-130    	; 0x1d56 <conv_brk+0x52>
    1dd8:	33 23       	and	r19, r19
    1dda:	19 f0       	breq	.+6      	; 0x1de2 <conv_brk+0xde>
    1ddc:	8e 81       	ldd	r24, Y+6	; 0x06
    1dde:	80 62       	ori	r24, 0x20	; 32
    1de0:	8e 83       	std	Y+6, r24	; 0x06
    1de2:	77 23       	and	r23, r23
    1de4:	59 f0       	breq	.+22     	; 0x1dfc <conv_brk+0xf8>
    1de6:	fe 01       	movw	r30, r28
    1de8:	31 96       	adiw	r30, 0x01	; 1
    1dea:	9e 01       	movw	r18, r28
    1dec:	2f 5d       	subi	r18, 0xDF	; 223
    1dee:	3f 4f       	sbci	r19, 0xFF	; 255
    1df0:	80 81       	ld	r24, Z
    1df2:	80 95       	com	r24
    1df4:	81 93       	st	Z+, r24
    1df6:	e2 17       	cp	r30, r18
    1df8:	f3 07       	cpc	r31, r19
    1dfa:	d1 f7       	brne	.-12     	; 0x1df0 <conv_brk+0xec>
    1dfc:	bb 24       	eor	r11, r11
    1dfe:	b3 94       	inc	r11
    1e00:	4e 01       	movw	r8, r28
    1e02:	08 94       	sec
    1e04:	81 1c       	adc	r8, r1
    1e06:	91 1c       	adc	r9, r1
    1e08:	c6 01       	movw	r24, r12
    1e0a:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1e0e:	ac 01       	movw	r20, r24
    1e10:	97 fd       	sbrc	r25, 7
    1e12:	22 c0       	rjmp	.+68     	; 0x1e58 <conv_brk+0x154>
    1e14:	86 95       	lsr	r24
    1e16:	86 95       	lsr	r24
    1e18:	86 95       	lsr	r24
    1e1a:	f4 01       	movw	r30, r8
    1e1c:	e8 0f       	add	r30, r24
    1e1e:	f1 1d       	adc	r31, r1
    1e20:	80 81       	ld	r24, Z
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	9a 01       	movw	r18, r20
    1e26:	27 70       	andi	r18, 0x07	; 7
    1e28:	30 70       	andi	r19, 0x00	; 0
    1e2a:	02 c0       	rjmp	.+4      	; 0x1e30 <conv_brk+0x12c>
    1e2c:	95 95       	asr	r25
    1e2e:	87 95       	ror	r24
    1e30:	2a 95       	dec	r18
    1e32:	e2 f7       	brpl	.-8      	; 0x1e2c <conv_brk+0x128>
    1e34:	80 fd       	sbrc	r24, 0
    1e36:	05 c0       	rjmp	.+10     	; 0x1e42 <conv_brk+0x13e>
    1e38:	ca 01       	movw	r24, r20
    1e3a:	b6 01       	movw	r22, r12
    1e3c:	0e 94 da 10 	call	0x21b4	; 0x21b4 <ungetc>
    1e40:	0b c0       	rjmp	.+22     	; 0x1e58 <conv_brk+0x154>
    1e42:	01 15       	cp	r16, r1
    1e44:	11 05       	cpc	r17, r1
    1e46:	19 f0       	breq	.+6      	; 0x1e4e <conv_brk+0x14a>
    1e48:	d8 01       	movw	r26, r16
    1e4a:	4d 93       	st	X+, r20
    1e4c:	8d 01       	movw	r16, r26
    1e4e:	aa 94       	dec	r10
    1e50:	bb 24       	eor	r11, r11
    1e52:	aa 20       	and	r10, r10
    1e54:	c9 f6       	brne	.-78     	; 0x1e08 <conv_brk+0x104>
    1e56:	02 c0       	rjmp	.+4      	; 0x1e5c <conv_brk+0x158>
    1e58:	bb 20       	and	r11, r11
    1e5a:	31 f4       	brne	.+12     	; 0x1e68 <conv_brk+0x164>
    1e5c:	01 15       	cp	r16, r1
    1e5e:	11 05       	cpc	r17, r1
    1e60:	29 f0       	breq	.+10     	; 0x1e6c <conv_brk+0x168>
    1e62:	f8 01       	movw	r30, r16
    1e64:	10 82       	st	Z, r1
    1e66:	02 c0       	rjmp	.+4      	; 0x1e6c <conv_brk+0x168>
    1e68:	ee 24       	eor	r14, r14
    1e6a:	ff 24       	eor	r15, r15
    1e6c:	c7 01       	movw	r24, r14
    1e6e:	a0 96       	adiw	r28, 0x20	; 32
    1e70:	0f b6       	in	r0, 0x3f	; 63
    1e72:	f8 94       	cli
    1e74:	de bf       	out	0x3e, r29	; 62
    1e76:	0f be       	out	0x3f, r0	; 63
    1e78:	cd bf       	out	0x3d, r28	; 61
    1e7a:	cf 91       	pop	r28
    1e7c:	df 91       	pop	r29
    1e7e:	1f 91       	pop	r17
    1e80:	0f 91       	pop	r16
    1e82:	ff 90       	pop	r15
    1e84:	ef 90       	pop	r14
    1e86:	df 90       	pop	r13
    1e88:	cf 90       	pop	r12
    1e8a:	bf 90       	pop	r11
    1e8c:	af 90       	pop	r10
    1e8e:	9f 90       	pop	r9
    1e90:	8f 90       	pop	r8
    1e92:	7f 90       	pop	r7
    1e94:	6f 90       	pop	r6
    1e96:	08 95       	ret

00001e98 <vfscanf>:
    1e98:	6f 92       	push	r6
    1e9a:	7f 92       	push	r7
    1e9c:	8f 92       	push	r8
    1e9e:	9f 92       	push	r9
    1ea0:	af 92       	push	r10
    1ea2:	bf 92       	push	r11
    1ea4:	cf 92       	push	r12
    1ea6:	df 92       	push	r13
    1ea8:	ef 92       	push	r14
    1eaa:	ff 92       	push	r15
    1eac:	0f 93       	push	r16
    1eae:	1f 93       	push	r17
    1eb0:	cf 93       	push	r28
    1eb2:	df 93       	push	r29
    1eb4:	5c 01       	movw	r10, r24
    1eb6:	6b 01       	movw	r12, r22
    1eb8:	3a 01       	movw	r6, r20
    1eba:	fc 01       	movw	r30, r24
    1ebc:	17 82       	std	Z+7, r1	; 0x07
    1ebe:	16 82       	std	Z+6, r1	; 0x06
    1ec0:	88 24       	eor	r8, r8
    1ec2:	ea c0       	rjmp	.+468    	; 0x2098 <vfscanf+0x200>
    1ec4:	81 2f       	mov	r24, r17
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	0e 94 6f 10 	call	0x20de	; 0x20de <isspace>
    1ecc:	89 2b       	or	r24, r25
    1ece:	21 f0       	breq	.+8      	; 0x1ed8 <vfscanf+0x40>
    1ed0:	c5 01       	movw	r24, r10
    1ed2:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <skip_spaces>
    1ed6:	e0 c0       	rjmp	.+448    	; 0x2098 <vfscanf+0x200>
    1ed8:	15 32       	cpi	r17, 0x25	; 37
    1eda:	49 f4       	brne	.+18     	; 0x1eee <vfscanf+0x56>
    1edc:	f6 01       	movw	r30, r12
    1ede:	f3 fc       	sbrc	r15, 3
    1ee0:	65 91       	lpm	r22, Z+
    1ee2:	f3 fe       	sbrs	r15, 3
    1ee4:	61 91       	ld	r22, Z+
    1ee6:	6f 01       	movw	r12, r30
    1ee8:	65 32       	cpi	r22, 0x25	; 37
    1eea:	69 f4       	brne	.+26     	; 0x1f06 <vfscanf+0x6e>
    1eec:	15 e2       	ldi	r17, 0x25	; 37
    1eee:	c5 01       	movw	r24, r10
    1ef0:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1ef4:	97 fd       	sbrc	r25, 7
    1ef6:	dc c0       	rjmp	.+440    	; 0x20b0 <vfscanf+0x218>
    1ef8:	18 17       	cp	r17, r24
    1efa:	09 f4       	brne	.+2      	; 0x1efe <vfscanf+0x66>
    1efc:	cd c0       	rjmp	.+410    	; 0x2098 <vfscanf+0x200>
    1efe:	b5 01       	movw	r22, r10
    1f00:	0e 94 da 10 	call	0x21b4	; 0x21b4 <ungetc>
    1f04:	da c0       	rjmp	.+436    	; 0x20ba <vfscanf+0x222>
    1f06:	6a 32       	cpi	r22, 0x2A	; 42
    1f08:	19 f0       	breq	.+6      	; 0x1f10 <vfscanf+0x78>
    1f0a:	16 2f       	mov	r17, r22
    1f0c:	00 e0       	ldi	r16, 0x00	; 0
    1f0e:	06 c0       	rjmp	.+12     	; 0x1f1c <vfscanf+0x84>
    1f10:	f3 fc       	sbrc	r15, 3
    1f12:	15 91       	lpm	r17, Z+
    1f14:	f3 fe       	sbrs	r15, 3
    1f16:	11 91       	ld	r17, Z+
    1f18:	6f 01       	movw	r12, r30
    1f1a:	01 e0       	ldi	r16, 0x01	; 1
    1f1c:	99 24       	eor	r9, r9
    1f1e:	0f c0       	rjmp	.+30     	; 0x1f3e <vfscanf+0xa6>
    1f20:	02 60       	ori	r16, 0x02	; 2
    1f22:	69 2d       	mov	r22, r9
    1f24:	70 e0       	ldi	r23, 0x00	; 0
    1f26:	80 e0       	ldi	r24, 0x00	; 0
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	40 e2       	ldi	r20, 0x20	; 32
    1f2c:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <mulacc>
    1f30:	96 2e       	mov	r9, r22
    1f32:	f6 01       	movw	r30, r12
    1f34:	f3 fc       	sbrc	r15, 3
    1f36:	15 91       	lpm	r17, Z+
    1f38:	f3 fe       	sbrs	r15, 3
    1f3a:	11 91       	ld	r17, Z+
    1f3c:	6f 01       	movw	r12, r30
    1f3e:	21 2f       	mov	r18, r17
    1f40:	20 53       	subi	r18, 0x30	; 48
    1f42:	2a 30       	cpi	r18, 0x0A	; 10
    1f44:	68 f3       	brcs	.-38     	; 0x1f20 <vfscanf+0x88>
    1f46:	01 fd       	sbrc	r16, 1
    1f48:	03 c0       	rjmp	.+6      	; 0x1f50 <vfscanf+0xb8>
    1f4a:	99 24       	eor	r9, r9
    1f4c:	9a 94       	dec	r9
    1f4e:	03 c0       	rjmp	.+6      	; 0x1f56 <vfscanf+0xbe>
    1f50:	99 20       	and	r9, r9
    1f52:	09 f4       	brne	.+2      	; 0x1f56 <vfscanf+0xbe>
    1f54:	b2 c0       	rjmp	.+356    	; 0x20ba <vfscanf+0x222>
    1f56:	18 36       	cpi	r17, 0x68	; 104
    1f58:	21 f0       	breq	.+8      	; 0x1f62 <vfscanf+0xca>
    1f5a:	1c 36       	cpi	r17, 0x6C	; 108
    1f5c:	99 f4       	brne	.+38     	; 0x1f84 <vfscanf+0xec>
    1f5e:	f6 01       	movw	r30, r12
    1f60:	0b c0       	rjmp	.+22     	; 0x1f78 <vfscanf+0xe0>
    1f62:	f6 01       	movw	r30, r12
    1f64:	f3 fc       	sbrc	r15, 3
    1f66:	65 91       	lpm	r22, Z+
    1f68:	f3 fe       	sbrs	r15, 3
    1f6a:	61 91       	ld	r22, Z+
    1f6c:	68 36       	cpi	r22, 0x68	; 104
    1f6e:	19 f0       	breq	.+6      	; 0x1f76 <vfscanf+0xde>
    1f70:	6f 01       	movw	r12, r30
    1f72:	16 2f       	mov	r17, r22
    1f74:	07 c0       	rjmp	.+14     	; 0x1f84 <vfscanf+0xec>
    1f76:	08 60       	ori	r16, 0x08	; 8
    1f78:	04 60       	ori	r16, 0x04	; 4
    1f7a:	f3 fc       	sbrc	r15, 3
    1f7c:	15 91       	lpm	r17, Z+
    1f7e:	f3 fe       	sbrs	r15, 3
    1f80:	11 91       	ld	r17, Z+
    1f82:	6f 01       	movw	r12, r30
    1f84:	11 23       	and	r17, r17
    1f86:	09 f4       	brne	.+2      	; 0x1f8a <vfscanf+0xf2>
    1f88:	98 c0       	rjmp	.+304    	; 0x20ba <vfscanf+0x222>
    1f8a:	86 e4       	ldi	r24, 0x46	; 70
    1f8c:	91 e0       	ldi	r25, 0x01	; 1
    1f8e:	61 2f       	mov	r22, r17
    1f90:	70 e0       	ldi	r23, 0x00	; 0
    1f92:	0e 94 77 10 	call	0x20ee	; 0x20ee <strchr_P>
    1f96:	89 2b       	or	r24, r25
    1f98:	09 f4       	brne	.+2      	; 0x1f9c <vfscanf+0x104>
    1f9a:	8f c0       	rjmp	.+286    	; 0x20ba <vfscanf+0x222>
    1f9c:	80 2f       	mov	r24, r16
    1f9e:	00 ff       	sbrs	r16, 0
    1fa0:	03 c0       	rjmp	.+6      	; 0x1fa8 <vfscanf+0x110>
    1fa2:	ee 24       	eor	r14, r14
    1fa4:	ff 24       	eor	r15, r15
    1fa6:	07 c0       	rjmp	.+14     	; 0x1fb6 <vfscanf+0x11e>
    1fa8:	f3 01       	movw	r30, r6
    1faa:	e0 80       	ld	r14, Z
    1fac:	f1 80       	ldd	r15, Z+1	; 0x01
    1fae:	22 e0       	ldi	r18, 0x02	; 2
    1fb0:	30 e0       	ldi	r19, 0x00	; 0
    1fb2:	62 0e       	add	r6, r18
    1fb4:	73 1e       	adc	r7, r19
    1fb6:	1e 36       	cpi	r17, 0x6E	; 110
    1fb8:	51 f4       	brne	.+20     	; 0x1fce <vfscanf+0x136>
    1fba:	f5 01       	movw	r30, r10
    1fbc:	46 81       	ldd	r20, Z+6	; 0x06
    1fbe:	57 81       	ldd	r21, Z+7	; 0x07
    1fc0:	60 e0       	ldi	r22, 0x00	; 0
    1fc2:	70 e0       	ldi	r23, 0x00	; 0
    1fc4:	c7 01       	movw	r24, r14
    1fc6:	20 2f       	mov	r18, r16
    1fc8:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <putval>
    1fcc:	65 c0       	rjmp	.+202    	; 0x2098 <vfscanf+0x200>
    1fce:	13 36       	cpi	r17, 0x63	; 99
    1fd0:	91 f4       	brne	.+36     	; 0x1ff6 <vfscanf+0x15e>
    1fd2:	81 fd       	sbrc	r24, 1
    1fd4:	02 c0       	rjmp	.+4      	; 0x1fda <vfscanf+0x142>
    1fd6:	99 24       	eor	r9, r9
    1fd8:	93 94       	inc	r9
    1fda:	c5 01       	movw	r24, r10
    1fdc:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    1fe0:	97 fd       	sbrc	r25, 7
    1fe2:	66 c0       	rjmp	.+204    	; 0x20b0 <vfscanf+0x218>
    1fe4:	e1 14       	cp	r14, r1
    1fe6:	f1 04       	cpc	r15, r1
    1fe8:	19 f0       	breq	.+6      	; 0x1ff0 <vfscanf+0x158>
    1fea:	f7 01       	movw	r30, r14
    1fec:	81 93       	st	Z+, r24
    1fee:	7f 01       	movw	r14, r30
    1ff0:	9a 94       	dec	r9
    1ff2:	99 f7       	brne	.-26     	; 0x1fda <vfscanf+0x142>
    1ff4:	4f c0       	rjmp	.+158    	; 0x2094 <vfscanf+0x1fc>
    1ff6:	1b 35       	cpi	r17, 0x5B	; 91
    1ff8:	59 f4       	brne	.+22     	; 0x2010 <vfscanf+0x178>
    1ffa:	c5 01       	movw	r24, r10
    1ffc:	69 2d       	mov	r22, r9
    1ffe:	a7 01       	movw	r20, r14
    2000:	96 01       	movw	r18, r12
    2002:	0e 94 82 0e 	call	0x1d04	; 0x1d04 <conv_brk>
    2006:	6c 01       	movw	r12, r24
    2008:	00 97       	sbiw	r24, 0x00	; 0
    200a:	09 f0       	breq	.+2      	; 0x200e <vfscanf+0x176>
    200c:	43 c0       	rjmp	.+134    	; 0x2094 <vfscanf+0x1fc>
    200e:	3d c0       	rjmp	.+122    	; 0x208a <vfscanf+0x1f2>
    2010:	c5 01       	movw	r24, r10
    2012:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <skip_spaces>
    2016:	97 fd       	sbrc	r25, 7
    2018:	4b c0       	rjmp	.+150    	; 0x20b0 <vfscanf+0x218>
    201a:	1f 36       	cpi	r17, 0x6F	; 111
    201c:	59 f1       	breq	.+86     	; 0x2074 <vfscanf+0x1dc>
    201e:	10 37       	cpi	r17, 0x70	; 112
    2020:	28 f4       	brcc	.+10     	; 0x202c <vfscanf+0x194>
    2022:	14 36       	cpi	r17, 0x64	; 100
    2024:	29 f1       	breq	.+74     	; 0x2070 <vfscanf+0x1d8>
    2026:	19 36       	cpi	r17, 0x69	; 105
    2028:	39 f5       	brne	.+78     	; 0x2078 <vfscanf+0x1e0>
    202a:	27 c0       	rjmp	.+78     	; 0x207a <vfscanf+0x1e2>
    202c:	13 37       	cpi	r17, 0x73	; 115
    202e:	19 f0       	breq	.+6      	; 0x2036 <vfscanf+0x19e>
    2030:	15 37       	cpi	r17, 0x75	; 117
    2032:	11 f5       	brne	.+68     	; 0x2078 <vfscanf+0x1e0>
    2034:	1d c0       	rjmp	.+58     	; 0x2070 <vfscanf+0x1d8>
    2036:	c5 01       	movw	r24, r10
    2038:	0e 94 98 10 	call	0x2130	; 0x2130 <fgetc>
    203c:	ec 01       	movw	r28, r24
    203e:	97 fd       	sbrc	r25, 7
    2040:	11 c0       	rjmp	.+34     	; 0x2064 <vfscanf+0x1cc>
    2042:	0e 94 6f 10 	call	0x20de	; 0x20de <isspace>
    2046:	89 2b       	or	r24, r25
    2048:	29 f0       	breq	.+10     	; 0x2054 <vfscanf+0x1bc>
    204a:	ce 01       	movw	r24, r28
    204c:	b5 01       	movw	r22, r10
    204e:	0e 94 da 10 	call	0x21b4	; 0x21b4 <ungetc>
    2052:	08 c0       	rjmp	.+16     	; 0x2064 <vfscanf+0x1cc>
    2054:	e1 14       	cp	r14, r1
    2056:	f1 04       	cpc	r15, r1
    2058:	19 f0       	breq	.+6      	; 0x2060 <vfscanf+0x1c8>
    205a:	f7 01       	movw	r30, r14
    205c:	c1 93       	st	Z+, r28
    205e:	7f 01       	movw	r14, r30
    2060:	9a 94       	dec	r9
    2062:	49 f7       	brne	.-46     	; 0x2036 <vfscanf+0x19e>
    2064:	e1 14       	cp	r14, r1
    2066:	f1 04       	cpc	r15, r1
    2068:	a9 f0       	breq	.+42     	; 0x2094 <vfscanf+0x1fc>
    206a:	f7 01       	movw	r30, r14
    206c:	10 82       	st	Z, r1
    206e:	12 c0       	rjmp	.+36     	; 0x2094 <vfscanf+0x1fc>
    2070:	00 62       	ori	r16, 0x20	; 32
    2072:	03 c0       	rjmp	.+6      	; 0x207a <vfscanf+0x1e2>
    2074:	00 61       	ori	r16, 0x10	; 16
    2076:	01 c0       	rjmp	.+2      	; 0x207a <vfscanf+0x1e2>
    2078:	00 64       	ori	r16, 0x40	; 64
    207a:	c5 01       	movw	r24, r10
    207c:	69 2d       	mov	r22, r9
    207e:	a7 01       	movw	r20, r14
    2080:	20 2f       	mov	r18, r16
    2082:	0e 94 f0 0d 	call	0x1be0	; 0x1be0 <conv_int>
    2086:	88 23       	and	r24, r24
    2088:	29 f4       	brne	.+10     	; 0x2094 <vfscanf+0x1fc>
    208a:	f5 01       	movw	r30, r10
    208c:	83 81       	ldd	r24, Z+3	; 0x03
    208e:	80 73       	andi	r24, 0x30	; 48
    2090:	79 f4       	brne	.+30     	; 0x20b0 <vfscanf+0x218>
    2092:	13 c0       	rjmp	.+38     	; 0x20ba <vfscanf+0x222>
    2094:	00 ff       	sbrs	r16, 0
    2096:	83 94       	inc	r8
    2098:	f5 01       	movw	r30, r10
    209a:	f3 80       	ldd	r15, Z+3	; 0x03
    209c:	f6 01       	movw	r30, r12
    209e:	f3 fc       	sbrc	r15, 3
    20a0:	15 91       	lpm	r17, Z+
    20a2:	f3 fe       	sbrs	r15, 3
    20a4:	11 91       	ld	r17, Z+
    20a6:	6f 01       	movw	r12, r30
    20a8:	11 23       	and	r17, r17
    20aa:	09 f0       	breq	.+2      	; 0x20ae <vfscanf+0x216>
    20ac:	0b cf       	rjmp	.-490    	; 0x1ec4 <vfscanf+0x2c>
    20ae:	05 c0       	rjmp	.+10     	; 0x20ba <vfscanf+0x222>
    20b0:	88 20       	and	r8, r8
    20b2:	19 f4       	brne	.+6      	; 0x20ba <vfscanf+0x222>
    20b4:	2f ef       	ldi	r18, 0xFF	; 255
    20b6:	3f ef       	ldi	r19, 0xFF	; 255
    20b8:	02 c0       	rjmp	.+4      	; 0x20be <vfscanf+0x226>
    20ba:	28 2d       	mov	r18, r8
    20bc:	30 e0       	ldi	r19, 0x00	; 0
    20be:	c9 01       	movw	r24, r18
    20c0:	df 91       	pop	r29
    20c2:	cf 91       	pop	r28
    20c4:	1f 91       	pop	r17
    20c6:	0f 91       	pop	r16
    20c8:	ff 90       	pop	r15
    20ca:	ef 90       	pop	r14
    20cc:	df 90       	pop	r13
    20ce:	cf 90       	pop	r12
    20d0:	bf 90       	pop	r11
    20d2:	af 90       	pop	r10
    20d4:	9f 90       	pop	r9
    20d6:	8f 90       	pop	r8
    20d8:	7f 90       	pop	r7
    20da:	6f 90       	pop	r6
    20dc:	08 95       	ret

000020de <isspace>:
    20de:	91 11       	cpse	r25, r1
    20e0:	e1 c0       	rjmp	.+450    	; 0x22a4 <__ctype_isfalse>
    20e2:	80 32       	cpi	r24, 0x20	; 32
    20e4:	19 f0       	breq	.+6      	; 0x20ec <isspace+0xe>
    20e6:	89 50       	subi	r24, 0x09	; 9
    20e8:	85 50       	subi	r24, 0x05	; 5
    20ea:	d0 f7       	brcc	.-12     	; 0x20e0 <isspace+0x2>
    20ec:	08 95       	ret

000020ee <strchr_P>:
    20ee:	fc 01       	movw	r30, r24
    20f0:	05 90       	lpm	r0, Z+
    20f2:	06 16       	cp	r0, r22
    20f4:	21 f0       	breq	.+8      	; 0x20fe <strchr_P+0x10>
    20f6:	00 20       	and	r0, r0
    20f8:	d9 f7       	brne	.-10     	; 0x20f0 <strchr_P+0x2>
    20fa:	c0 01       	movw	r24, r0
    20fc:	08 95       	ret
    20fe:	31 97       	sbiw	r30, 0x01	; 1
    2100:	cf 01       	movw	r24, r30
    2102:	08 95       	ret

00002104 <strnlen_P>:
    2104:	fc 01       	movw	r30, r24
    2106:	05 90       	lpm	r0, Z+
    2108:	61 50       	subi	r22, 0x01	; 1
    210a:	70 40       	sbci	r23, 0x00	; 0
    210c:	01 10       	cpse	r0, r1
    210e:	d8 f7       	brcc	.-10     	; 0x2106 <strnlen_P+0x2>
    2110:	80 95       	com	r24
    2112:	90 95       	com	r25
    2114:	8e 0f       	add	r24, r30
    2116:	9f 1f       	adc	r25, r31
    2118:	08 95       	ret

0000211a <strnlen>:
    211a:	fc 01       	movw	r30, r24
    211c:	61 50       	subi	r22, 0x01	; 1
    211e:	70 40       	sbci	r23, 0x00	; 0
    2120:	01 90       	ld	r0, Z+
    2122:	01 10       	cpse	r0, r1
    2124:	d8 f7       	brcc	.-10     	; 0x211c <strnlen+0x2>
    2126:	80 95       	com	r24
    2128:	90 95       	com	r25
    212a:	8e 0f       	add	r24, r30
    212c:	9f 1f       	adc	r25, r31
    212e:	08 95       	ret

00002130 <fgetc>:
    2130:	cf 93       	push	r28
    2132:	df 93       	push	r29
    2134:	ec 01       	movw	r28, r24
    2136:	4b 81       	ldd	r20, Y+3	; 0x03
    2138:	40 ff       	sbrs	r20, 0
    213a:	1a c0       	rjmp	.+52     	; 0x2170 <fgetc+0x40>
    213c:	46 ff       	sbrs	r20, 6
    213e:	0a c0       	rjmp	.+20     	; 0x2154 <fgetc+0x24>
    2140:	4f 7b       	andi	r20, 0xBF	; 191
    2142:	4b 83       	std	Y+3, r20	; 0x03
    2144:	8e 81       	ldd	r24, Y+6	; 0x06
    2146:	9f 81       	ldd	r25, Y+7	; 0x07
    2148:	01 96       	adiw	r24, 0x01	; 1
    214a:	9f 83       	std	Y+7, r25	; 0x07
    214c:	8e 83       	std	Y+6, r24	; 0x06
    214e:	8a 81       	ldd	r24, Y+2	; 0x02
    2150:	28 2f       	mov	r18, r24
    2152:	2b c0       	rjmp	.+86     	; 0x21aa <fgetc+0x7a>
    2154:	42 ff       	sbrs	r20, 2
    2156:	13 c0       	rjmp	.+38     	; 0x217e <fgetc+0x4e>
    2158:	e8 81       	ld	r30, Y
    215a:	f9 81       	ldd	r31, Y+1	; 0x01
    215c:	80 81       	ld	r24, Z
    215e:	28 2f       	mov	r18, r24
    2160:	33 27       	eor	r19, r19
    2162:	27 fd       	sbrc	r18, 7
    2164:	30 95       	com	r19
    2166:	21 15       	cp	r18, r1
    2168:	31 05       	cpc	r19, r1
    216a:	29 f4       	brne	.+10     	; 0x2176 <fgetc+0x46>
    216c:	40 62       	ori	r20, 0x20	; 32
    216e:	4b 83       	std	Y+3, r20	; 0x03
    2170:	2f ef       	ldi	r18, 0xFF	; 255
    2172:	3f ef       	ldi	r19, 0xFF	; 255
    2174:	1b c0       	rjmp	.+54     	; 0x21ac <fgetc+0x7c>
    2176:	31 96       	adiw	r30, 0x01	; 1
    2178:	f9 83       	std	Y+1, r31	; 0x01
    217a:	e8 83       	st	Y, r30
    217c:	11 c0       	rjmp	.+34     	; 0x21a0 <fgetc+0x70>
    217e:	ea 85       	ldd	r30, Y+10	; 0x0a
    2180:	fb 85       	ldd	r31, Y+11	; 0x0b
    2182:	ce 01       	movw	r24, r28
    2184:	09 95       	icall
    2186:	9c 01       	movw	r18, r24
    2188:	97 ff       	sbrs	r25, 7
    218a:	0a c0       	rjmp	.+20     	; 0x21a0 <fgetc+0x70>
    218c:	9b 81       	ldd	r25, Y+3	; 0x03
    218e:	2f 5f       	subi	r18, 0xFF	; 255
    2190:	3f 4f       	sbci	r19, 0xFF	; 255
    2192:	11 f0       	breq	.+4      	; 0x2198 <fgetc+0x68>
    2194:	80 e2       	ldi	r24, 0x20	; 32
    2196:	01 c0       	rjmp	.+2      	; 0x219a <fgetc+0x6a>
    2198:	80 e1       	ldi	r24, 0x10	; 16
    219a:	89 2b       	or	r24, r25
    219c:	8b 83       	std	Y+3, r24	; 0x03
    219e:	e8 cf       	rjmp	.-48     	; 0x2170 <fgetc+0x40>
    21a0:	8e 81       	ldd	r24, Y+6	; 0x06
    21a2:	9f 81       	ldd	r25, Y+7	; 0x07
    21a4:	01 96       	adiw	r24, 0x01	; 1
    21a6:	9f 83       	std	Y+7, r25	; 0x07
    21a8:	8e 83       	std	Y+6, r24	; 0x06
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	c9 01       	movw	r24, r18
    21ae:	df 91       	pop	r29
    21b0:	cf 91       	pop	r28
    21b2:	08 95       	ret

000021b4 <ungetc>:
    21b4:	9c 01       	movw	r18, r24
    21b6:	fb 01       	movw	r30, r22
    21b8:	83 81       	ldd	r24, Z+3	; 0x03
    21ba:	80 ff       	sbrs	r24, 0
    21bc:	11 c0       	rjmp	.+34     	; 0x21e0 <ungetc+0x2c>
    21be:	86 fd       	sbrc	r24, 6
    21c0:	0f c0       	rjmp	.+30     	; 0x21e0 <ungetc+0x2c>
    21c2:	9f ef       	ldi	r25, 0xFF	; 255
    21c4:	2f 3f       	cpi	r18, 0xFF	; 255
    21c6:	39 07       	cpc	r19, r25
    21c8:	59 f0       	breq	.+22     	; 0x21e0 <ungetc+0x2c>
    21ca:	22 83       	std	Z+2, r18	; 0x02
    21cc:	80 64       	ori	r24, 0x40	; 64
    21ce:	8f 7d       	andi	r24, 0xDF	; 223
    21d0:	83 83       	std	Z+3, r24	; 0x03
    21d2:	86 81       	ldd	r24, Z+6	; 0x06
    21d4:	97 81       	ldd	r25, Z+7	; 0x07
    21d6:	01 97       	sbiw	r24, 0x01	; 1
    21d8:	97 83       	std	Z+7, r25	; 0x07
    21da:	86 83       	std	Z+6, r24	; 0x06
    21dc:	30 e0       	ldi	r19, 0x00	; 0
    21de:	02 c0       	rjmp	.+4      	; 0x21e4 <ungetc+0x30>
    21e0:	2f ef       	ldi	r18, 0xFF	; 255
    21e2:	3f ef       	ldi	r19, 0xFF	; 255
    21e4:	c9 01       	movw	r24, r18
    21e6:	08 95       	ret

000021e8 <__ultoa_invert>:
    21e8:	fa 01       	movw	r30, r20
    21ea:	aa 27       	eor	r26, r26
    21ec:	28 30       	cpi	r18, 0x08	; 8
    21ee:	51 f1       	breq	.+84     	; 0x2244 <__ultoa_invert+0x5c>
    21f0:	20 31       	cpi	r18, 0x10	; 16
    21f2:	81 f1       	breq	.+96     	; 0x2254 <__ultoa_invert+0x6c>
    21f4:	e8 94       	clt
    21f6:	6f 93       	push	r22
    21f8:	6e 7f       	andi	r22, 0xFE	; 254
    21fa:	6e 5f       	subi	r22, 0xFE	; 254
    21fc:	7f 4f       	sbci	r23, 0xFF	; 255
    21fe:	8f 4f       	sbci	r24, 0xFF	; 255
    2200:	9f 4f       	sbci	r25, 0xFF	; 255
    2202:	af 4f       	sbci	r26, 0xFF	; 255
    2204:	b1 e0       	ldi	r27, 0x01	; 1
    2206:	3e d0       	rcall	.+124    	; 0x2284 <__ultoa_invert+0x9c>
    2208:	b4 e0       	ldi	r27, 0x04	; 4
    220a:	3c d0       	rcall	.+120    	; 0x2284 <__ultoa_invert+0x9c>
    220c:	67 0f       	add	r22, r23
    220e:	78 1f       	adc	r23, r24
    2210:	89 1f       	adc	r24, r25
    2212:	9a 1f       	adc	r25, r26
    2214:	a1 1d       	adc	r26, r1
    2216:	68 0f       	add	r22, r24
    2218:	79 1f       	adc	r23, r25
    221a:	8a 1f       	adc	r24, r26
    221c:	91 1d       	adc	r25, r1
    221e:	a1 1d       	adc	r26, r1
    2220:	6a 0f       	add	r22, r26
    2222:	71 1d       	adc	r23, r1
    2224:	81 1d       	adc	r24, r1
    2226:	91 1d       	adc	r25, r1
    2228:	a1 1d       	adc	r26, r1
    222a:	20 d0       	rcall	.+64     	; 0x226c <__ultoa_invert+0x84>
    222c:	09 f4       	brne	.+2      	; 0x2230 <__ultoa_invert+0x48>
    222e:	68 94       	set
    2230:	3f 91       	pop	r19
    2232:	2a e0       	ldi	r18, 0x0A	; 10
    2234:	26 9f       	mul	r18, r22
    2236:	11 24       	eor	r1, r1
    2238:	30 19       	sub	r19, r0
    223a:	30 5d       	subi	r19, 0xD0	; 208
    223c:	31 93       	st	Z+, r19
    223e:	de f6       	brtc	.-74     	; 0x21f6 <__ultoa_invert+0xe>
    2240:	cf 01       	movw	r24, r30
    2242:	08 95       	ret
    2244:	46 2f       	mov	r20, r22
    2246:	47 70       	andi	r20, 0x07	; 7
    2248:	40 5d       	subi	r20, 0xD0	; 208
    224a:	41 93       	st	Z+, r20
    224c:	b3 e0       	ldi	r27, 0x03	; 3
    224e:	0f d0       	rcall	.+30     	; 0x226e <__ultoa_invert+0x86>
    2250:	c9 f7       	brne	.-14     	; 0x2244 <__ultoa_invert+0x5c>
    2252:	f6 cf       	rjmp	.-20     	; 0x2240 <__ultoa_invert+0x58>
    2254:	46 2f       	mov	r20, r22
    2256:	4f 70       	andi	r20, 0x0F	; 15
    2258:	40 5d       	subi	r20, 0xD0	; 208
    225a:	4a 33       	cpi	r20, 0x3A	; 58
    225c:	18 f0       	brcs	.+6      	; 0x2264 <__ultoa_invert+0x7c>
    225e:	49 5d       	subi	r20, 0xD9	; 217
    2260:	31 fd       	sbrc	r19, 1
    2262:	40 52       	subi	r20, 0x20	; 32
    2264:	41 93       	st	Z+, r20
    2266:	02 d0       	rcall	.+4      	; 0x226c <__ultoa_invert+0x84>
    2268:	a9 f7       	brne	.-22     	; 0x2254 <__ultoa_invert+0x6c>
    226a:	ea cf       	rjmp	.-44     	; 0x2240 <__ultoa_invert+0x58>
    226c:	b4 e0       	ldi	r27, 0x04	; 4
    226e:	a6 95       	lsr	r26
    2270:	97 95       	ror	r25
    2272:	87 95       	ror	r24
    2274:	77 95       	ror	r23
    2276:	67 95       	ror	r22
    2278:	ba 95       	dec	r27
    227a:	c9 f7       	brne	.-14     	; 0x226e <__ultoa_invert+0x86>
    227c:	00 97       	sbiw	r24, 0x00	; 0
    227e:	61 05       	cpc	r22, r1
    2280:	71 05       	cpc	r23, r1
    2282:	08 95       	ret
    2284:	9b 01       	movw	r18, r22
    2286:	ac 01       	movw	r20, r24
    2288:	0a 2e       	mov	r0, r26
    228a:	06 94       	lsr	r0
    228c:	57 95       	ror	r21
    228e:	47 95       	ror	r20
    2290:	37 95       	ror	r19
    2292:	27 95       	ror	r18
    2294:	ba 95       	dec	r27
    2296:	c9 f7       	brne	.-14     	; 0x228a <__ultoa_invert+0xa2>
    2298:	62 0f       	add	r22, r18
    229a:	73 1f       	adc	r23, r19
    229c:	84 1f       	adc	r24, r20
    229e:	95 1f       	adc	r25, r21
    22a0:	a0 1d       	adc	r26, r0
    22a2:	08 95       	ret

000022a4 <__ctype_isfalse>:
    22a4:	99 27       	eor	r25, r25
    22a6:	88 27       	eor	r24, r24

000022a8 <__ctype_istrue>:
    22a8:	08 95       	ret

000022aa <_exit>:
    22aa:	f8 94       	cli

000022ac <__stop_program>:
    22ac:	ff cf       	rjmp	.-2      	; 0x22ac <__stop_program>
