# Lab 11_ Finite State Machine

## 11-1-1

#### Verilog Code

![](C:\Users\Mert Akin\Documents\GITHUB\ENES245_YAKIN\lab10-FSM-Moore-Mealy\c2.png)

![](c22.png)

#### RTL

![](r2.png)

#### Simulation

![](t2.png)

#### Implementation

![](i2.png)

#### Prompt

3x3 multiplier with 6 bit output. SW0  is starting(load) the multiplication.

## 11-1-2

#### Verilog Code

![](c3.png)

![](c33.png)

#### RTL

![](r2.png)



#### Implementation

![](i3.png)

![](i33.png)

#### Prompt

SW7:SW5 as a multiplier and SW4:SW2 as a multiplicand and BTNU is the load.

## 11-1-3

#### Verilog Code



#### RTL



#### Simulation



#### Implementation



#### Prompt