0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x002d: mov_imm:
	regs[5] = 0xa0efc9aa, opcode= 0x07
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0054: mov_imm:
	regs[5] = 0xdb764690, opcode= 0x07
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0063: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x09
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x008d: mov_imm:
	regs[5] = 0xfc94e43a, opcode= 0x07
0x0094: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00b7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x00bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00c0: mov_imm:
	regs[5] = 0x35aec9ad, opcode= 0x07
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00e4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x00ff: mov_imm:
	regs[5] = 0x4e1d45c3, opcode= 0x07
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x09
0x011a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x011d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0120: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0123: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0126: mov_imm:
	regs[5] = 0x3fc7fb9c, opcode= 0x07
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0136: jmp_imm:
	pc += 0x1, opcode= 0x09
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x014a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x014d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0153: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0165: mov_imm:
	regs[5] = 0x63e4fef9, opcode= 0x07
0x016b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x016e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0171: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0174: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0177: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x017a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x017d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0189: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x018c: mov_imm:
	regs[5] = 0xd684bd7d, opcode= 0x07
0x0192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0195: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x09
0x019e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x01a4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x01aa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01ad: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01b6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01bc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x01bf: mov_imm:
	regs[5] = 0x4454a131, opcode= 0x07
0x01c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01c8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01d1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x020a: mov_imm:
	regs[5] = 0xacbf9013, opcode= 0x07
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0219: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x021c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0222: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x09
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0243: mov_imm:
	regs[5] = 0x52dd5b0e, opcode= 0x07
0x0249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0252: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0255: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0267: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0273: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x027c: mov_imm:
	regs[5] = 0xe34711c4, opcode= 0x07
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x028b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x028e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0294: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x029a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x029d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02b8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x02bb: mov_imm:
	regs[5] = 0xccc78ed3, opcode= 0x07
0x02c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02c4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02f1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x02f4: mov_imm:
	regs[5] = 0xe7187c39, opcode= 0x07
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x032a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x032d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0330: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0333: mov_imm:
	regs[5] = 0xe88bec4e, opcode= 0x07
0x0339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0351: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x035a: mov_imm:
	regs[5] = 0x5a7eb4eb, opcode= 0x07
0x0360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0364: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0372: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0384: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x038a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x038d: mov_imm:
	regs[5] = 0x528381a4, opcode= 0x07
0x0393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0399: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x039c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ba: mov_imm:
	regs[5] = 0x2bd19a85, opcode= 0x07
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03c9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x03cc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x03de: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03f6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x03f9: mov_imm:
	regs[5] = 0x35de519d, opcode= 0x07
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0405: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0408: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x040b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0414: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x041d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0429: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0438: mov_imm:
	regs[5] = 0xeec60196, opcode= 0x07
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0441: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0444: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0450: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0456: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0459: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x045c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x045f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0462: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0468: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x046b: mov_imm:
	regs[5] = 0xbb6c0854, opcode= 0x07
0x0471: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0474: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0477: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x047b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0492: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0495: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0498: mov_imm:
	regs[5] = 0x9c7d573a, opcode= 0x07
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x04b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04ce: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x04d1: mov_imm:
	regs[5] = 0xc7f5b015, opcode= 0x07
0x04d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04da: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x04e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x09
0x050d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0510: mov_imm:
	regs[5] = 0x111e566a, opcode= 0x07
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x09
0x051c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x051f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0522: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0528: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x053a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x053d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0543: mov_imm:
	regs[5] = 0x31c77a04, opcode= 0x07
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x054c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0555: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x055b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x09
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0582: mov_imm:
	regs[5] = 0x97c5b866, opcode= 0x07
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x09
0x059a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x05a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x05c7: mov_imm:
	regs[5] = 0xdef32d5e, opcode= 0x07
0x05cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x05d3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x05ee: mov_imm:
	regs[5] = 0x65d3d7a1, opcode= 0x07
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0603: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x09
0x060c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0612: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0618: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x061b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x061f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0630: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0633: mov_imm:
	regs[5] = 0x52e83401, opcode= 0x07
0x0639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x063c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x063f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0648: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x064b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x064e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0651: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x09
0x065a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x065d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0660: mov_imm:
	regs[5] = 0x4d685753, opcode= 0x07
0x0666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0669: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x066c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0672: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0679: jmp_imm:
	pc += 0x1, opcode= 0x09
0x067e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0681: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x09
0x068a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x068d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0690: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0694: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x069f: mov_imm:
	regs[5] = 0xacb55e94, opcode= 0x07
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x06ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06b4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x06cc: mov_imm:
	regs[5] = 0x50d95dbc, opcode= 0x07
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x06d8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x06e4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x06ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x06ff: mov_imm:
	regs[5] = 0xc93efc5c, opcode= 0x07
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x070b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x070e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x09
0x071a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x072f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0732: mov_imm:
	regs[5] = 0x92a8b148, opcode= 0x07
0x0738: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x073b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0744: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x074a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0756: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0759: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x075c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x075f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0768: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x076b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0774: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x09
0x077d: mov_imm:
	regs[5] = 0x77be3fd0, opcode= 0x07
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0789: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x078c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x078f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0792: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0796: jmp_imm:
	pc += 0x1, opcode= 0x09
0x079b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x079e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07a1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07a7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x07aa: mov_imm:
	regs[5] = 0x51857582, opcode= 0x07
0x07b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07bc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x07c8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07d1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07e0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x07ef: mov_imm:
	regs[5] = 0xfdb70dfc, opcode= 0x07
0x07f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07fe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0807: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x080a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x080d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0810: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0819: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x081c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0825: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0828: mov_imm:
	regs[5] = 0xa9898486, opcode= 0x07
0x082e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0831: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0840: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0846: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0849: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x084c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x084f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0852: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0855: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0858: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x085b: mov_imm:
	regs[5] = 0x3250ae3a, opcode= 0x07
0x0861: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0864: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0867: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0870: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0873: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0876: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0879: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0882: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0888: mov_imm:
	regs[5] = 0x22797613, opcode= 0x07
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0897: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x089a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08a6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x08ac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x08af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08b8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x08c7: mov_imm:
	regs[5] = 0x787effa2, opcode= 0x07
0x08cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x08d3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x08ee: mov_imm:
	regs[5] = 0xb39c0c5b, opcode= 0x07
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x08fa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0900: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0906: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x091b: mov_imm:
	regs[5] = 0xc473dfd4, opcode= 0x07
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x09
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0936: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0939: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x093c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0945: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0948: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x094b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x094e: mov_imm:
	regs[5] = 0x3afd2ccc, opcode= 0x07
0x0954: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0957: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x095a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0960: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0984: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0987: mov_imm:
	regs[5] = 0x33fc21e4, opcode= 0x07
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0993: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0996: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0999: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09b1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09ba: mov_imm:
	regs[5] = 0x3436da5b, opcode= 0x07
0x09c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09c3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x09c6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x09cc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x09d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x09de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09f0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x09f3: mov_imm:
	regs[5] = 0xeef85063, opcode= 0x07
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a20: mov_imm:
	regs[5] = 0x231ae4c7, opcode= 0x07
0x0a26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a44: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a4d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a56: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a5c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a5f: mov_imm:
	regs[5] = 0x12b052e5, opcode= 0x07
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a6e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a77: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a7a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a89: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a95: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a98: mov_imm:
	regs[5] = 0xd3fc2011, opcode= 0x07
0x0a9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ab6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0abf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ac2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ac5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ace: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ad1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ada: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0add: mov_imm:
	regs[5] = 0xe486f3d2, opcode= 0x07
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0af8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0afb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b01: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b04: mov_imm:
	regs[5] = 0x81663358, opcode= 0x07
0x0b0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b0d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b10: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0b16: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b22: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b2b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b38: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b40: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b4c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b4f: mov_imm:
	regs[5] = 0xa1ebbe83, opcode= 0x07
0x0b55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b58: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b5b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b64: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b7f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b8b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b94: mov_imm:
	regs[5] = 0xa9720e4, opcode= 0x07
0x0b9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b9d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0bac: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0bb2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0bb6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bd0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0bdf: mov_imm:
	regs[5] = 0x5ca9f02f, opcode= 0x07
0x0be5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bf1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0bf4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0bf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bfd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c09: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c12: mov_imm:
	regs[5] = 0xc2c874e6, opcode= 0x07
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c21: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c24: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0c2a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0c30: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c33: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c42: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c48: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c4b: mov_imm:
	regs[5] = 0xe8dee90a, opcode= 0x07
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c57: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c7b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c7e: mov_imm:
	regs[5] = 0xbf69ca98, opcode= 0x07
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c8d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c90: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c9c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0ca2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ca5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cb4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0cc3: mov_imm:
	regs[5] = 0x54abf057, opcode= 0x07
0x0cc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cd2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0cd5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ce4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ced: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cf0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0cf3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0cf6: mov_imm:
	regs[5] = 0xdeebd709, opcode= 0x07
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d05: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d08: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d0e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d17: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d2c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d32: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d35: mov_imm:
	regs[5] = 0x37be2f30, opcode= 0x07
0x0d3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d3e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d47: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d4a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d59: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d62: mov_imm:
	regs[5] = 0xe0c489a3, opcode= 0x07
0x0d68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d71: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d7a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d86: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d95: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d9e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0da1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0da4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0da7: mov_imm:
	regs[5] = 0xf9f82143, opcode= 0x07
0x0dad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0db0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0db3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dbc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0dc0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0dd1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0dd7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0dda: mov_imm:
	regs[5] = 0x1c6a975d, opcode= 0x07
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0de6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0def: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0df8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e04: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e10: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e22: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e28: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e2b: mov_imm:
	regs[5] = 0xae4e990, opcode= 0x07
0x0e31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e3a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e3d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e64: mov_imm:
	regs[5] = 0x8cc690ae, opcode= 0x07
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e76: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e82: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e8e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ea9: mov_imm:
	regs[5] = 0xe4e9fb55, opcode= 0x07
0x0eaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0eb5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ecd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ed0: mov_imm:
	regs[5] = 0x3b2dde32, opcode= 0x07
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0edc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0ee2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0ee8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0eeb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ef4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f06: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f0c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f0f: mov_imm:
	regs[5] = 0x7a849cfe, opcode= 0x07
0x0f15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f18: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f2d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f33: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f36: mov_imm:
	regs[5] = 0xfac87101, opcode= 0x07
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f4e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f60: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f6c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f72: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f75: mov_imm:
	regs[5] = 0x87066ba2, opcode= 0x07
0x0f7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f7e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f81: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f84: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f8a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f8d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f99: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f9c: mov_imm:
	regs[5] = 0x69cb90d5, opcode= 0x07
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x0fba: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x0fc0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0fcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fd8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fe1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fe4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0fe7: mov_imm:
	regs[5] = 0x6d5df5dd, opcode= 0x07
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ffc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0fff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1002: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1005: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x09
0x100e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1014: mov_imm:
	regs[5] = 0xb7b079a1, opcode= 0x07
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1026: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x102c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x102f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1032: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1035: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1038: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x103b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x103e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1041: mov_imm:
	regs[5] = 0xe304ab06, opcode= 0x07
0x1047: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x104a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x104d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1050: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1053: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x105f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1062: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1065: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1068: mov_imm:
	regs[5] = 0x33019092, opcode= 0x07
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1074: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x09
0x107d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x108c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1092: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1095: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1098: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10a4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10b0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x10b3: mov_imm:
	regs[5] = 0xa3002c01, opcode= 0x07
0x10b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10bc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x10bf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10c2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10dd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x10e0: mov_imm:
	regs[5] = 0x5269863a, opcode= 0x07
0x10e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10e9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x10ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x10f2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x10f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1102: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1107: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1110: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1119: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1122: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1125: mov_imm:
	regs[5] = 0xd4de7dea, opcode= 0x07
0x112b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x112e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x09
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1152: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1155: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1158: mov_imm:
	regs[5] = 0xe2e83826, opcode= 0x07
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x09
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1191: mov_imm:
	regs[5] = 0x90377f6d, opcode= 0x07
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11bb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x11be: mov_imm:
	regs[5] = 0x12ec887d, opcode= 0x07
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x11e2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x11e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11f4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11fa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x11fd: mov_imm:
	regs[5] = 0xb8be2fb2, opcode= 0x07
0x1203: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1206: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x120f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1212: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x09
0x121b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1224: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1227: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x122a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x122d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1230: mov_imm:
	regs[5] = 0x6c901797, opcode= 0x07
0x1236: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x09
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1257: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1269: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x126c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x126f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1272: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x09
0x127b: mov_imm:
	regs[5] = 0x77a5c543, opcode= 0x07
0x1281: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1290: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1293: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x09
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12ab: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x12ae: mov_imm:
	regs[5] = 0x29f9a182, opcode= 0x07
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12bd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x12c0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x12c6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12d2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12f0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f9: mov_imm:
	regs[5] = 0xbf7c1a94, opcode= 0x07
0x12ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1302: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1305: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1308: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1311: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x131d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1320: mov_imm:
	regs[5] = 0x8979defe, opcode= 0x07
0x1326: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1329: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x132c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1332: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x09
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1353: mov_imm:
	regs[5] = 0x8c77c5a6, opcode= 0x07
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x135f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1362: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1365: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1368: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x136b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1374: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1377: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x137a: mov_imm:
	regs[5] = 0xe38bfe60, opcode= 0x07
0x1380: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1383: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1386: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x138c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1392: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1395: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1398: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x139c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13b0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x13b3: mov_imm:
	regs[5] = 0x33c10db8, opcode= 0x07
0x13b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13bc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x13bf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x13c2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x13c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13d1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13dd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x13e0: mov_imm:
	regs[5] = 0x8d36df5f, opcode= 0x07
0x13e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13e9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x13ec: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x13f2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x13f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x13fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x13fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1407: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x140a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1413: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1416: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1419: mov_imm:
	regs[5] = 0xd8703067, opcode= 0x07
0x141f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1422: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x09
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1434: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x09
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1441: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1446: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x144f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1458: mov_imm:
	regs[5] = 0x1264209d, opcode= 0x07
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x146a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1470: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x147f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1482: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x09
0x148b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x148e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1492: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1497: mov_imm:
	regs[5] = 0x10f5ec4f, opcode= 0x07
0x149d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x14a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14bb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14c7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14d0: mov_imm:
	regs[5] = 0x86a841b5, opcode= 0x07
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14df: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x14ee: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x14f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14f7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1500: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1503: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x09
0x150c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1515: mov_imm:
	regs[5] = 0xee7b156f, opcode= 0x07
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x09
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1533: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1536: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1539: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1542: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x09
0x154b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x154e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1557: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1560: mov_imm:
	regs[5] = 0xfb0e6a1e, opcode= 0x07
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x09
0x156c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x156f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1572: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1578: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x157e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1581: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1584: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1587: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x158a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x158d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1590: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1599: mov_imm:
	regs[5] = 0x51260d20, opcode= 0x07
0x159f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x15a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x15d2: mov_imm:
	regs[5] = 0x799b1ac6, opcode= 0x07
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15db: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1602: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1605: mov_imm:
	regs[5] = 0x3696f551, opcode= 0x07
0x160b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x160e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1611: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x09
0x161a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x161d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1620: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1623: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1626: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x162f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1632: mov_imm:
	regs[5] = 0xa7bd1047, opcode= 0x07
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x09
0x163e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1644: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x164a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1650: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1653: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1656: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1659: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x165c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x165f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1662: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1665: mov_imm:
	regs[5] = 0x321384be, opcode= 0x07
0x166b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x09
0x168c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x168f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1692: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1696: jmp_imm:
	pc += 0x1, opcode= 0x09
0x169b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x169e: mov_imm:
	regs[5] = 0x38dec0ac, opcode= 0x07
0x16a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16a7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x16aa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x16b0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x16b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x16b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x16bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16d4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x16d7: mov_imm:
	regs[5] = 0x6c6b418a, opcode= 0x07
0x16dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16e9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1701: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x09
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1716: mov_imm:
	regs[5] = 0x992e0cac, opcode= 0x07
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1722: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1725: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1728: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1734: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x173a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x173d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1740: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1743: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x09
0x174c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1755: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1758: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x175b: mov_imm:
	regs[5] = 0x276fba91, opcode= 0x07
0x1761: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1764: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1767: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x176a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x176d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1770: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1773: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1782: mov_imm:
	regs[5] = 0x91433d7f, opcode= 0x07
0x1788: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x178b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x178e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1794: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x179a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x179d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17b8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17be: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x17c1: mov_imm:
	regs[5] = 0x25258eeb, opcode= 0x07
0x17c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17ca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x17cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17e5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x17e8: mov_imm:
	regs[5] = 0x1b90f946, opcode= 0x07
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17f7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1800: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x09
0x180c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1812: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x09
0x181b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x181e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1827: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x182a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x182d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1830: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1833: mov_imm:
	regs[5] = 0x9124df44, opcode= 0x07
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x183f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1842: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1845: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1848: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x184b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x184e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1851: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1854: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x09
0x185d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1860: mov_imm:
	regs[5] = 0x307e46f, opcode= 0x07
0x1867: jmp_imm:
	pc += 0x1, opcode= 0x09
0x186c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x186f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1872: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1884: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x09
0x188d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1890: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1893: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1896: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1899: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x189c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x189f: mov_imm:
	regs[5] = 0x4532e73c, opcode= 0x07
0x18a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18a8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x18ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18cf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x18d2: mov_imm:
	regs[5] = 0xdcbc0b34, opcode= 0x07
0x18d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18db: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18e4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1906: jmp_imm:
	pc += 0x1, opcode= 0x09
0x190b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x190e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1911: mov_imm:
	regs[5] = 0x89fc65af, opcode= 0x07
0x1917: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x191a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x192f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1938: mov_imm:
	regs[5] = 0x30c95b, opcode= 0x07
0x193e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x09
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1950: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1956: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1959: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x195c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x195f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1963: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1968: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x196b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x196e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1977: mov_imm:
	regs[5] = 0x1f46f75c, opcode= 0x07
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1983: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1987: jmp_imm:
	pc += 0x1, opcode= 0x09
0x198c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1995: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1998: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x199b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x19aa: mov_imm:
	regs[5] = 0x747b41a, opcode= 0x07
0x19b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x19bc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x19c2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19ce: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19d1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19e6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19e9: mov_imm:
	regs[5] = 0x60f10eb4, opcode= 0x07
0x19ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19fb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19fe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a13: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a16: mov_imm:
	regs[5] = 0x201deb23, opcode= 0x07
0x1a1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a25: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a2e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1a34: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1a3a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a3d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a52: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a55: mov_imm:
	regs[5] = 0x5c66e97f, opcode= 0x07
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a6d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a70: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a79: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a7d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a85: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a8e: mov_imm:
	regs[5] = 0x840aee38, opcode= 0x07
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a9d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1aa0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1aa6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1aac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1aaf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ab2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1abb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1abe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1aca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1acd: mov_imm:
	regs[5] = 0x52dc77a1, opcode= 0x07
0x1ad3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ad9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1adf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ae2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aeb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1af7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1afa: mov_imm:
	regs[5] = 0xf28a233b, opcode= 0x07
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b06: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1b0c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1b12: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b15: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b1e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b2a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b2d: mov_imm:
	regs[5] = 0x1a2c48ab, opcode= 0x07
0x1b33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b36: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b3f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b48: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b51: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b57: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b5a: mov_imm:
	regs[5] = 0x1fbcbf5b, opcode= 0x07
0x1b60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b63: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b66: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1b6c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1b72: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b75: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b84: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b87: mov_imm:
	regs[5] = 0x3f73843b, opcode= 0x07
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b9c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b9f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ba8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bb7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bbd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1bc0: mov_imm:
	regs[5] = 0xc1e7a265, opcode= 0x07
0x1bc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bcf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1bd2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bde: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bf3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bf6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bf9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bfc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1bff: mov_imm:
	regs[5] = 0xaff3532c, opcode= 0x07
0x1c05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c08: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c0b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c14: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c23: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c29: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c2c: mov_imm:
	regs[5] = 0x92660e2d, opcode= 0x07
0x1c32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c3b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c3e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1c44: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1c4a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c4d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c5c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c62: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c65: mov_imm:
	regs[5] = 0xb7655a43, opcode= 0x07
0x1c6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c6e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c7a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c92: mov_imm:
	regs[5] = 0xbeda9441, opcode= 0x07
0x1c98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c9b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c9e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1ca5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1cbc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cc2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1cc5: mov_imm:
	regs[5] = 0x7362e1a4, opcode= 0x07
0x1ccb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1cce: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cd7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1cda: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1cdd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ce0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ce3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cef: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1cf2: mov_imm:
	regs[5] = 0xe81d2c32, opcode= 0x07
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d01: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d04: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1d0a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1d10: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d13: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d22: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d2e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d31: mov_imm:
	regs[5] = 0xda3483c, opcode= 0x07
0x1d37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d3a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d61: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d64: mov_imm:
	regs[5] = 0xc4a333dd, opcode= 0x07
0x1d6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d6d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d70: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1d7c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d7f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d94: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d9d: mov_imm:
	regs[5] = 0xcce23162, opcode= 0x07
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1dac: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1daf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1db2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1db5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1db8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1dbb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dc7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1dca: mov_imm:
	regs[5] = 0x577aad69, opcode= 0x07
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1dd9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dfd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e06: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e12: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e1b: mov_imm:
	regs[5] = 0x9be245a4, opcode= 0x07
0x1e21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e24: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e27: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e2a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e39: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e3f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e42: mov_imm:
	regs[5] = 0xee7ad64c, opcode= 0x07
0x1e48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e4b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e54: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e60: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1e66: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e69: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e7b: mov_imm:
	regs[5] = 0xa32fbf6b, opcode= 0x07
0x1e81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e84: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e87: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e90: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e9f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ea2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eae: mov_imm:
	regs[5] = 0x684c8a9d, opcode= 0x07
0x1eb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1eb7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1ed2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ed5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ed8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ee1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1eed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ef0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ef9: mov_imm:
	regs[5] = 0x48440c2a, opcode= 0x07
0x1eff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f02: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f05: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f0e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f26: mov_imm:
	regs[5] = 0x2d3c31c1, opcode= 0x07
0x1f2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f35: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1f44: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f62: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f77: mov_imm:
	regs[5] = 0x8d6892c9, opcode= 0x07
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f89: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f8c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f9b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1faa: mov_imm:
	regs[5] = 0x2d3964a4, opcode= 0x07
0x1fb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fb3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1fb6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x1fbc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x1fc2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fcb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fda: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fe0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1fe3: mov_imm:
	regs[5] = 0x5dcf5023, opcode= 0x07
0x1fe9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1fef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ff2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ff5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2001: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2004: mov_imm:
	regs[5] = 0x7a737054, opcode= 0x07
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2019: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x201c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2022: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x09
0x202e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2031: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2034: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2040: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2043: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2046: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2049: mov_imm:
	regs[5] = 0x497b2038, opcode= 0x07
0x204f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2058: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2061: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2064: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2067: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x206a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2073: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2076: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2079: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2082: mov_imm:
	regs[5] = 0x875b0228, opcode= 0x07
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x09
0x208e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2091: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2094: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x209a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x20c7: mov_imm:
	regs[5] = 0xe8546e10, opcode= 0x07
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20d0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20dc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x20ee: mov_imm:
	regs[5] = 0xfaefcbea, opcode= 0x07
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x09
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2112: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2115: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2118: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x211b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x211e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2121: mov_imm:
	regs[5] = 0xfb3bac34, opcode= 0x07
0x2127: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x212a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x212d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2130: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2136: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x213f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2142: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2145: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2148: mov_imm:
	regs[5] = 0x6b6f7e19, opcode= 0x07
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2154: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2157: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x215a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x216f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x217b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x217e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x09
0x218a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x218d: mov_imm:
	regs[5] = 0xf0138ae, opcode= 0x07
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2199: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x21a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21cf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d8: mov_imm:
	regs[5] = 0xae7fac3d, opcode= 0x07
0x21de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21e1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x21e4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x21ea: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x21f0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21f3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2202: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2205: mov_imm:
	regs[5] = 0xec139580, opcode= 0x07
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2214: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2217: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x221a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x221d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2220: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2223: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2226: mov_imm:
	regs[5] = 0x6cac8533, opcode= 0x07
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2235: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x09
0x223e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2244: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2253: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2256: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2259: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x225c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x225f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2262: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x09
0x226b: mov_imm:
	regs[5] = 0xa2163e05, opcode= 0x07
0x2271: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x09
0x227a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x227d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2280: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2283: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2286: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2289: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2292: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2295: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x09
0x229e: mov_imm:
	regs[5] = 0x75d5c4de, opcode= 0x07
0x22a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22a7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22b0: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x22b6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x22bc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22d4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x22d7: mov_imm:
	regs[5] = 0x7bf4adc5, opcode= 0x07
0x22dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x22e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22fb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x22fe: mov_imm:
	regs[5] = 0x417e77df, opcode= 0x07
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x09
0x230d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2310: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2316: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x231c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x231f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2325: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2328: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x232b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x232e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2337: mov_imm:
	regs[5] = 0xbd6ad2d2, opcode= 0x07
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2346: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2350: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2355: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2358: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2367: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2370: mov_imm:
	regs[5] = 0xecd79d05, opcode= 0x07
0x2376: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2379: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2382: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2388: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x238e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2391: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x09
0x239a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23ac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x23af: mov_imm:
	regs[5] = 0x6be4b1d8, opcode= 0x07
0x23b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23b8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23d3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23df: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x23e2: mov_imm:
	regs[5] = 0xd7512767, opcode= 0x07
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23f1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x23f4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2400: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2406: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2409: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x240c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x240f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2418: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x241b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x241e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2421: mov_imm:
	regs[5] = 0xa147f545, opcode= 0x07
0x2427: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2430: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2433: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2436: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x243c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x09
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2454: mov_imm:
	regs[5] = 0xb2460455, opcode= 0x07
0x245a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2466: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x246c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2472: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2475: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x09
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x248a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x248d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2490: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2493: mov_imm:
	regs[5] = 0x5873988f, opcode= 0x07
0x2499: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x249d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x24b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24b7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x24c6: mov_imm:
	regs[5] = 0x44aee61a, opcode= 0x07
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24de: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x24e4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x24ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2505: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2508: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x250b: mov_imm:
	regs[5] = 0x5183fca2, opcode= 0x07
0x2511: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2514: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2518: jmp_imm:
	pc += 0x1, opcode= 0x09
0x251d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2520: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2523: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2526: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2529: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x252c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2532: mov_imm:
	regs[5] = 0x52d03818, opcode= 0x07
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2565: mov_imm:
	regs[5] = 0x3a34db00, opcode= 0x07
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x257d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2598: mov_imm:
	regs[5] = 0xd4be7caa, opcode= 0x07
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x25b0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x25cb: mov_imm:
	regs[5] = 0xbd177459, opcode= 0x07
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25fb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x25fe: mov_imm:
	regs[5] = 0xe299dd2d, opcode= 0x07
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x09
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2610: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2616: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x261c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x261f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2622: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x09
0x262b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2637: mov_imm:
	regs[5] = 0x498fd2d2, opcode= 0x07
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2643: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x09
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2655: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2658: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x265b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2664: mov_imm:
	regs[5] = 0x97e2a76f, opcode= 0x07
0x266a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x266d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2670: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2676: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x267c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x267f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2682: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2685: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x09
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2697: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26a0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x26a3: mov_imm:
	regs[5] = 0xd0f53490, opcode= 0x07
0x26a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26cd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x26d0: mov_imm:
	regs[5] = 0x55d79285, opcode= 0x07
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26d9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26fa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2701: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2706: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x270f: mov_imm:
	regs[5] = 0xf1403197, opcode= 0x07
0x2715: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x09
0x271e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2721: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x09
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2739: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x273f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2748: mov_imm:
	regs[5] = 0xb1fa2b56, opcode= 0x07
0x274e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2751: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2754: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x275a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2760: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2769: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x276c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x276f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2778: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x277b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x277e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2781: mov_imm:
	regs[5] = 0xb38afbbf, opcode= 0x07
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x09
0x278d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2790: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2793: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2796: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2799: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x279c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x279f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27a5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x27a8: mov_imm:
	regs[5] = 0xb437f7e6, opcode= 0x07
0x27ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27b1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x27b4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x27ba: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x27c0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x27c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27cc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27d2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x27d5: mov_imm:
	regs[5] = 0x6facdb75, opcode= 0x07
0x27db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27e4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x27e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27ed: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x27f0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27ff: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2808: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2811: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2814: mov_imm:
	regs[5] = 0xcc313653, opcode= 0x07
0x281a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x281d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2820: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2826: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x282c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x282f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2838: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2841: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2844: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2847: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x284a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x284d: mov_imm:
	regs[5] = 0x1704744, opcode= 0x07
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2859: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2862: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2865: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2868: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x286b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x286e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2871: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2874: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x09
0x287d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2880: mov_imm:
	regs[5] = 0x8ca22a7, opcode= 0x07
0x2886: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x288f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2898: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x289e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x28a4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28b6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x28b9: mov_imm:
	regs[5] = 0x86d6731d, opcode= 0x07
0x28bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28c2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x28c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ce: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28e3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ec: mov_imm:
	regs[5] = 0xe106f4e8, opcode= 0x07
0x28f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28fe: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2904: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x290a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x290d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2916: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2919: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x291c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x291f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2922: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x09
0x292b: mov_imm:
	regs[5] = 0xba44f69f, opcode= 0x07
0x2931: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2934: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x09
0x293d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2940: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2943: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x09
0x294c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x294f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2952: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2955: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2958: mov_imm:
	regs[5] = 0x89b49dd9, opcode= 0x07
0x295e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2961: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2964: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x296a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2976: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2979: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x297c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x297f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2988: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x298b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x298e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2997: mov_imm:
	regs[5] = 0xf3174cc6, opcode= 0x07
0x299d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29a0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x29a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29a6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x29c4: mov_imm:
	regs[5] = 0x67b18d98, opcode= 0x07
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x29dc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x29e2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x29e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29f4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29fa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x29fd: mov_imm:
	regs[5] = 0xf75cdb7, opcode= 0x07
0x2a03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a12: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a21: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a2a: mov_imm:
	regs[5] = 0xbce82d7e, opcode= 0x07
0x2a30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a33: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a3c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2a42: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2a48: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a51: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a5a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a60: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a63: mov_imm:
	regs[5] = 0x8318454e, opcode= 0x07
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a72: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a75: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a78: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a81: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a93: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a96: mov_imm:
	regs[5] = 0x3755787, opcode= 0x07
0x2a9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a9f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2aa2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2aa8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2aaf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ab4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ab7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ac0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ac3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2acc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2acf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ad2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ad5: mov_imm:
	regs[5] = 0xcedcacb4, opcode= 0x07
0x2adb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ade: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ae7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2aea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2af3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2afc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b05: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b0b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b0e: mov_imm:
	regs[5] = 0x8d803ea1, opcode= 0x07
0x2b14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b1d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b20: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b2c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b38: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b41: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b56: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b5f: mov_imm:
	regs[5] = 0xd1828c64, opcode= 0x07
0x2b65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b68: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b6b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b8c: mov_imm:
	regs[5] = 0x1ac73c6f, opcode= 0x07
0x2b92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b98: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2b9e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2ba4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ba7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bbc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2bc0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bc5: mov_imm:
	regs[5] = 0xd992716a, opcode= 0x07
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bfe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c07: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c0a: mov_imm:
	regs[5] = 0x985cb032, opcode= 0x07
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c19: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c22: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c28: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c2b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c34: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c3a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c43: mov_imm:
	regs[5] = 0xd2790daf, opcode= 0x07
0x2c49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c4c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c4f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c52: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c5b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c70: mov_imm:
	regs[5] = 0xcb590a05, opcode= 0x07
0x2c76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c7f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c82: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ca6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ca9: mov_imm:
	regs[5] = 0x109f1f58, opcode= 0x07
0x2caf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2cb2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2cb5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2cb8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2cbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cc7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cdc: mov_imm:
	regs[5] = 0x25783147, opcode= 0x07
0x2ce2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ce5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ce8: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2cee: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2cf4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cfd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d0c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d27: mov_imm:
	regs[5] = 0x356fded5, opcode= 0x07
0x2d2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d30: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d39: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d51: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d54: mov_imm:
	regs[5] = 0x3a00e1af, opcode= 0x07
0x2d5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d5d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d60: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2d6c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d6f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d84: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d8d: mov_imm:
	regs[5] = 0x46fdafb5, opcode= 0x07
0x2d93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d96: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d99: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dab: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2db4: mov_imm:
	regs[5] = 0x50c81233, opcode= 0x07
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2dcc: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2dd2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2de7: mov_imm:
	regs[5] = 0xf2d17914, opcode= 0x07
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2df9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2dfc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2dff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e0b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e1a: mov_imm:
	regs[5] = 0x8e7165e4, opcode= 0x07
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e44: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2e4a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e53: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e62: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6b: mov_imm:
	regs[5] = 0x371a451c, opcode= 0x07
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e7a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e7d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e80: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e95: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e98: mov_imm:
	regs[5] = 0x43b127f7, opcode= 0x07
0x2e9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2eaa: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eb6: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2ebc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ec8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ecb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ece: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ed7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2eda: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2edd: mov_imm:
	regs[5] = 0x26360627, opcode= 0x07
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ee9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2eec: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2eef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ef2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2efb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2efe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f01: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f0d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f10: mov_imm:
	regs[5] = 0xe899228e, opcode= 0x07
0x2f16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f19: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f1c: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f28: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2f2e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f31: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f46: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f4c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f55: mov_imm:
	regs[5] = 0x50fe66d6, opcode= 0x07
0x2f5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f5e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f70: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f79: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f82: mov_imm:
	regs[5] = 0x27b84936, opcode= 0x07
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2fa9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2fc1: mov_imm:
	regs[5] = 0x73184679, opcode= 0x07
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2feb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ff4: mov_imm:
	regs[5] = 0x51572c0a, opcode= 0x07
0x2ffa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ffd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3000: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x09
0x300c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x09
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x302a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3030: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3033: mov_imm:
	regs[5] = 0x127c2a2c, opcode= 0x07
0x3039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x303c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x303f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x304b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x305a: mov_imm:
	regs[5] = 0xdc7ef69e, opcode= 0x07
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x306a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x306f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3073: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3078: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3099: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x309c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x309f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x30ab: mov_imm:
	regs[5] = 0x94525749, opcode= 0x07
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x30c0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30cf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30db: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x30de: mov_imm:
	regs[5] = 0x10eff2cd, opcode= 0x07
0x30e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30e7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x30ea: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x30f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x310b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x310e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3117: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3120: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3123: mov_imm:
	regs[5] = 0x11372041, opcode= 0x07
0x3129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x312c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x312f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3132: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x09
0x313e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3141: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3144: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3147: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3150: mov_imm:
	regs[5] = 0xc97443e9, opcode= 0x07
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3160: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3165: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3168: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3174: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x317a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x317d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3189: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3192: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3198: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31a1: mov_imm:
	regs[5] = 0x30b823fd, opcode= 0x07
0x31a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31b0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x31d4: mov_imm:
	regs[5] = 0x7bde1bd, opcode= 0x07
0x31da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31e3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x31e6: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x31ec: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x09
0x320d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3210: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x09
0x321c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3225: mov_imm:
	regs[5] = 0xd46ed3ba, opcode= 0x07
0x322b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x322e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3231: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3234: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x323a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3243: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3246: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3249: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x324c: mov_imm:
	regs[5] = 0x945a3376, opcode= 0x07
0x3252: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x09
0x325b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3264: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x326a: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3270: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x327c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x327f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3282: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3285: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x09
0x328e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3297: mov_imm:
	regs[5] = 0x5ab3aeaf, opcode= 0x07
0x329d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32b2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32cd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d6: mov_imm:
	regs[5] = 0xae481ae2, opcode= 0x07
0x32dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ee: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x32f4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x32fa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x32fd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3306: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3309: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3312: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3315: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3318: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3321: mov_imm:
	regs[5] = 0x7ed7612f, opcode= 0x07
0x3327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3330: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3333: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x333f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x334b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x335a: mov_imm:
	regs[5] = 0x1f01a819, opcode= 0x07
0x3360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3363: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3366: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x336c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3372: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3375: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3384: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x338a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3393: mov_imm:
	regs[5] = 0xfa09bf01, opcode= 0x07
0x339a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x339f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x33a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33c0: mov_imm:
	regs[5] = 0x3abc4b9a, opcode= 0x07
0x33c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33cf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x33f9: mov_imm:
	regs[5] = 0x48011350, opcode= 0x07
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3408: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x340b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x340e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x341d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3423: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x09
0x342c: mov_imm:
	regs[5] = 0xa676afb8, opcode= 0x07
0x3432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3435: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3438: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x343e: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3444: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3447: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x344a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x344d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3450: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3456: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x345f: mov_imm:
	regs[5] = 0x29b6f4a, opcode= 0x07
0x3465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3468: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x346b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x346e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3484: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3489: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3492: mov_imm:
	regs[5] = 0xab4368f1, opcode= 0x07
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34a4: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34b0: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x34b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34c2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34ce: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x34d1: mov_imm:
	regs[5] = 0x1efa37ef, opcode= 0x07
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x34e9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x34ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3501: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3504: mov_imm:
	regs[5] = 0x593243c5, opcode= 0x07
0x350a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x350d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3510: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x09
0x351c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3522: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3525: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x09
0x353a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x353d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3540: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3543: mov_imm:
	regs[5] = 0x50b7c008, opcode= 0x07
0x3549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x354c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x354f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3558: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x355b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x355e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3567: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3573: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3576: mov_imm:
	regs[5] = 0x42b2e8ef, opcode= 0x07
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x357f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3582: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3588: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3597: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x359a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x359d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35a0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35a6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x35a9: mov_imm:
	regs[5] = 0xc8b837bf, opcode= 0x07
0x35af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x35ca: mov_imm:
	regs[5] = 0x8f49e124, opcode= 0x07
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35dc: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x35e2: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x35e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x09
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x360f: mov_imm:
	regs[5] = 0x49ea91db, opcode= 0x07
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x09
0x361b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x361e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3627: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x362a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x362d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3639: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x363c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x363f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3642: mov_imm:
	regs[5] = 0x508b5c71, opcode= 0x07
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x09
0x364e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3657: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x365a: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x3660: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3666: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x09
0x367b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x367f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3684: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3687: mov_imm:
	regs[5] = 0x7fd99456, opcode= 0x07
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3697: jmp_imm:
	pc += 0x1, opcode= 0x09
0x369c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x369f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x36a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36b7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c0: mov_imm:
	regs[5] = 0xcdd9e34e, opcode= 0x07
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36de: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x36e4: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x36ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x36ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3702: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3705: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3708: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x370b: mov_imm:
	regs[5] = 0xa534f72c, opcode= 0x07
0x3711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3714: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3717: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x371a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x372f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3735: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3738: mov_imm:
	regs[5] = 0xb734b1ad, opcode= 0x07
0x373f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x09
0x374d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3756: mov_imm:
	regs[20] = 0x4, opcode= 0x07
0x375c: mov_imm:
	regs[21] = 0x5, opcode= 0x07
0x3763: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3768: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x376b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3774: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x377a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x377e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3786: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3789: mov_imm:
	regs[5] = 0x3561ee30, opcode= 0x07
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3798: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x379b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x379e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x37a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x37a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x37a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x37ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x37b3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x37b6: mov_imm:
	regs[5] = 0x961fe782, opcode= 0x07
0x37bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x37bf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x37c2: mov_imm:
	regs[30] = 0x1c9ebaea, opcode= 0x07
0x37c8: mov_imm:
	regs[31] = 0xe83e24ab, opcode= 0x07
0x37cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37d4: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0a
0x37d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37dd: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0a
max register index:31
