--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DATA_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_IN<0>  |    3.420(R)|   -0.144(R)|DATA_CLK_BUFGP    |   0.000|
            |    0.049(F)|    1.811(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<1>  |    2.949(R)|    0.233(R)|DATA_CLK_BUFGP    |   0.000|
            |    0.206(F)|    1.686(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<2>  |    2.756(R)|    0.388(R)|DATA_CLK_BUFGP    |   0.000|
            |   -0.120(F)|    1.947(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<3>  |    3.108(R)|    0.106(R)|DATA_CLK_BUFGP    |   0.000|
            |    0.241(F)|    1.658(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<4>  |    1.981(R)|    1.008(R)|DATA_CLK_BUFGP    |   0.000|
            |   -0.123(F)|    1.950(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<5>  |    2.089(R)|    0.922(R)|DATA_CLK_BUFGP    |   0.000|
            |    0.194(F)|    1.695(F)|DATA_CLK_BUFGP    |   0.000|
DATA_IN<6>  |    2.255(R)|    0.789(R)|DATA_CLK_BUFGP    |   0.000|
            |   -0.482(F)|    2.236(F)|DATA_CLK_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
HALL11      |    2.620(R)|    0.503(R)|clk_BUFGP         |   0.000|
HALL12      |    4.006(R)|   -0.495(R)|clk_BUFGP         |   0.000|
HALL13      |    4.746(R)|   -0.767(R)|clk_BUFGP         |   0.000|
HALL14      |    2.420(R)|    0.235(R)|clk_BUFGP         |   0.000|
HALL21      |    1.204(R)|    0.863(R)|clk_BUFGP         |   0.000|
HALL22      |    2.946(R)|   -0.888(R)|clk_BUFGP         |   0.000|
HALL23      |    1.947(R)|   -0.088(R)|clk_BUFGP         |   0.000|
HALL24      |    1.712(R)|    0.375(R)|clk_BUFGP         |   0.000|
HALL31      |    1.030(R)|    0.644(R)|clk_BUFGP         |   0.000|
HALL32      |    2.882(R)|   -0.837(R)|clk_BUFGP         |   0.000|
HALL33      |    2.205(R)|   -0.296(R)|clk_BUFGP         |   0.000|
HALL34      |    1.469(R)|    0.294(R)|clk_BUFGP         |   0.000|
TXE         |    3.493(R)|   -0.575(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock DATA_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |   10.510(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<1> |   10.650(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<2> |   11.339(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<3> |   11.082(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<4> |   10.857(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<5> |   10.165(F)|DATA_CLK_BUFGP    |   0.000|
DATA_OUT<6> |   10.163(F)|DATA_CLK_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<4> |   10.365(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    9.201(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    8.409(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    8.476(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   15.510(R)|clk_BUFGP         |   0.000|
LED<2>      |   15.272(R)|clk_BUFGP         |   0.000|
LED<3>      |   14.502(R)|clk_BUFGP         |   0.000|
M1n1        |   11.690(R)|clk_BUFGP         |   0.000|
M1n2        |   13.101(R)|clk_BUFGP         |   0.000|
M1n3        |   13.592(R)|clk_BUFGP         |   0.000|
M1n4        |   10.851(R)|clk_BUFGP         |   0.000|
M1p1        |   11.381(R)|clk_BUFGP         |   0.000|
M1p2        |   11.153(R)|clk_BUFGP         |   0.000|
M1p3        |   13.180(R)|clk_BUFGP         |   0.000|
M1p4        |   10.522(R)|clk_BUFGP         |   0.000|
M2n1        |   11.890(R)|clk_BUFGP         |   0.000|
M2n2        |   12.916(R)|clk_BUFGP         |   0.000|
M2n3        |   13.633(R)|clk_BUFGP         |   0.000|
M2n4        |   11.049(R)|clk_BUFGP         |   0.000|
M2p1        |   11.583(R)|clk_BUFGP         |   0.000|
M2p2        |   12.532(R)|clk_BUFGP         |   0.000|
M2p3        |   12.355(R)|clk_BUFGP         |   0.000|
M2p4        |   10.579(R)|clk_BUFGP         |   0.000|
M3n1        |   11.552(R)|clk_BUFGP         |   0.000|
M3n2        |   12.821(R)|clk_BUFGP         |   0.000|
M3n3        |   13.038(R)|clk_BUFGP         |   0.000|
M3n4        |   11.453(R)|clk_BUFGP         |   0.000|
M3p1        |   11.080(R)|clk_BUFGP         |   0.000|
M3p2        |   12.716(R)|clk_BUFGP         |   0.000|
M3p3        |   13.087(R)|clk_BUFGP         |   0.000|
M3p4        |   11.316(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.772(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock DATA_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK       |    6.753|         |    4.234|         |
clk            |    2.655|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.508|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   12.804|
TEST_KEY<0>    |LED<2>         |   12.283|
TEST_KEY<0>    |LED<3>         |   11.406|
TEST_KEY<1>    |LED<1>         |   12.155|
TEST_KEY<1>    |LED<2>         |   12.424|
TEST_KEY<1>    |LED<3>         |   11.216|
---------------+---------------+---------+


Analysis completed Thu Jul 09 17:33:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



