Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Mon Jan 10 13:50:03 2022
| Host             : lab521-amd-2 running 64-bit Arch Linux
| Command          : report_power -file example_ibert_ultrascale_gty_0_power_routed.rpt -pb example_ibert_ultrascale_gty_0_power_summary_routed.pb -rpx example_ibert_ultrascale_gty_0_power_routed.rpx
| Design           : example_ibert_ultrascale_gty_0
| Device           : xcvu095-ffva2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.408        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.397        |
| Device Static (W)        | 1.011        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 97.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.109 |       37 |       --- |             --- |
| CLB Logic                |     0.033 |    34821 |       --- |             --- |
|   LUT as Logic           |     0.020 |    10714 |    537600 |            1.99 |
|   LUT as Shift Register  |     0.005 |      204 |     76800 |            0.27 |
|   Register               |     0.004 |    18816 |   1075200 |            1.75 |
|   LUT as Distributed RAM |     0.003 |      124 |     76800 |            0.16 |
|   CARRY8                 |    <0.001 |      172 |     67200 |            0.26 |
|   F7/F8 Muxes            |    <0.001 |      605 |    537600 |            0.11 |
|   Others                 |     0.000 |     1176 |       --- |             --- |
| Signals                  |     0.036 |    26230 |       --- |             --- |
| Block RAM                |     0.022 |       20 |      1728 |            1.16 |
| MMCM                     |     0.114 |        1 |        16 |            6.25 |
| DSPs                     |     0.002 |        8 |       768 |            1.04 |
| GTY                      |     2.082 |        4 |        28 |           14.29 |
| Static Power             |     1.011 |          |           |                 |
| Total                    |     3.408 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.715 |       0.379 |      0.336 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.236 |       0.063 |      0.173 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.122 |       0.000 |      0.122 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.032 |       0.001 |      0.032 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.019 |       0.019 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.413 |       0.383 |      0.030 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     1.297 |       1.255 |      0.042 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| USE_DIVIDER.dclk_mmcm                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm                |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| gtrefclk0_3                                                                                | gty_refclk0p_i[0]                                                    |             6.4 |
| gtrefclk1_3                                                                                | gty_refclk1p_i[0]                                                    |             6.4 |
| qpll1outclk_o                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/qpll1outclk_o               |             0.2 |
| qpll1outrefclk_o                                                                           | u_ibert_gty_core/inst/QUAD0.u_q/u_common/qpll1outrefclk_o            |             6.4 |
| refclkoutmonitor1_com                                                                      | u_ibert_gty_core/inst/QUAD0.u_q/u_common/refclkoutmonitor1_com       |             6.4 |
| rxoutclk_o                                                                                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[0].u_ch/rxoutclk_o                |             7.6 |
| rxoutclk_o[0]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk_o[0]    |             7.6 |
| rxoutclk_o[1]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk_o[1]    |             7.6 |
| rxoutclk_o[2]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk_o[2]    |             7.6 |
| rxoutclk_o[3]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk_o[3]    |             7.6 |
| rxoutclk_o_1                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[1].u_ch/rxoutclk_o                |             7.6 |
| rxoutclk_o_2                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[2].u_ch/rxoutclk_o                |             7.6 |
| rxoutclk_o_3                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[3].u_ch/rxoutclk_o                |             7.6 |
| rxusrclk2_i[0]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk2_o[0]   |             7.6 |
| rxusrclk2_i[2]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk2_o[2]   |             7.6 |
| rxusrclk2_i[3]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk2_o[3]   |             7.6 |
| rxusrclk2_i__0[1]                                                                          | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/rxusrclk2_o[1]   |             7.6 |
| txoutclk_o                                                                                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[0].u_ch/txoutclk_o                |             7.6 |
| txoutclk_o[0]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk_o[0]    |             7.6 |
| txoutclk_o[1]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk_o[1]    |             7.6 |
| txoutclk_o[2]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk_o[2]    |             7.6 |
| txoutclk_o[3]                                                                              | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk_o[3]    |             7.6 |
| txoutclk_o_1                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[1].u_ch/txoutclk_o                |             7.6 |
| txoutclk_o_2                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[2].u_ch/txoutclk_o                |             7.6 |
| txoutclk_o_3                                                                               | u_ibert_gty_core/inst/QUAD0.u_q/CH[3].u_ch/txoutclk_o                |             7.6 |
| txusrclk2_i[0]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk2_o[0]   |             7.6 |
| txusrclk2_i[2]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk2_o[2]   |             7.6 |
| txusrclk2_i[3]                                                                             | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk2_o[3]   |             7.6 |
| txusrclk2_i__0[1]                                                                          | u_ibert_gty_core/inst/QUAD0.u_q/u_common/u_clocking/txusrclk2_o[1]   |             7.6 |
| u_ibert_gty_core/inst/QUAD0.u_q/CH[0].u_ch/u_gtye3_channel/DMONITOROUT[16]                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[0].u_ch/dmonitorclk               |             4.0 |
| u_ibert_gty_core/inst/QUAD0.u_q/CH[1].u_ch/u_gtye3_channel/DMONITOROUT[16]                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[1].u_ch/dmonitorclk               |             4.0 |
| u_ibert_gty_core/inst/QUAD0.u_q/CH[2].u_ch/u_gtye3_channel/DMONITOROUT[16]                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[2].u_ch/dmonitorclk               |             4.0 |
| u_ibert_gty_core/inst/QUAD0.u_q/CH[3].u_ch/u_gtye3_channel/DMONITOROUT[16]                 | u_ibert_gty_core/inst/QUAD0.u_q/CH[3].u_ch/dmonitorclk               |             4.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| example_ibert_ultrascale_gty_0 |     2.397 |
|   dbg_hub                      |     0.120 |
|     inst                       |     0.120 |
|       BSCANID.u_xsdbm_id       |     0.120 |
|   u_ibert_gty_core             |     2.277 |
|     inst                       |     2.277 |
|       QUAD0.u_q                |     2.277 |
+--------------------------------+-----------+


