# HLS CNN ç¡¬ä»¶æµ‹è¯•æŒ‡å—

æœ¬æ–‡æ¡£ä»‹ç»å¦‚ä½•ä½¿ç”¨ Vitis HLS å¯¹ CNN é¡¹ç›®è¿›è¡Œç¡¬ä»¶ç»¼åˆå’ŒéªŒè¯ã€‚

## ç›®å½•
1. [æ•°æ®ç±»å‹è½¬æ¢](#æ•°æ®ç±»å‹è½¬æ¢)
2. [ç¡¬ä»¶æ¥å£è®¾è®¡](#ç¡¬ä»¶æ¥å£è®¾è®¡)
3. [æµ‹è¯•æµç¨‹](#æµ‹è¯•æµç¨‹)
4. [æ€§èƒ½åˆ†æ](#æ€§èƒ½åˆ†æ)

---

## æ•°æ®ç±»å‹è½¬æ¢

### ä»æµ®ç‚¹åˆ°å®šç‚¹

ä¸ºäº†æ”¯æŒç¡¬ä»¶ç»¼åˆï¼Œæˆ‘ä»¬å°†æ‰€æœ‰æµ®ç‚¹ç±»å‹è½¬æ¢ä¸ºå®šç‚¹ç±»å‹ï¼š

```cpp
// åŸå§‹æµ®ç‚¹ç±»å‹ (ä»…ç”¨äº C ä»¿çœŸéªŒè¯)
#ifdef USE_FLOAT
    typedef float data_t;
    typedef float weight_t;
    typedef float acc_t;
#else
    // ç¡¬ä»¶å®šç‚¹ç±»å‹
    typedef ap_fixed<16, 8> data_t;    // 16 ä½å®½ï¼Œ8 ä½æ•´æ•°éƒ¨åˆ†
    typedef ap_fixed<16, 8> weight_t;  // èŒƒå›´: [-128, 127.996]
    typedef ap_fixed<32, 16> acc_t;    // 32 ä½ç´¯åŠ å™¨ï¼Œ16 ä½æ•´æ•°
#endif
```

### å®šç‚¹ç±»å‹è¯´æ˜

- **data_t / weight_t**: `ap_fixed<16, 8>`
  - æ€»ä½å®½: 16 ä½
  - æ•´æ•°ä½: 8 ä½
  - å°æ•°ä½: 7 ä½ (16-8-1ç¬¦å·ä½)
  - è¡¨ç¤ºèŒƒå›´: [-128, 127.996]
  - ç²¾åº¦: 1/128 â‰ˆ 0.0078

- **acc_t**: `ap_fixed<32, 16>`
  - æ€»ä½å®½: 32 ä½
  - æ•´æ•°ä½: 16 ä½
  - ç”¨äºç´¯åŠ è¿ç®—ï¼Œé˜²æ­¢æº¢å‡º

### ç²¾åº¦æƒè¡¡

å®šç‚¹åŒ–å¯èƒ½å¸¦æ¥ç²¾åº¦æŸå¤±ï¼š
- æµ®ç‚¹ (float): ~7 ä½åè¿›åˆ¶ç²¾åº¦
- å®šç‚¹ (ap_fixed<16,8>): ~2-3 ä½åè¿›åˆ¶ç²¾åº¦
- å»ºè®®åœ¨ C ä»¿çœŸé˜¶æ®µè®¾ç½®å®¹å¿åº¦: **0.1** (10%)

---

## ç¡¬ä»¶æ¥å£è®¾è®¡

### UUT Top å‡½æ•°

`uut_top()` æ˜¯ç¡¬ä»¶ç»¼åˆçš„å…¥å£å‡½æ•°ï¼Œä½¿ç”¨æ‰å¹³åŒ–æ•°ç»„æ¥å£ä»¥å…¼å®¹ AXIï¼š

```cpp
extern "C" void uut_top(
    data_t* input,              // [784]   - è¾“å…¥å›¾åƒ
    weight_t* conv1_weights,    // [432]   - Conv1 æƒé‡
    weight_t* conv1_bias,       // [16]    - Conv1 åç½®
    weight_t* conv2_weights,    // [4608]  - Conv2 æƒé‡
    weight_t* conv2_bias,       // [32]    - Conv2 åç½®
    weight_t* fc1_weights,      // [102400]- FC1 æƒé‡
    weight_t* fc1_bias,         // [128]   - FC1 åç½®
    weight_t* fc2_weights,      // [1280]  - FC2 æƒé‡
    weight_t* fc2_bias,         // [10]    - FC2 åç½®
    data_t* output              // [10]    - è¾“å‡ºåˆ†ç±»ç»“æœ
);
```

### HLS Interface Pragma

```cpp
// æ§åˆ¶æ¥å£ (AXI-Lite)
#pragma HLS INTERFACE mode=s_axilite port=return

// æ•°æ®æ¥å£ (AXI Memory-Mapped)
#pragma HLS INTERFACE mode=m_axi depth=784 port=input offset=slave bundle=gmem0
#pragma HLS INTERFACE mode=m_axi depth=432 port=conv1_weights offset=slave bundle=gmem1
...
```

- **s_axilite**: ç”¨äºæ§åˆ¶å’ŒçŠ¶æ€å¯„å­˜å™¨
- **m_axi**: å†…å­˜æ˜ å°„æ¥å£ï¼Œæ”¯æŒçªå‘ä¼ è¾“
- **bundle**: å°†ç›¸å…³æ¥å£åˆ†ç»„åˆ°ä¸åŒçš„ AXI ç«¯å£

### æ•°æ®é‡ç»„

ç¡¬ä»¶ top å‡½æ•°è´Ÿè´£å°†æ‰å¹³æ•°ç»„è½¬æ¢ä¸ºå¤šç»´æ•°ç»„ï¼š

```cpp
// è¾“å…¥: input[784] â†’ input_reshaped[1][28][28]
for(int c = 0; c < CONV1_IN_CH; c++) {
    for(int h = 0; h < CONV1_IMG_SIZE; h++) {
        for(int w = 0; w < CONV1_IMG_SIZE; w++) {
            #pragma HLS PIPELINE II=1
            int idx = c * CONV1_IMG_SIZE * CONV1_IMG_SIZE + h * CONV1_IMG_SIZE + w;
            input_reshaped[c][h][w] = input[idx];
        }
    }
}
```

---

## æµ‹è¯•æµç¨‹

### 1. C ä»¿çœŸ (C Simulation)

å¿«é€ŸéªŒè¯ç®—æ³•åŠŸèƒ½ï¼Œä½¿ç”¨è½¯ä»¶æ¨¡æ‹Ÿï¼š

```bash
make hls_csim
```

- **ç›®çš„**: éªŒè¯ç®—æ³•æ­£ç¡®æ€§
- **é€Ÿåº¦**: å¿« (~1-2 åˆ†é’Ÿ)
- **ä½¿ç”¨**: å®šç‚¹ç±»å‹ï¼Œä½†åœ¨ CPU ä¸Šæ‰§è¡Œ
- **æµ‹è¯•æ–‡ä»¶**: `tests/test.cpp`

#### æµ‹è¯•æµç¨‹
1. ç”Ÿæˆéšæœºæµ‹è¯•æ•°æ® (Xavier åˆå§‹åŒ–)
2. è½¬æ¢ä¸ºå®šç‚¹ç±»å‹
3. è°ƒç”¨ `uut_top()`
4. ä¸é»„é‡‘å‚è€ƒå¯¹æ¯” (å®¹å¿åº¦ 0.1)

```cpp
// ç”Ÿæˆæµ‹è¯•æ•°æ®
generate_test_data(input, conv1_w, conv1_b, ...);

// è½¬æ¢ä¸ºå®šç‚¹
for(int i = 0; i < size; i++)
    input_fixed[i] = input[i];

// è¿è¡Œ HLS
uut_top(input_fixed, conv1_w_fixed, ...);

// æ¯”è¾ƒç»“æœ
bool pass = compare_outputs(output_fixed, output_golden, FC2_OUT_SIZE, 0.1);
```

### 2. C ç»¼åˆ (C Synthesis)

å°† C++ ä»£ç è½¬æ¢ä¸º RTL (Verilog/VHDL)ï¼š

```bash
make hls_synth
```

- **ç›®çš„**: ç”Ÿæˆç¡¬ä»¶æè¿°è¯­è¨€
- **é€Ÿåº¦**: ä¸­ç­‰ (~5-10 åˆ†é’Ÿ)
- **è¾“å‡º**: RTL ä»£ç ã€èµ„æºæŠ¥å‘Šã€æ—¶åºæŠ¥å‘Š

#### ç»¼åˆæŠ¥å‘Šå†…å®¹
- **å»¶è¿Ÿ (Latency)**: æ—¶é’Ÿå‘¨æœŸæ•°
- **å¯åŠ¨é—´éš” (II)**: æµæ°´çº¿é—´éš”
- **èµ„æºä½¿ç”¨**: LUT, FF, BRAM, DSP
- **æ—¶åº**: æœ€å¤§é¢‘ç‡

æŸ¥çœ‹æŠ¥å‘Šï¼š
```bash
cd tests/hls_cnn_prj/solution1/syn/report
cat uut_top_csynth.rpt
```

### 3. Co-ä»¿çœŸ (Co-Simulation)

RTL çº§éªŒè¯ï¼Œè¿è¡Œå®é™…ç¡¬ä»¶æ¨¡æ‹Ÿï¼š

```bash
make hls_cosim
```

âš ï¸ **è­¦å‘Š**: Co-ä»¿çœŸéå¸¸è€—æ—¶ (10-30 åˆ†é’Ÿ)ï¼

- **ç›®çš„**: éªŒè¯ RTL å®ç°ä¸ C æ¨¡å‹ä¸€è‡´
- **é€Ÿåº¦**: æ…¢ (å–å†³äºæ•°æ®è§„æ¨¡)
- **ä½¿ç”¨åœºæ™¯**: æœ€ç»ˆéªŒè¯é˜¶æ®µ

```bash
# å®Œæ•´æµç¨‹ (csim + synth + cosim)
make hls_full
```

### 4. IP å¯¼å‡º

ç”Ÿæˆå¯åœ¨ Vivado ä¸­é›†æˆçš„ IP æ ¸ï¼š

```bash
make hls_export
```

å¯¼å‡ºæ ¼å¼:
- **IP Catalog**: ç”¨äº Vivado IP Integrator
- **æè¿°**: "HLS CNN Inference Engine"
- **ç‰ˆæœ¬**: 1.0

---

## æ€§èƒ½åˆ†æ

### èµ„æºä¼°ç®—

åŸºäºç½‘ç»œæ¶æ„ (LeNet-5 å˜ä½“):

| æ¨¡å— | å‚æ•°é‡ | æ“ä½œæ•° (Ops) |
|------|--------|-------------|
| Conv1 (16@3Ã—3) | 432 | ~324K |
| Conv2 (32@3Ã—3) | 4608 | ~648K |
| FC1 (800â†’128) | 102,400 | ~205K |
| FC2 (128â†’10) | 1,280 | ~2.6K |
| **æ€»è®¡** | **108,720** | **~1.18M** |

### é¢„æœŸç¡¬ä»¶èµ„æº (Alveo U280)

| èµ„æº | ä½¿ç”¨é‡ | ç™¾åˆ†æ¯” |
|------|--------|--------|
| LUT | ~50K | 3% |
| FF | ~60K | 2% |
| BRAM | ~200 | 10% |
| DSP | ~300 | 3% |

### ä¼˜åŒ–å»ºè®®

#### 1. æµæ°´çº¿ä¼˜åŒ–
```cpp
#pragma HLS PIPELINE II=1  // å¯åŠ¨é—´éš” = 1
```

#### 2. æ•°ç»„åˆ†å‰²
```cpp
#pragma HLS ARRAY_PARTITION variable=weights dim=1 cyclic factor=4
```

#### 3. æ•°æ®æµä¼˜åŒ–
```cpp
#pragma HLS DATAFLOW  // å±‚é—´æµæ°´çº¿
```

#### 4. å¾ªç¯å±•å¼€
```cpp
#pragma HLS UNROLL factor=4  // éƒ¨åˆ†å±•å¼€
```

---

## å¸¸è§é—®é¢˜

### Q1: C ä»¿çœŸå¤±è´¥ï¼ŒæŠ¥å‘Šç²¾åº¦è¯¯å·®è¿‡å¤§

**è§£å†³æ–¹æ¡ˆ**:
1. å¢åŠ å®šç‚¹ä½å®½: `ap_fixed<24, 12>`
2. è°ƒæ•´å®¹å¿åº¦: `tolerance = 0.2`
3. æ£€æŸ¥æº¢å‡º: ä½¿ç”¨æ›´å¤§çš„ç´¯åŠ å™¨ä½å®½

### Q2: ç»¼åˆæ—¶åºä¸æ»¡è¶³ (Timing violation)

**è§£å†³æ–¹æ¡ˆ**:
1. é™ä½æ—¶é’Ÿé¢‘ç‡: `set CLOCK_PERIOD 5.0` (200 MHz â†’ 250 MHz)
2. å¢åŠ æµæ°´çº¿æ·±åº¦: `#pragma HLS PIPELINE II=2`
3. å‡å°‘å¹¶è¡Œåº¦: é™ä½ `UNROLL factor`

### Q3: èµ„æºä½¿ç”¨è¿‡å¤š (Resource overflow)

**è§£å†³æ–¹æ¡ˆ**:
1. å‡å°‘æ•°ç»„åˆ†å‰²: é™ä½ `ARRAY_PARTITION factor`
2. ä½¿ç”¨ BRAM è€Œéå¯„å­˜å™¨å­˜å‚¨æƒé‡
3. æ—¶åˆ†å¤ç”¨: å¾ªç¯å¤ç”¨è®¡ç®—å•å…ƒ

### Q4: Co-ä»¿çœŸå¡ä½

**è§£å†³æ–¹æ¡ˆ**:
1. å‡å°‘æµ‹è¯•æ•°æ®é‡: ä½¿ç”¨æ›´å°‘çš„æµ‹è¯•æ ·æœ¬
2. æ£€æŸ¥ deadlock: éªŒè¯ dataflow ä¾èµ–å…³ç³»
3. å¢åŠ è¶…æ—¶æ—¶é—´: åœ¨ TCL ä¸­è®¾ç½® `cosim_design -timeout 3600`

---

## å‚è€ƒèµ„æ–™

1. **Vitis HLS User Guide (UG1399)**
   - [Xilinx Documentation](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls)

2. **Vitis_Libraries BLAS ç¤ºä¾‹**
   - `/Vitis_Libraries/blas/L1/tests/hw/dot/`

3. **å®šç‚¹æ•°æ®ç±»å‹æŒ‡å—**
   - `ap_fixed<W, I>`: æ€»ä½å®½ Wï¼Œæ•´æ•°ä½ I
   - æ¨èé˜…è¯»: UG902 (HLS Data Types)

4. **æ¥å£ç»¼åˆæŒ‡å—**
   - AXI4 åè®®: UG1037
   - Memory-Mapped æ¥å£: UG1399 Chapter 5

---

## å¿«é€Ÿå‚è€ƒ

### å®Œæ•´æµ‹è¯•æµç¨‹
```bash
# 1. CPU æµ‹è¯• (å¼€å‘é˜¶æ®µ)
make unit_test
make integration_test

# 2. HLS C ä»¿çœŸ (å¿«é€ŸéªŒè¯)
make hls_csim

# 3. HLS ç»¼åˆ (ç”Ÿæˆ RTL)
make hls_synth

# 4. Co-ä»¿çœŸ (å¯é€‰ï¼Œæœ€ç»ˆéªŒè¯)
make hls_cosim

# 5. å¯¼å‡º IP (é›†æˆåˆ° Vivado)
make hls_export

# æ¸…ç†
make clean
```

### TCL è„šæœ¬æ§åˆ¶å˜é‡

ç¼–è¾‘ `tests/run_hls.tcl`:

```tcl
set CSIM 1        # å¯ç”¨ C ä»¿çœŸ
set CSYNTH 1      # å¯ç”¨ C ç»¼åˆ
set COSIM 0       # ç¦ç”¨ Co-ä»¿çœŸ (è€—æ—¶)
set VIVADO_SYN 0  # ç¦ç”¨ Vivado ç»¼åˆ
```

---

## ç»“è®º

æœ¬é¡¹ç›®å±•ç¤ºäº†å¦‚ä½•ï¼š
1. âœ… å°†æµ®ç‚¹ CNN è½¬æ¢ä¸ºå®šç‚¹å®ç°
2. âœ… è®¾è®¡ç¡¬ä»¶å…¼å®¹çš„æ¥å£ (AXI)
3. âœ… å®ç°å®Œæ•´çš„ HLS æµ‹è¯•æµç¨‹
4. âœ… éµå¾ª Vitis_Libraries è®¾è®¡æ¨¡å¼

ä¸‹ä¸€æ­¥å»ºè®®ï¼š
- ğŸ”„ åœ¨çœŸå® FPGA æ¿å¡ä¸Šæµ‹è¯• (U200/U250/U280)
- ğŸ”„ é›†æˆåˆ° Vitis Accelerated Kernel æµç¨‹
- ğŸ”„ ä½¿ç”¨ Vitis AI é‡åŒ–å·¥å…·è¿›ä¸€æ­¥ä¼˜åŒ–

å¦‚æœ‰é—®é¢˜ï¼Œè¯·å‚è€ƒ `README.md` å’Œ Vitis HLS å®˜æ–¹æ–‡æ¡£ã€‚
