##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockCsBtns(fixed-function)
		4.2::Critical Path Report for ClockUsPWM
		4.3::Critical Path Report for Clock_1
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
		5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ClockCamera                  | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCamera(routed)          | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCsBtns                  | N/A                   | Target: 12.00 MHz   | 
Clock: ClockCsBtns(fixed-function)  | Frequency: 27.41 MHz  | Target: 12.00 MHz   | 
Clock: ClockLcdBacklight            | N/A                   | Target: 0.01 MHz    | 
Clock: ClockLcdBacklight(routed)    | N/A                   | Target: 0.01 MHz    | 
Clock: ClockUsPWM                   | Frequency: 62.70 MHz  | Target: 6.00 MHz    | 
Clock: Clock_1                      | Frequency: 48.69 MHz  | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 60.60 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: \CsBtns:PWM:PWMHW\/tc        | Frequency: 27.41 MHz  | Target: 6.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockCsBtns(fixed-function)  \CsBtns:PWM:PWMHW\/tc  83333.3          46846       N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsPWM                   ClockUsPWM             166667           150716      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                      Clock_1                1e+006           979460      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    Clock_1                41666.7          25165       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Camera:D(0)_PAD\          3318          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3232          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          2841          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          3452          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          2479          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          1758          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2915          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          303           \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       -643          \Camera:PCLK(0)_PAD\:R   
\CsBtns:Button(0)_PAD\:in  9120          \CsBtns:PWM:PWMHW\/tc:R  
\CsBtns:Button(1)_PAD\:in  9380          \CsBtns:PWM:PWMHW\/tc:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
LcdDB4(0)_PAD               23908         CyBUS_CLK:R                    
LcdDB5(0)_PAD               24462         CyBUS_CLK:R                    
LcdDB6(0)_PAD               24924         CyBUS_CLK:R                    
LcdDB7(0)_PAD               24789         CyBUS_CLK:R                    
LcdE(0)_PAD                 24828         CyBUS_CLK:R                    
LcdRS(0)_PAD                24724         CyBUS_CLK:R                    
LcdV0(0)_PAD                19515         ClockLcdBacklight(routed):R    
LcdV0(0)_PAD                19515         ClockLcdBacklight(routed):F    
UsOutput(0)_PAD             24021         Clock_1:R                      
UsTC(0)_PAD                 23866         Clock_1:R                      
UsTrig(0)_PAD               24228         ClockUsPWM:R                   
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21858         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):R          
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):F          
\CsBtns:Button(0)_PAD\:out  25559         ClockCsBtns(fixed-function):R  
\CsBtns:Button(1)_PAD\:out  27106         ClockCsBtns(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockCsBtns(fixed-function)
*********************************************************
Clock: ClockCsBtns(fixed-function)
Frequency: 27.41 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46846p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7809
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87632

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46846  RISE       1
\CsBtns:Button(1)\/pin_input  iocell33     10450  11450  46846  RISE       1
\CsBtns:Button(1)\/pad_out    iocell33     15656  27106  46846  RISE       1
\CsBtns:Button(1)\/pad_in     iocell33         0  27106  46846  RISE       1
\CsBtns:Button(1)\/fb         iocell33      7673  34779  46846  RISE       1
Net_23/main_0                 macrocell4    6007  40787  46846  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell4       6809   7809  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockUsPWM
****************************************
Clock: ClockUsPWM
Frequency: 62.70 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3090   6590  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11720  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11720  150716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.69 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16310
-------------------------------------   ----- 
End-of-path arrival time (ps)           16310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18     1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell17     3870   5120  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell17     3350   8470  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   2710  11180  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  16310  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16310  979460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.60 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25165p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350   9532  25165  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell14   3460  12991  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
***************************************************
Clock: \CsBtns:PWM:PWMHW\/tc
Frequency: 27.41 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46846p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7809
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87632

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46846  RISE       1
\CsBtns:Button(1)\/pin_input  iocell33     10450  11450  46846  RISE       1
\CsBtns:Button(1)\/pad_out    iocell33     15656  27106  46846  RISE       1
\CsBtns:Button(1)\/pad_in     iocell33         0  27106  46846  RISE       1
\CsBtns:Button(1)\/fb         iocell33      7673  34779  46846  RISE       1
Net_23/main_0                 macrocell4    6007  40787  46846  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell4       6809   7809  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25165p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350   9532  25165  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell14   3460  12991  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1


5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46846p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7809
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87632

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46846  RISE       1
\CsBtns:Button(1)\/pin_input  iocell33     10450  11450  46846  RISE       1
\CsBtns:Button(1)\/pad_out    iocell33     15656  27106  46846  RISE       1
\CsBtns:Button(1)\/pad_in     iocell33         0  27106  46846  RISE       1
\CsBtns:Button(1)\/fb         iocell33      7673  34779  46846  RISE       1
Net_23/main_0                 macrocell4    6007  40787  46846  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell4       6809   7809  RISE       1


5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3090   6590  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11720  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11720  150716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16310
-------------------------------------   ----- 
End-of-path arrival time (ps)           16310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18     1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell17     3870   5120  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell17     3350   8470  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   2710  11180  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  16310  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16310  979460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25165p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350   9532  25165  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell14   3460  12991  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12846
-------------------------------------   ----- 
End-of-path arrival time (ps)           12846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0  macrocell10   4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell10   3350   9532  25165  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell11   3314  12846  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12846
-------------------------------------   ----- 
End-of-path arrival time (ps)           12846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10   4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10   3350   9532  25165  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_2  macrocell13   3314  12846  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25538p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12999
-------------------------------------   ----- 
End-of-path arrival time (ps)           12999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14        1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10     4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10     3350   9532  25165  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   3467  12999  25538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25680p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12857
-------------------------------------   ----- 
End-of-path arrival time (ps)           12857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell14        1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_0    macrocell10     4932   6182  25165  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell10     3350   9532  25165  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   3326  12857  25680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capture_last\/main_0
Capture Clock  : \UsTimer:TimerUDB:capture_last\/clock_0
Path slack     : 31971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                            iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:capture_last\/main_0  macrocell12   4936   6186  31971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_0  macrocell16   4936   6186  31971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell14      1250   1250  25165  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_0  macrocell18   4936   6186  31971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 31975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb    iocell14      1250   1250  25165  RISE       1
Net_140/main_0  macrocell1    4932   6182  31975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46846p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7809
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87632

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46846  RISE       1
\CsBtns:Button(1)\/pin_input  iocell33     10450  11450  46846  RISE       1
\CsBtns:Button(1)\/pad_out    iocell33     15656  27106  46846  RISE       1
\CsBtns:Button(1)\/pad_in     iocell33         0  27106  46846  RISE       1
\CsBtns:Button(1)\/fb         iocell33      7673  34779  46846  RISE       1
Net_23/main_0                 macrocell4    6007  40787  46846  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell4       6809   7809  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 48653p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7809
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87632

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38979
-------------------------------------   ----- 
End-of-path arrival time (ps)           38979
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46846  RISE       1
\CsBtns:Button(0)\/pin_input  iocell32      9775  10775  48653  RISE       1
\CsBtns:Button(0)\/pad_out    iocell32     14784  25559  48653  RISE       1
\CsBtns:Button(0)\/pad_in     iocell32         0  25559  48653  RISE       1
\CsBtns:Button(0)\/fb         iocell32      6792  32351  48653  RISE       1
Net_22/main_0                 macrocell3    6628  38979  48653  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell3       6809   7809  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3090   6590  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11720  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11720  150716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 154016p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   3091   6591  154016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 154016p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   3090   6590  154016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 154045p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150716  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150716  RISE       1
\UsPWM:PWMUDB:status_2\/main_1          macrocell9      2956   6456  154045  RISE       1
\UsPWM:PWMUDB:status_2\/q               macrocell9      3350   9806  154045  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12121  154045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 156113p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  152813  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   3244   4494  156113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:status_0\/main_1
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 156794p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156794  RISE       1
\UsPWM:PWMUDB:status_0\/main_1         macrocell8      2612   6362  156794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_657/main_1
Capture Clock  : Net_657/clock_0
Path slack     : 156806p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156794  RISE       1
Net_657/main_1                         macrocell5      2601   6351  156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \UsPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 156806p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156794  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156794  RISE       1
\UsPWM:PWMUDB:prevCompare1\/main_0     macrocell6      2601   6351  156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 157033p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  152813  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   2324   3574  157033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : Net_657/main_0
Capture Clock  : Net_657/clock_0
Path slack     : 158640p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  152813  RISE       1
Net_657/main_0                   macrocell5    3266   4516  158640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:prevCompare1\/q
Path End       : \UsPWM:PWMUDB:status_0\/main_0
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 159617p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  159617  RISE       1
\UsPWM:PWMUDB:status_0\/main_0  macrocell8    2289   3539  159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \UsPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \UsPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 159633p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  159633  RISE       1
\UsPWM:PWMUDB:runmode_enable\/main_0      macrocell7     2314   3524  159633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:status_0\/q
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 162606p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:status_0\/q               macrocell8     1250   1250  162606  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2311   3561  162606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 979460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16310
-------------------------------------   ----- 
End-of-path arrival time (ps)           16310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18     1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell17     3870   5120  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell17     3350   8470  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   2710  11180  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  16310  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  16310  979460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18     1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell17     3870   5120  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell17     3350   8470  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   2710  11180  982760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982781p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18     1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_2            macrocell17     3870   5120  979460  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                 macrocell17     3350   8470  979460  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   2690  11159  982781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983970p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15530
-------------------------------------   ----- 
End-of-path arrival time (ps)           15530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  983854  RISE       1
\UsTimer:TimerUDB:status_tc\/main_2         macrocell15     3291   6791  983970  RISE       1
\UsTimer:TimerUDB:status_tc\/q              macrocell15     3350  10141  983970  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    5388  15530  983970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987154p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3286   6786  987154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3284   6784  987156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_146/main_2
Capture Clock  : Net_146/clock_0
Path slack     : 989954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  983854  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  983854  RISE       1
Net_146/main_2                              macrocell2      3036   6536  989954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : Net_140/main_4
Capture Clock  : Net_140/clock_0
Path slack     : 990464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q  macrocell18   1250   1250  979460  RISE       1
Net_140/main_4                           macrocell1    4776   6026  990464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : Net_146/main_3
Capture Clock  : Net_146/clock_0
Path slack     : 991903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q  macrocell18   1250   1250  979460  RISE       1
Net_146/main_3                           macrocell2    3337   4587  991903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991903p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell18   1250   1250  979460  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_4  macrocell18   3337   4587  991903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980341  RISE       1
Net_146/main_0                                         macrocell2     3040   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980341  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_1           macrocell16    3040   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980341  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_1           macrocell18    3040   4250  992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_140/main_2
Capture Clock  : Net_140/clock_0
Path slack     : 992253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980349  RISE       1
Net_140/main_2                                         macrocell1     3027   4237  992253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 992390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980349  RISE       1
Net_146/main_1                                         macrocell2     2890   4100  992390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980349  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_2           macrocell16    2890   4100  992390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980349  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_2           macrocell18    2890   4100  992390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 992421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980341  RISE       1
Net_140/main_1                                         macrocell1     2859   4069  992421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : Net_140/main_3
Capture Clock  : Net_140/clock_0
Path slack     : 992544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q  macrocell12   1250   1250  985734  RISE       1
Net_140/main_3                     macrocell1    2696   3946  992544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell12   1250   1250  985734  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_3  macrocell16   2672   3922  992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992568p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell12   1250   1250  985734  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_3  macrocell18   2672   3922  992568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell18         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992579p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992579  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_0                macrocell11    2701   3911  992579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992579p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992579  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_0             macrocell13    2701   3911  992579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3907
-------------------------------------   ---- 
End-of-path arrival time (ps)           3907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992579  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_0             macrocell14    2697   3907  992583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992703p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  992703  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_4  macrocell14   2537   3787  992703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q    macrocell13   1250   1250  992703  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_4  macrocell11   2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  992703  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_4  macrocell13   2528   3778  992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  992717  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_3  macrocell11   2523   3773  992717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  992717  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_3  macrocell13   2523   3773  992717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  992717  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_3  macrocell14   2521   3771  992719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992722  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_1                macrocell11    2558   3768  992722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992722  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_1             macrocell13    2558   3768  992722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992722  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_1             macrocell14    2547   3757  992733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_fall_detected\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_fall_detected\/q       macrocell16   1250   1250  992996  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_4  macrocell16   2244   3494  992996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capt_int_temp\/q
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capt_int_temp\/q         macrocell11    1250   1250  995997  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2253   3503  995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

