// Seed: 3818254564
module module_0;
  initial id_1 = #1 id_1;
endmodule
module module_1 #(
    parameter id_18 = 32'd75,
    parameter id_19 = 32'd50
) (
    input wor id_0,
    input tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output uwire id_12,
    input uwire id_13,
    output wor id_14,
    output logic id_15
);
  wire id_17;
  always @(posedge 1'b0) begin
    #1
    if (id_1)
      if (1'b0) #1;
      else id_15 <= 1;
  end
  defparam id_18.id_19 = 1'b0; module_0();
endmodule
