From 970a9bd9c91d70e32907504d865f49d5c4ecf90e Mon Sep 17 00:00:00 2001
From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Date: Sun, 11 Apr 2021 22:10:22 +0300
Subject: [PATCH 209/302] [WIP] dt-bindings: media: nxp,imx7-mipi-csi2: i.MX8MP
 support

---
 .../bindings/media/nxp,imx7-mipi-csi2.yaml    | 70 ++++++++++++++++++-
 1 file changed, 69 insertions(+), 1 deletion(-)

diff --git a/Documentation/devicetree/bindings/media/nxp,imx7-mipi-csi2.yaml b/Documentation/devicetree/bindings/media/nxp,imx7-mipi-csi2.yaml
index 7c09eec78ce5..cb90627ff553 100644
--- a/Documentation/devicetree/bindings/media/nxp,imx7-mipi-csi2.yaml
+++ b/Documentation/devicetree/bindings/media/nxp,imx7-mipi-csi2.yaml
@@ -25,9 +25,18 @@ properties:
     enum:
       - fsl,imx7-mipi-csi2
       - fsl,imx8mm-mipi-csi2
+      - fsl,imx8mp-mipi-csi2
 
   reg:
-    maxItems: 1
+    minItems: 1
+    items:
+      - description: The main I/O registers
+      - description: The media control block gasket registers
+
+  reg-names:
+    items:
+      - const: "main"
+      - const: "gasket"
 
   interrupts:
     maxItems: 1
@@ -137,6 +146,22 @@ allOf:
           minItems: 4
         phy-supply: false
         resets: false
+  - if:
+      properties:
+        compatible:
+          contains:
+            const: fsl,imx8mp-mipi-csi2
+    then:
+      properties:
+        reg:
+          minItems: 2
+      required:
+        - reg-names
+    else:
+      properties:
+        reg:
+          maxItems: 1
+        reg-names: false
 
 examples:
   - |
@@ -225,4 +250,47 @@ examples:
         };
     };
 
+  - |
+    #include <dt-bindings/clock/imx8mp-clock.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/interrupt-controller/irq.h>
+
+    mipi-csi@32e40000 {
+        compatible = "fsl,imx8mp-mipi-csi2";
+        reg = <0x32e30000 0x1000>, <0x32ec0060 0x30>;
+        reg-names = "main", "gasket";
+        interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+        clock-frequency = <333000000>;
+        clocks = <&clk IMX8MP_CLK_MEDIA_APB>,
+                 <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>,
+                 <&clk IMX8MP_CLK_MEDIA_MIPI_PHY1_REF>,
+                 <&clk IMX8MP_CLK_MEDIA_AXI>;
+        clock-names = "pclk", "wrap", "phy", "axi";
+        power-domains = <&mipi_phy1_pd>;
+
+        status = "disabled";
+
+        ports {
+            #address-cells = <1>;
+            #size-cells = <0>;
+
+            port@0 {
+                reg = <0>;
+
+                imx8mp_mipi_csi_in: endpoint {
+                    remote-endpoint = <&imx477_out>;
+                    data-lanes = <1 2 3 4>;
+                };
+            };
+
+            port@1 {
+                reg = <1>;
+
+                imx8mp_mipi_csi_out: endpoint {
+                    remote-endpoint = <&csi_in>;
+                };
+            };
+        };
+    };
+
 ...
-- 
Regards,

Laurent Pinchart

