
;; Function pthread_setattr_default_np (pthread_setattr_default_np, funcdef_no=42, decl_uid=5297, cgraph_uid=42, symbol_order=43)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19
Edge 12->17 redirected to 23


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 23->24 to 9 failed.


try_optimize_cfg iteration 2

Forwarding edge 23->24 to 9 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 120 [ in ])
        (reg:DI 5 di [ in ])) pthread_setattr_default_np.c:28 -1
     (nil))
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 3 11 2 (set (reg/v:SI 89 [ policy ])
        (mem:SI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 4 [0x4])) [3 MEM[(const struct pthread_attr *)in_9(D)].schedpolicy+0 S4 A32])) pthread_setattr_default_np.c:37 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 89 [ policy ])
            (const_int 2 [0x2]))) ./pthreadP.h:606 -1
     (nil))
(jump_insn 12 11 23 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) ./pthreadP.h:606 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 151)
(code_label 23 12 13 4 4 "" [6 uses])
(note 13 23 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 13 14 4 (set (reg:SI 88 [ D.7684 ])
        (const_int 22 [0x16])) ./pthreadP.h:609 -1
     (nil))
(jump_insn 14 6 15 4 (set (pc)
        (label_ref 146)) ./pthreadP.h:606 -1
     (nil)
 -> 146)
(barrier 15 14 154)
(code_label 154 15 16 5 10 "" [1 uses])
(note 16 154 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 5 (set (reg:SI 5 di)
        (reg/v:SI 89 [ policy ])) ./pthreadP.h:617 -1
     (nil))
(call_insn 18 17 19 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__sched_get_priority_min") [flags 0x41]  <function_decl 0x2b47a041f360 __sched_get_priority_min>) [0 __sched_get_priority_min S1 A8])
            (const_int 0 [0]))) ./pthreadP.h:617 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__sched_get_priority_min") [flags 0x41]  <function_decl 0x2b47a041f360 __sched_get_priority_min>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 19 18 20 5 (set (reg/v:SI 110 [ min ])
        (reg:SI 0 ax)) ./pthreadP.h:617 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 5 di)
        (reg/v:SI 89 [ policy ])) ./pthreadP.h:618 -1
     (nil))
(call_insn 21 20 22 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__sched_get_priority_max") [flags 0x41]  <function_decl 0x2b47a041f288 __sched_get_priority_max>) [0 __sched_get_priority_max S1 A8])
            (const_int 0 [0]))) ./pthreadP.h:618 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__sched_get_priority_max") [flags 0x41]  <function_decl 0x2b47a041f288 __sched_get_priority_max>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 22 21 24 5 (set (reg/v:SI 111 [ max ])
        (reg:SI 0 ax)) ./pthreadP.h:618 -1
     (nil))
(insn 24 22 25 5 (set (reg:SI 122)
        (not:SI (reg/v:SI 110 [ min ]))) ./pthreadP.h:620 -1
     (nil))
(insn 25 24 26 5 (parallel [
            (set (reg:SI 123)
                (lshiftrt:SI (reg:SI 122)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ./pthreadP.h:620 -1
     (nil))
(insn 26 25 27 5 (set (reg:QI 124)
        (subreg:QI (reg:SI 123) 0)) ./pthreadP.h:620 -1
     (nil))
(insn 27 26 28 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 124)
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(jump_insn 28 27 169 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ./pthreadP.h:620 -1
     (int_list:REG_BR_PROB 3350 (nil))
 -> 23)
(note 169 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 169 30 6 (set (reg:SI 126)
        (not:SI (reg/v:SI 111 [ max ]))) ./pthreadP.h:620 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg:SI 127)
                (lshiftrt:SI (reg:SI 126)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ./pthreadP.h:620 -1
     (nil))
(insn 31 30 32 6 (set (reg:QI 128)
        (subreg:QI (reg:SI 127) 0)) ./pthreadP.h:620 -1
     (nil))
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 128)
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ./pthreadP.h:620 -1
     (int_list:REG_BR_PROB 5038 (nil))
 -> 23)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 91 [ D.7684 ])
            (reg/v:SI 110 [ min ]))) ./pthreadP.h:620 -1
     (nil))
(insn 36 35 37 7 (set (reg:QI 130 [ D.7688 ])
        (ge:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(insn 37 36 38 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 130 [ D.7688 ])
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(jump_insn 38 37 170 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ./pthreadP.h:620 -1
     (int_list:REG_BR_PROB 3350 (nil))
 -> 23)
(note 170 38 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 39 170 40 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 91 [ D.7684 ])
            (reg/v:SI 111 [ max ]))) ./pthreadP.h:620 -1
     (nil))
(insn 40 39 41 8 (set (reg:QI 132 [ D.7688 ])
        (le:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(insn 41 40 42 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 132 [ D.7688 ])
            (const_int 0 [0]))) ./pthreadP.h:620 -1
     (nil))
(jump_insn 42 41 157 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ./pthreadP.h:620 -1
     (int_list:REG_BR_PROB 5038 (nil))
 -> 23)
(code_label 157 42 43 9 11 "" [1 uses])
(note 43 157 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 9 (set (reg:DI 92 [ attrs$stacksize ])
        (mem:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 32 [0x20])) [4 MEM[(const struct pthread_attr *)in_9(D)].stacksize+0 S8 A64])) pthread_setattr_default_np.c:52 -1
     (nil))
(insn 45 44 46 9 (parallel [
            (set (reg:DI 133 [ D.7687 ])
                (plus:DI (reg:DI 92 [ attrs$stacksize ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ./pthreadP.h:631 -1
     (nil))
(insn 46 45 47 9 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 133 [ D.7687 ])
            (const_int 16382 [0x3ffe]))) ./pthreadP.h:631 -1
     (nil))
(jump_insn 47 46 48 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) ./pthreadP.h:631 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 23)
(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 10 (set (reg:SI 94 [ D.7684 ])
        (mem:SI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 8 [0x8])) [3 MEM[(const struct pthread_attr *)in_9(D)].flags+0 S4 A64])) pthread_setattr_default_np.c:60 -1
     (nil))
(insn 50 49 51 10 (parallel [
            (set (reg:SI 134 [ D.7684 ])
                (and:SI (reg:SI 94 [ D.7684 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) pthread_setattr_default_np.c:60 -1
     (nil))
(insn 51 50 52 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 134 [ D.7684 ])
            (const_int 0 [0]))) pthread_setattr_default_np.c:60 -1
     (nil))
(jump_insn 52 51 53 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) pthread_setattr_default_np.c:60 -1
     (int_list:REG_BR_PROB 6700 (nil))
 -> 23)
(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 11 (set (reg:SI 107 [ attrs$schedparam$__sched_priority ])
        (mem:SI (reg/v/f:DI 120 [ in ]) [1 MEM[(const struct pthread_attr *)in_9(D)]+0 S4 A64])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 55 54 56 11 (set (reg:SI 105 [ attrs$schedpolicy ])
        (mem:SI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 4 [0x4])) [1 MEM[(const struct pthread_attr *)in_9(D) + 4B]+0 S4 A32])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 56 55 57 11 (set (reg:DI 90 [ attrs$guardsize ])
        (mem:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 16 [0x10])) [1 MEM[(const struct pthread_attr *)in_9(D) + 16B]+0 S8 A64])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 57 56 58 11 (set (reg/f:DI 96 [ attrs$stackaddr ])
        (mem/f:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 24 [0x18])) [1 MEM[(const struct pthread_attr *)in_9(D) + 24B]+0 S8 A64])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 58 57 59 11 (set (reg/f:DI 104 [ attrs$cpuset ])
        (mem/f:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 40 [0x28])) [1 MEM[(const struct pthread_attr *)in_9(D) + 40B]+0 S8 A64])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 59 58 60 11 (set (reg:DI 109 [ attrs$cpusetsize ])
        (mem:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 48 [0x30])) [1 MEM[(const struct pthread_attr *)in_9(D) + 48B]+0 S8 A64])) pthread_setattr_default_np.c:63 -1
     (nil))
(insn 60 59 61 11 (set (reg:SI 138)
        (const_int 1 [0x1])) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 61 60 62 11 (set (reg:SI 139)
        (const_int 0 [0])) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 62 61 63 11 (parallel [
            (set (reg:SI 135 [ ignore1 ])
                (asm_operands/v:SI ("lock;cmpxchgl %4, %2
	jz 24f
	1:	lea %2, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_lock_wait_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=S") 0 [
                        (reg:SI 138)
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                        (reg:SI 139)
                    ]
                     [
                        (asm_input:SI ("0") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("m") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("3") pthread_setattr_default_np.c:67)
                    ]
                     [] pthread_setattr_default_np.c:67))
            (set (reg:SI 136 [ ignore2 ])
                (asm_operands/v:SI ("lock;cmpxchgl %4, %2
	jz 24f
	1:	lea %2, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_lock_wait_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=&D") 1 [
                        (reg:SI 138)
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                        (reg:SI 139)
                    ]
                     [
                        (asm_input:SI ("0") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("m") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("3") pthread_setattr_default_np.c:67)
                    ]
                     [] pthread_setattr_default_np.c:67))
            (set (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                (asm_operands/v:SI ("lock;cmpxchgl %4, %2
	jz 24f
	1:	lea %2, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_lock_wait_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=m") 2 [
                        (reg:SI 138)
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                        (reg:SI 139)
                    ]
                     [
                        (asm_input:SI ("0") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("m") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("3") pthread_setattr_default_np.c:67)
                    ]
                     [] pthread_setattr_default_np.c:67))
            (set (reg:SI 137 [ ignore3 ])
                (asm_operands/v:SI ("lock;cmpxchgl %4, %2
	jz 24f
	1:	lea %2, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_lock_wait_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=a") 3 [
                        (reg:SI 138)
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                        (reg:SI 139)
                    ]
                     [
                        (asm_input:SI ("0") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("m") pthread_setattr_default_np.c:67)
                        (asm_input:SI ("3") pthread_setattr_default_np.c:67)
                    ]
                     [] pthread_setattr_default_np.c:67))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
            (clobber (reg:QI 40 r11))
            (clobber (reg:QI 2 cx))
        ]) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 63 62 64 11 (set (reg/v:SI 97 [ ignore1 ])
        (reg:SI 135 [ ignore1 ])) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 64 63 65 11 (set (reg/v:SI 98 [ ignore2 ])
        (reg:SI 136 [ ignore2 ])) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 65 64 66 11 (set (reg/v:SI 99 [ ignore3 ])
        (reg:SI 137 [ ignore3 ])) pthread_setattr_default_np.c:67 -1
     (nil))
(insn 66 65 67 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 109 [ attrs$cpusetsize ])
            (const_int 0 [0]))) pthread_setattr_default_np.c:72 -1
     (nil))
(jump_insn 67 66 68 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) pthread_setattr_default_np.c:72 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 75)
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 12 (set (reg/f:DI 140)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:74 -1
     (nil))
(insn 70 69 71 12 (set (reg:DI 141)
        (mem/f/c:DI (plus:DI (reg/f:DI 140)
                (const_int 40 [0x28])) [5 __default_pthread_attr.cpuset+0 S8 A64])) pthread_setattr_default_np.c:74 -1
     (nil))
(insn 71 70 72 12 (set (reg:DI 5 di)
        (reg:DI 141)) pthread_setattr_default_np.c:74 -1
     (nil))
(call_insn 72 71 73 12 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b47a0172e58 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) pthread_setattr_default_np.c:74 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2b47a0172e58 free>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 73 72 74 12 (set (pc)
        (label_ref 117)) -1
     (nil)
 -> 117)
(barrier 74 73 75)
(code_label 75 74 76 13 5 "" [1 uses])
(note 76 75 77 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 13 (set (reg/f:DI 142)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:77 -1
     (nil))
(insn 78 77 79 13 (set (reg:DI 101 [ D.7687 ])
        (mem/c:DI (plus:DI (reg/f:DI 142)
                (const_int 48 [0x30])) [4 __default_pthread_attr.cpusetsize+0 S8 A64])) pthread_setattr_default_np.c:77 -1
     (nil))
(insn 79 78 80 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 101 [ D.7687 ])
            (reg:DI 109 [ attrs$cpusetsize ]))) pthread_setattr_default_np.c:77 -1
     (nil))
(jump_insn 80 79 81 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) pthread_setattr_default_np.c:77 -1
     (int_list:REG_BR_PROB 7200 (nil))
 -> 96)
(note 81 80 82 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 14 (set (reg/f:DI 143)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:79 -1
     (nil))
(insn 83 82 84 14 (set (reg/f:DI 104 [ attrs$cpuset ])
        (mem/f/c:DI (plus:DI (reg/f:DI 143)
                (const_int 40 [0x28])) [5 __default_pthread_attr.cpuset+0 S8 A64])) pthread_setattr_default_np.c:79 -1
     (nil))
(insn 84 83 85 14 (set (reg/f:DI 144)
        (mem/f:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 40 [0x28])) [5 MEM[(const struct pthread_attr *)in_9(D)].cpuset+0 S8 A64])) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 85 84 86 14 (set (reg:DI 145)
        (reg/f:DI 104 [ attrs$cpuset ])) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 86 85 87 14 (set (reg:DI 146)
        (reg/f:DI 144)) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 87 86 88 14 (set (reg:DI 147)
        (reg:DI 101 [ D.7687 ])) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 88 87 89 14 (set (reg:DI 1 dx)
        (reg:DI 147)) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 89 88 90 14 (set (reg:DI 4 si)
        (reg:DI 146)) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 90 89 91 14 (set (reg:DI 5 di)
        (reg:DI 145)) pthread_setattr_default_np.c:80 -1
     (nil))
(call_insn 91 90 92 14 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b47a05c2000 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) pthread_setattr_default_np.c:80 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b47a05c2000 memcpy>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 92 91 93 14 (set (reg:DI 148)
        (reg:DI 0 ax)) pthread_setattr_default_np.c:80 -1
     (nil))
(insn 93 92 94 14 (set (reg:DI 149)
        (reg:DI 148)) pthread_setattr_default_np.c:80 -1
     (nil))
(jump_insn 94 93 95 14 (set (pc)
        (label_ref 117)) -1
     (nil)
 -> 117)
(barrier 95 94 96)
(code_label 96 95 97 15 7 "" [1 uses])
(note 97 96 98 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 15 (set (reg/f:DI 150)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:87 -1
     (nil))
(insn 99 98 100 15 (set (reg:DI 151)
        (mem/f/c:DI (plus:DI (reg/f:DI 150)
                (const_int 40 [0x28])) [5 __default_pthread_attr.cpuset+0 S8 A64])) pthread_setattr_default_np.c:87 -1
     (nil))
(insn 100 99 101 15 (set (reg:DI 4 si)
        (reg:DI 109 [ attrs$cpusetsize ])) pthread_setattr_default_np.c:87 -1
     (nil))
(insn 101 100 102 15 (set (reg:DI 5 di)
        (reg:DI 151)) pthread_setattr_default_np.c:87 -1
     (nil))
(call_insn 102 101 103 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x2b47a0180000 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) pthread_setattr_default_np.c:87 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x2b47a0180000 realloc>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 103 102 104 15 (set (reg/f:DI 104 [ attrs$cpuset ])
        (reg:DI 0 ax)) pthread_setattr_default_np.c:87 -1
     (nil))
(insn 104 103 105 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 104 [ attrs$cpuset ])
            (const_int 0 [0]))) pthread_setattr_default_np.c:90 -1
     (nil))
(jump_insn 105 104 106 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 168)
            (pc))) pthread_setattr_default_np.c:90 612 {*jcc_1}
     (int_list:REG_BR_PROB 3017 (nil))
 -> 168)
(note 106 105 107 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 16 (set (reg/f:DI 152)
        (mem/f:DI (plus:DI (reg/v/f:DI 120 [ in ])
                (const_int 40 [0x28])) [5 MEM[(const struct pthread_attr *)in_9(D)].cpuset+0 S8 A64])) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 108 107 109 16 (set (reg:DI 153)
        (reg/f:DI 104 [ attrs$cpuset ])) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 109 108 110 16 (set (reg:DI 154)
        (reg/f:DI 152)) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 110 109 111 16 (set (reg:DI 155)
        (reg:DI 109 [ attrs$cpusetsize ])) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 111 110 112 16 (set (reg:DI 1 dx)
        (reg:DI 155)) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 112 111 113 16 (set (reg:DI 4 si)
        (reg:DI 154)) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 113 112 114 16 (set (reg:DI 5 di)
        (reg:DI 153)) pthread_setattr_default_np.c:97 -1
     (nil))
(call_insn 114 113 115 16 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b47a05c2000 memcpy>) [0 memcpy S1 A8])
            (const_int 0 [0]))) pthread_setattr_default_np.c:97 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x2b47a05c2000 memcpy>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 115 114 116 16 (set (reg:DI 156)
        (reg:DI 0 ax)) pthread_setattr_default_np.c:97 -1
     (nil))
(insn 116 115 117 16 (set (reg:DI 157)
        (reg:DI 156)) pthread_setattr_default_np.c:97 -1
     (nil))
(code_label 117 116 118 17 6 "" [2 uses])
(note 118 117 119 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 92 [ attrs$stacksize ])
            (const_int 0 [0]))) pthread_setattr_default_np.c:101 -1
     (nil))
(jump_insn 120 119 121 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) pthread_setattr_default_np.c:101 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 124)
(note 121 120 122 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 122 121 123 18 (set (reg/f:DI 158)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:102 -1
     (nil))
(insn 123 122 124 18 (set (reg:DI 92 [ attrs$stacksize ])
        (mem/c:DI (plus:DI (reg/f:DI 158)
                (const_int 32 [0x20])) [4 __default_pthread_attr.stacksize+0 S8 A64])) pthread_setattr_default_np.c:102 -1
     (nil))
(code_label 124 123 125 19 9 "" [1 uses])
(note 125 124 126 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 127 19 (set (reg/f:DI 159)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 127 126 128 19 (set (mem/c:SI (reg/f:DI 159) [1 MEM[(struct pthread_attr *)&__default_pthread_attr]+0 S4 A64])
        (reg:SI 107 [ attrs$schedparam$__sched_priority ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 128 127 129 19 (set (reg/f:DI 160)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 129 128 130 19 (set (mem/c:SI (plus:DI (reg/f:DI 160)
                (const_int 4 [0x4])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 4B]+0 S4 A32])
        (reg:SI 105 [ attrs$schedpolicy ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 130 129 131 19 (set (reg/f:DI 161)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 131 130 132 19 (set (mem/c:SI (plus:DI (reg/f:DI 161)
                (const_int 8 [0x8])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 8B]+0 S4 A64])
        (reg:SI 94 [ D.7684 ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 132 131 133 19 (set (reg/f:DI 162)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 133 132 134 19 (set (mem/c:DI (plus:DI (reg/f:DI 162)
                (const_int 16 [0x10])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 16B]+0 S8 A64])
        (reg:DI 90 [ attrs$guardsize ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 134 133 135 19 (set (reg/f:DI 163)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 135 134 136 19 (set (mem/f/c:DI (plus:DI (reg/f:DI 163)
                (const_int 24 [0x18])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 24B]+0 S8 A64])
        (reg/f:DI 96 [ attrs$stackaddr ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 136 135 137 19 (set (reg/f:DI 164)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 137 136 138 19 (set (mem/c:DI (plus:DI (reg/f:DI 164)
                (const_int 32 [0x20])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 32B]+0 S8 A64])
        (reg:DI 92 [ attrs$stacksize ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 138 137 139 19 (set (reg/f:DI 165)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 139 138 140 19 (set (mem/f/c:DI (plus:DI (reg/f:DI 165)
                (const_int 40 [0x28])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 40B]+0 S8 A64])
        (reg/f:DI 104 [ attrs$cpuset ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 140 139 141 19 (set (reg/f:DI 166)
        (symbol_ref:DI ("__default_pthread_attr") [flags 0x40]  <var_decl 0x2b47a056be10 __default_pthread_attr>)) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 141 140 4 19 (set (mem/c:DI (plus:DI (reg/f:DI 166)
                (const_int 48 [0x30])) [1 MEM[(struct pthread_attr *)&__default_pthread_attr + 48B]+0 S8 A64])
        (reg:DI 109 [ attrs$cpusetsize ])) pthread_setattr_default_np.c:103 -1
     (nil))
(insn 4 141 165 19 (set (reg/v:SI 87 [ ret ])
        (const_int 0 [0])) pthread_setattr_default_np.c:103 -1
     (nil))
(jump_insn 165 4 166 19 (set (pc)
        (label_ref 142)) -1
     (nil)
 -> 142)
(barrier 166 165 168)
(code_label 168 166 167 20 12 "" [1 uses])
(note 167 168 5 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 5 167 142 20 (set (reg/v:SI 87 [ ret ])
        (const_int 12 [0xc])) pthread_setattr_default_np.c:92 -1
     (nil))
(code_label 142 5 143 21 8 ("out") [1 uses])
(note 143 142 144 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 144 143 145 21 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                (asm_operands/v:SI ("lock;decl %0
	je 24f
	1:	lea %0, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_unlock_wake_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=m") 0 [
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("m") pthread_setattr_default_np.c:106)
                    ]
                     [] pthread_setattr_default_np.c:106))
            (set (reg:SI 167 [ ignore ])
                (asm_operands/v:SI ("lock;decl %0
	je 24f
	1:	lea %0, %%rdi
2:	sub $128, %%rsp
.cfi_adjust_cfa_offset 128
3:	callq __lll_unlock_wake_private
4:	add $128, %%rsp
.cfi_adjust_cfa_offset -128
24:") ("=&D") 1 [
                        (mem/c:SI (symbol_ref:DI ("__default_pthread_attr_lock") [flags 0x40]  <var_decl 0x2b47a056bea0 __default_pthread_attr_lock>) [3 __default_pthread_attr_lock+0 S4 A32])
                    ]
                     [
                        (asm_input:SI ("m") pthread_setattr_default_np.c:106)
                    ]
                     [] pthread_setattr_default_np.c:106))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
            (clobber (reg:QI 40 r11))
            (clobber (reg:QI 2 cx))
            (clobber (reg:QI 0 ax))
        ]) pthread_setattr_default_np.c:106 -1
     (nil))
(insn 145 144 7 21 (set (reg/v:SI 108 [ ignore ])
        (reg:SI 167 [ ignore ])) pthread_setattr_default_np.c:106 -1
     (nil))
(insn 7 145 146 21 (set (reg:SI 88 [ D.7684 ])
        (reg/v:SI 87 [ ret ])) pthread_setattr_default_np.c:107 -1
     (nil))
(code_label 146 7 147 22 3 "" [1 uses])
(note 147 146 148 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 22 (set (reg:SI 119 [ <retval> ])
        (reg:SI 88 [ D.7684 ])) -1
     (nil))
(jump_insn 149 148 150 22 (set (pc)
        (label_ref 161)) -1
     (nil)
 -> 161)
(barrier 150 149 151)
(code_label 151 150 152 23 2 "" [1 uses])
(note 152 151 153 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 153 152 155 23 (set (reg:SI 91 [ D.7684 ])
        (mem:SI (reg/v/f:DI 120 [ in ]) [3 MEM[(const struct sched_param *)in_9(D)].__sched_priority+0 S4 A32])) pthread_setattr_default_np.c:43 -1
     (nil))
(insn 155 153 156 23 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 91 [ D.7684 ])
            (const_int 0 [0]))) pthread_setattr_default_np.c:43 -1
     (nil))
(jump_insn 156 155 160 23 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 154)
            (pc))) pthread_setattr_default_np.c:43 -1
     (int_list:REG_BR_PROB 5248 (nil))
 -> 154)
(note 160 156 158 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(jump_insn 158 160 159 24 (set (pc)
        (label_ref 157)) -1
     (nil)
 -> 157)
(barrier 159 158 161)
(code_label 161 159 164 25 1 "" [1 uses])
(note 164 161 162 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 162 164 163 25 (set (reg/i:SI 0 ax)
        (reg:SI 119 [ <retval> ])) pthread_setattr_default_np.c:108 -1
     (nil))
(insn 163 162 0 25 (use (reg/i:SI 0 ax)) pthread_setattr_default_np.c:108 -1
     (nil))
