INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/lab03/task1/src/sev_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/lab03/DSD_lab03/DSD_lab03.srcs/sim_1/new/sev_seg_ts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_ts
