{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647198007787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647198007809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 16:00:07 2022 " "Processing started: Sun Mar 13 16:00:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647198007809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198007809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_GE_22 -c processador_GE_22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_GE_22 -c processador_GE_22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198007809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647198009478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647198009478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_ge_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_ge_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_GE_22-behavior " "Found design unit 1: processador_GE_22-behavior" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046180 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_GE_22 " "Found entity 1: processador_GE_22" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavior " "Found design unit 1: pc-behavior" {  } { { "Componentes/pc/pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/pc/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046191 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "Componentes/pc/pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/pc/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador_pc/somador_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador_pc/somador_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_pc-behavior " "Found design unit 1: somador_pc-behavior" {  } { { "Componentes/somador_pc/somador_pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/somador_pc/somador_pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046202 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_pc " "Found entity 1: somador_pc" {  } { { "Componentes/somador_pc/somador_pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/somador_pc/somador_pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mem_rom/mem_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mem_rom/mem_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rom-behavior " "Found design unit 1: mem_rom-behavior" {  } { { "Componentes/mem_rom/mem_rom.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_rom/mem_rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046219 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rom " "Found entity 1: mem_rom" {  } { { "Componentes/mem_rom/mem_rom.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_rom/mem_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisao_da_instrucao/divisao_da_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisao_da_instrucao/divisao_da_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao_da_instrucao-behavior " "Found design unit 1: divisao_da_instrucao-behavior" {  } { { "Componentes/divisao_da_instrucao/divisao_da_instrucao.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/divisao_da_instrucao/divisao_da_instrucao.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046232 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao_da_instrucao " "Found entity 1: divisao_da_instrucao" {  } { { "Componentes/divisao_da_instrucao/divisao_da_instrucao.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/divisao_da_instrucao/divisao_da_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/unidade_controle/unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/unidade_controle/unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-behavior " "Found design unit 1: unidade_controle-behavior" {  } { { "Componentes/unidade_controle/unidade_controle.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/unidade_controle/unidade_controle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046247 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "Componentes/unidade_controle/unidade_controle.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/unidade_controle/unidade_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/banco_de_registradores/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/banco_de_registradores/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_de_registradores-behavior " "Found design unit 1: banco_de_registradores-behavior" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046257 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_sinal2_8/extensor_sinal2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_sinal2_8/extensor_sinal2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal2_8-behavior " "Found design unit 1: extensor_sinal2_8-behavior" {  } { { "Componentes/extensor_sinal2_8/extensor_sinal2_8.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/extensor_sinal2_8/extensor_sinal2_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046271 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal2_8 " "Found entity 1: extensor_sinal2_8" {  } { { "Componentes/extensor_sinal2_8/extensor_sinal2_8.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/extensor_sinal2_8/extensor_sinal2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mult_2x1/mult_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mult_2x1/mult_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_2x1-behavior " "Found design unit 1: mult_2x1-behavior" {  } { { "Componentes/mult_2x1/mult_2x1.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mult_2x1/mult_2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046284 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_2x1 " "Found entity 1: mult_2x1" {  } { { "Componentes/mult_2x1/mult_2x1.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mult_2x1/mult_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/mem_ram/mem_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/mem_ram/mem_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ram-behavior " "Found design unit 1: mem_ram-behavior" {  } { { "Componentes/mem_ram/mem_ram.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_ram/mem_ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046298 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_ram " "Found entity 1: mem_ram" {  } { { "Componentes/mem_ram/mem_ram.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_ram/mem_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/extensor_sinal4_8/extensor_sinal4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/extensor_sinal4_8/extensor_sinal4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_sinal4_8-behavior " "Found design unit 1: extensor_sinal4_8-behavior" {  } { { "Componentes/extensor_sinal4_8/extensor_sinal4_8.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/extensor_sinal4_8/extensor_sinal4_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046313 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_sinal4_8 " "Found entity 1: extensor_sinal4_8" {  } { { "Componentes/extensor_sinal4_8/extensor_sinal4_8.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/extensor_sinal4_8/extensor_sinal4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portand/portand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portand/portand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portAnd-behavior " "Found design unit 1: portAnd-behavior" {  } { { "Componentes/portAnd/portAnd.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/portAnd/portAnd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046329 ""} { "Info" "ISGN_ENTITY_NAME" "1 portAnd " "Found entity 1: portAnd" {  } { { "Componentes/portAnd/portAnd.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/portAnd/portAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavior " "Found design unit 1: ula-behavior" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046347 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder/adder_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder/adder_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8_bits-behavior " "Found design unit 1: adder_8_bits-behavior" {  } { { "Componentes/adder/adder_8_bits.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/adder_8_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046367 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bits " "Found entity 1: adder_8_bits" {  } { { "Componentes/adder/adder_8_bits.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/adder_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavior " "Found design unit 1: full_adder-behavior" {  } { { "Componentes/adder/full_adder.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046386 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Componentes/adder/full_adder.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavior " "Found design unit 1: half_adder-behavior" {  } { { "Componentes/adder/half_adder.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/half_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046403 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "Componentes/adder/half_adder.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/adder/sub_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/adder/sub_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_8_bits-behavior " "Found design unit 1: sub_8_bits-behavior" {  } { { "Componentes/adder/sub_8_bits.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/sub_8_bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046421 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_8_bits " "Found entity 1: sub_8_bits" {  } { { "Componentes/adder/sub_8_bits.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/sub_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/temp_zero/temp_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/temp_zero/temp_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_zero-behavior " "Found design unit 1: temp_zero-behavior" {  } { { "Componentes/temp_zero/temp_zero.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/temp_zero/temp_zero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046439 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_zero " "Found entity 1: temp_zero" {  } { { "Componentes/temp_zero/temp_zero.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/temp_zero/temp_zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multi/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multi/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-behavior " "Found design unit 1: multi-behavior" {  } { { "Componentes/multi/multi.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/multi/multi.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046461 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "Componentes/multi/multi.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/multi/multi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647198046461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_GE_22 " "Elaborating entity \"processador_GE_22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647198046648 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_out_memoria_ram processador_GE_22.vhd(21) " "VHDL Signal Declaration warning at processador_GE_22.vhd(21): used implicit default value for signal \"out_out_memoria_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647198046660 "|processador_GE_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_pc somador_pc:port_map_somador_pc " "Elaborating entity \"somador_pc\" for hierarchy \"somador_pc:port_map_somador_pc\"" {  } { { "processador_GE_22.vhd" "port_map_somador_pc" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046668 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port somador_pc.vhd(17) " "VHDL Process Statement warning at somador_pc.vhd(17): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/somador_pc/somador_pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/somador_pc/somador_pc.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046674 "|processador_GE_22|somador_pc:port_map_somador_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:port_map_pc " "Elaborating entity \"pc\" for hierarchy \"pc:port_map_pc\"" {  } { { "processador_GE_22.vhd" "port_map_pc" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_rom mem_rom:port_map_mem_rom " "Elaborating entity \"mem_rom\" for hierarchy \"mem_rom:port_map_mem_rom\"" {  } { { "processador_GE_22.vhd" "port_map_mem_rom" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port mem_rom.vhd(134) " "VHDL Process Statement warning at mem_rom.vhd(134): signal \"in_port\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/mem_rom/mem_rom.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_rom/mem_rom.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046696 "|processador_GE_22|mem_rom:port_map_mem_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_da_instrucao divisao_da_instrucao:port_map_divisao_da_instrucao " "Elaborating entity \"divisao_da_instrucao\" for hierarchy \"divisao_da_instrucao:port_map_divisao_da_instrucao\"" {  } { { "processador_GE_22.vhd" "port_map_divisao_da_instrucao" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:port_map_unidade_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:port_map_unidade_controle\"" {  } { { "processador_GE_22.vhd" "port_map_unidade_controle" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code unidade_controle.vhd(23) " "VHDL Process Statement warning at unidade_controle.vhd(23): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/unidade_controle/unidade_controle.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/unidade_controle/unidade_controle.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046717 "|processador_GE_22|unidade_controle:port_map_unidade_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:port_map_banco_de_registradores " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:port_map_banco_de_registradores\"" {  } { { "processador_GE_22.vhd" "port_map_banco_de_registradores" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046722 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador banco_de_registradores.vhd(29) " "VHDL Process Statement warning at banco_de_registradores.vhd(29): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046727 "|processador_GE_22|banco_de_registradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco_reg_A banco_de_registradores.vhd(29) " "VHDL Process Statement warning at banco_de_registradores.vhd(29): signal \"endereco_reg_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046728 "|processador_GE_22|banco_de_registradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador banco_de_registradores.vhd(30) " "VHDL Process Statement warning at banco_de_registradores.vhd(30): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046728 "|processador_GE_22|banco_de_registradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco_reg_B banco_de_registradores.vhd(30) " "VHDL Process Statement warning at banco_de_registradores.vhd(30): signal \"endereco_reg_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046728 "|processador_GE_22|banco_de_registradores:port_map_banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_sinal2_8 extensor_sinal2_8:port_map_extensor_sinal2_8 " "Elaborating entity \"extensor_sinal2_8\" for hierarchy \"extensor_sinal2_8:port_map_extensor_sinal2_8\"" {  } { { "processador_GE_22.vhd" "port_map_extensor_sinal2_8" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2x1 mult_2x1:port_map_mult_2X1_br_ula " "Elaborating entity \"mult_2x1\" for hierarchy \"mult_2x1:port_map_mult_2X1_br_ula\"" {  } { { "processador_GE_22.vhd" "port_map_mult_2X1_br_ula" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "processador_GE_22.vhd" "port_map_ula" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_overflow_sub ula.vhd(63) " "Verilog HDL or VHDL warning at ula.vhd(63): object \"temp_overflow_sub\" assigned a value but never read" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647198046761 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ula_op ula.vhd(72) " "VHDL Process Statement warning at ula.vhd(72): signal \"ula_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046761 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_adder ula.vhd(74) " "VHDL Process Statement warning at ula.vhd(74): signal \"result_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046761 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_overflow_adder ula.vhd(75) " "VHDL Process Statement warning at ula.vhd(75): signal \"temp_overflow_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_adder ula.vhd(78) " "VHDL Process Statement warning at ula.vhd(78): signal \"result_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_overflow_adder ula.vhd(79) " "VHDL Process Statement warning at ula.vhd(79): signal \"temp_overflow_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ula.vhd(82) " "VHDL Process Statement warning at ula.vhd(82): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ula.vhd(85) " "VHDL Process Statement warning at ula.vhd(85): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ula.vhd(88) " "VHDL Process Statement warning at ula.vhd(88): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ula.vhd(91) " "VHDL Process Statement warning at ula.vhd(91): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046762 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ula.vhd(94) " "VHDL Process Statement warning at ula.vhd(94): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046763 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ula.vhd(97) " "VHDL Process Statement warning at ula.vhd(97): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046763 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp_zero ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"out_temp_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046763 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp_zero ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"out_temp_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046763 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_A ula.vhd(116) " "VHDL Process Statement warning at ula.vhd(116): signal \"in_port_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046763 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_port_B ula.vhd(116) " "VHDL Process Statement warning at ula.vhd(116): signal \"in_port_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046764 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_multi ula.vhd(124) " "VHDL Process Statement warning at ula.vhd(124): signal \"out_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046764 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_multi ula.vhd(125) " "VHDL Process Statement warning at ula.vhd(125): signal \"out_multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647198046764 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ula.vhd(70) " "VHDL Process Statement warning at ula.vhd(70): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647198046764 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ula.vhd(70) " "VHDL Process Statement warning at ula.vhd(70): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647198046764 "|processador_GE_22|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_temp_zero ula.vhd(70) " "VHDL Process Statement warning at ula.vhd(70): inferring latch(es) for signal or variable \"in_temp_zero\", which holds its previous value in one or more paths through the process" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647198046765 "|processador_GE_22|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_temp_zero ula.vhd(70) " "Inferred latch for \"in_temp_zero\" at ula.vhd(70)" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046765 "|processador_GE_22|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ula.vhd(70) " "Inferred latch for \"zero\" at ula.vhd(70)" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046765 "|processador_GE_22|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ula.vhd(70) " "Inferred latch for \"overflow\" at ula.vhd(70)" {  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198046765 "|processador_GE_22|ula:port_map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_zero ula:port_map_ula\|temp_zero:port_map_temp_zero " "Elaborating entity \"temp_zero\" for hierarchy \"ula:port_map_ula\|temp_zero:port_map_temp_zero\"" {  } { { "Componentes/ula/ula.vhd" "port_map_temp_zero" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi ula:port_map_ula\|multi:port_map_multi " "Elaborating entity \"multi\" for hierarchy \"ula:port_map_ula\|multi:port_map_multi\"" {  } { { "Componentes/ula/ula.vhd" "port_map_multi" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8_bits ula:port_map_ula\|adder_8_bits:port_map_adder " "Elaborating entity \"adder_8_bits\" for hierarchy \"ula:port_map_ula\|adder_8_bits:port_map_adder\"" {  } { { "Componentes/ula/ula.vhd" "port_map_adder" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ula:port_map_ula\|adder_8_bits:port_map_adder\|full_adder:A0 " "Elaborating entity \"full_adder\" for hierarchy \"ula:port_map_ula\|adder_8_bits:port_map_adder\|full_adder:A0\"" {  } { { "Componentes/adder/adder_8_bits.vhd" "A0" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/adder_8_bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ula:port_map_ula\|adder_8_bits:port_map_adder\|full_adder:A0\|half_adder:ha1 " "Elaborating entity \"half_adder\" for hierarchy \"ula:port_map_ula\|adder_8_bits:port_map_adder\|full_adder:A0\|half_adder:ha1\"" {  } { { "Componentes/adder/full_adder.vhd" "ha1" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/adder/full_adder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_8_bits ula:port_map_ula\|sub_8_bits:port_map_sub " "Elaborating entity \"sub_8_bits\" for hierarchy \"ula:port_map_ula\|sub_8_bits:port_map_sub\"" {  } { { "Componentes/ula/ula.vhd" "port_map_sub" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ram mem_ram:port_map_mem_ram " "Elaborating entity \"mem_ram\" for hierarchy \"mem_ram:port_map_mem_ram\"" {  } { { "processador_GE_22.vhd" "port_map_mem_ram" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_sinal4_8 extensor_sinal4_8:port_map_extensor_sinal4_8 " "Elaborating entity \"extensor_sinal4_8\" for hierarchy \"extensor_sinal4_8:port_map_extensor_sinal4_8\"" {  } { { "processador_GE_22.vhd" "port_map_extensor_sinal4_8" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portAnd portAnd:port_map_portAnd " "Elaborating entity \"portAnd\" for hierarchy \"portAnd:port_map_portAnd\"" {  } { { "processador_GE_22.vhd" "port_map_portAnd" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198046994 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "banco_de_registradores:port_map_banco_de_registradores\|registrador " "RAM logic \"banco_de_registradores:port_map_banco_de_registradores\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/banco_de_registradores/banco_de_registradores.vhd" "registrador" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/banco_de_registradores/banco_de_registradores.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647198047797 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem_ram:port_map_mem_ram\|ram " "RAM logic \"mem_ram:port_map_mem_ram\|ram\" is uninferred due to inappropriate RAM size" {  } { { "Componentes/mem_ram/mem_ram.vhd" "ram" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/mem_ram/mem_ram.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647198047797 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647198047797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|overflow " "Latch ula:port_map_ula\|overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|out_port\[7\]" {  } { { "Componentes/pc/pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/pc/pc.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647198048820 ""}  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647198048820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|zero " "Latch ula:port_map_ula\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|out_port\[7\]" {  } { { "Componentes/pc/pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/pc/pc.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647198048820 ""}  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647198048820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:port_map_ula\|in_temp_zero " "Latch ula:port_map_ula\|in_temp_zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:port_map_pc\|out_port\[7\] " "Ports D and ENA on the latch are fed by the same signal pc:port_map_pc\|out_port\[7\]" {  } { { "Componentes/pc/pc.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/pc/pc.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647198048821 ""}  } { { "Componentes/ula/ula.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/Componentes/ula/ula.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647198048821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[0\] GND " "Pin \"out_out_memoria_ram\[0\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[1\] GND " "Pin \"out_out_memoria_ram\[1\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[2\] GND " "Pin \"out_out_memoria_ram\[2\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[3\] GND " "Pin \"out_out_memoria_ram\[3\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[4\] GND " "Pin \"out_out_memoria_ram\[4\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[5\] GND " "Pin \"out_out_memoria_ram\[5\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[6\] GND " "Pin \"out_out_memoria_ram\[6\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_out_memoria_ram\[7\] GND " "Pin \"out_out_memoria_ram\[7\]\" is stuck at GND" {  } { { "processador_GE_22.vhd" "" { Text "C:/Users/gabyb/Projeto_AOC/MarciaGabrielleAOC_Eduardo_Izidorio_Marcia_Gabrielle_UFRR_2022/Processador_GE_22/processador_GE_22.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647198049413 "|processador_GE_22|out_out_memoria_ram[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647198049413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647198049596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647198050999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647198051775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647198051775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "574 " "Implemented 574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647198052124 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647198052124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647198052124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647198052124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647198052167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 16:00:52 2022 " "Processing ended: Sun Mar 13 16:00:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647198052167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647198052167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647198052167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647198052167 ""}
