
Dual_Core__High_Level_Arch_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099dc  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000030c  08109c7c  08109c7c  00019c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08109f88  08109f88  00019f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08109f90  08109f90  00019f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08109f94  08109f94  00019f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  10000000  08109f98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000348  10000078  0810a010  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  100003c0  0810a010  000203c0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023766  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000044e4  00000000  00000000  0004380e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b88  00000000  00000000  00047cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000019b0  00000000  00000000  00049880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00041352  00000000  00000000  0004b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027115  00000000  00000000  0008c582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a280c  00000000  00000000  000b3697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00255ea3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000076c8  00000000  00000000  00255ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000078 	.word	0x10000078
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08109c64 	.word	0x08109c64

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000007c 	.word	0x1000007c
 81002dc:	08109c64 	.word	0x08109c64

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_uldivmod>:
 8100380:	b953      	cbnz	r3, 8100398 <__aeabi_uldivmod+0x18>
 8100382:	b94a      	cbnz	r2, 8100398 <__aeabi_uldivmod+0x18>
 8100384:	2900      	cmp	r1, #0
 8100386:	bf08      	it	eq
 8100388:	2800      	cmpeq	r0, #0
 810038a:	bf1c      	itt	ne
 810038c:	f04f 31ff 	movne.w	r1, #4294967295
 8100390:	f04f 30ff 	movne.w	r0, #4294967295
 8100394:	f000 b974 	b.w	8100680 <__aeabi_idiv0>
 8100398:	f1ad 0c08 	sub.w	ip, sp, #8
 810039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003a0:	f000 f806 	bl	81003b0 <__udivmoddi4>
 81003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003ac:	b004      	add	sp, #16
 81003ae:	4770      	bx	lr

081003b0 <__udivmoddi4>:
 81003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003b4:	9d08      	ldr	r5, [sp, #32]
 81003b6:	4604      	mov	r4, r0
 81003b8:	468e      	mov	lr, r1
 81003ba:	2b00      	cmp	r3, #0
 81003bc:	d14d      	bne.n	810045a <__udivmoddi4+0xaa>
 81003be:	428a      	cmp	r2, r1
 81003c0:	4694      	mov	ip, r2
 81003c2:	d969      	bls.n	8100498 <__udivmoddi4+0xe8>
 81003c4:	fab2 f282 	clz	r2, r2
 81003c8:	b152      	cbz	r2, 81003e0 <__udivmoddi4+0x30>
 81003ca:	fa01 f302 	lsl.w	r3, r1, r2
 81003ce:	f1c2 0120 	rsb	r1, r2, #32
 81003d2:	fa20 f101 	lsr.w	r1, r0, r1
 81003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 81003da:	ea41 0e03 	orr.w	lr, r1, r3
 81003de:	4094      	lsls	r4, r2
 81003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81003e4:	0c21      	lsrs	r1, r4, #16
 81003e6:	fbbe f6f8 	udiv	r6, lr, r8
 81003ea:	fa1f f78c 	uxth.w	r7, ip
 81003ee:	fb08 e316 	mls	r3, r8, r6, lr
 81003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 81003f6:	fb06 f107 	mul.w	r1, r6, r7
 81003fa:	4299      	cmp	r1, r3
 81003fc:	d90a      	bls.n	8100414 <__udivmoddi4+0x64>
 81003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100402:	f106 30ff 	add.w	r0, r6, #4294967295
 8100406:	f080 811f 	bcs.w	8100648 <__udivmoddi4+0x298>
 810040a:	4299      	cmp	r1, r3
 810040c:	f240 811c 	bls.w	8100648 <__udivmoddi4+0x298>
 8100410:	3e02      	subs	r6, #2
 8100412:	4463      	add	r3, ip
 8100414:	1a5b      	subs	r3, r3, r1
 8100416:	b2a4      	uxth	r4, r4
 8100418:	fbb3 f0f8 	udiv	r0, r3, r8
 810041c:	fb08 3310 	mls	r3, r8, r0, r3
 8100420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100424:	fb00 f707 	mul.w	r7, r0, r7
 8100428:	42a7      	cmp	r7, r4
 810042a:	d90a      	bls.n	8100442 <__udivmoddi4+0x92>
 810042c:	eb1c 0404 	adds.w	r4, ip, r4
 8100430:	f100 33ff 	add.w	r3, r0, #4294967295
 8100434:	f080 810a 	bcs.w	810064c <__udivmoddi4+0x29c>
 8100438:	42a7      	cmp	r7, r4
 810043a:	f240 8107 	bls.w	810064c <__udivmoddi4+0x29c>
 810043e:	4464      	add	r4, ip
 8100440:	3802      	subs	r0, #2
 8100442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100446:	1be4      	subs	r4, r4, r7
 8100448:	2600      	movs	r6, #0
 810044a:	b11d      	cbz	r5, 8100454 <__udivmoddi4+0xa4>
 810044c:	40d4      	lsrs	r4, r2
 810044e:	2300      	movs	r3, #0
 8100450:	e9c5 4300 	strd	r4, r3, [r5]
 8100454:	4631      	mov	r1, r6
 8100456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810045a:	428b      	cmp	r3, r1
 810045c:	d909      	bls.n	8100472 <__udivmoddi4+0xc2>
 810045e:	2d00      	cmp	r5, #0
 8100460:	f000 80ef 	beq.w	8100642 <__udivmoddi4+0x292>
 8100464:	2600      	movs	r6, #0
 8100466:	e9c5 0100 	strd	r0, r1, [r5]
 810046a:	4630      	mov	r0, r6
 810046c:	4631      	mov	r1, r6
 810046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100472:	fab3 f683 	clz	r6, r3
 8100476:	2e00      	cmp	r6, #0
 8100478:	d14a      	bne.n	8100510 <__udivmoddi4+0x160>
 810047a:	428b      	cmp	r3, r1
 810047c:	d302      	bcc.n	8100484 <__udivmoddi4+0xd4>
 810047e:	4282      	cmp	r2, r0
 8100480:	f200 80f9 	bhi.w	8100676 <__udivmoddi4+0x2c6>
 8100484:	1a84      	subs	r4, r0, r2
 8100486:	eb61 0303 	sbc.w	r3, r1, r3
 810048a:	2001      	movs	r0, #1
 810048c:	469e      	mov	lr, r3
 810048e:	2d00      	cmp	r5, #0
 8100490:	d0e0      	beq.n	8100454 <__udivmoddi4+0xa4>
 8100492:	e9c5 4e00 	strd	r4, lr, [r5]
 8100496:	e7dd      	b.n	8100454 <__udivmoddi4+0xa4>
 8100498:	b902      	cbnz	r2, 810049c <__udivmoddi4+0xec>
 810049a:	deff      	udf	#255	; 0xff
 810049c:	fab2 f282 	clz	r2, r2
 81004a0:	2a00      	cmp	r2, #0
 81004a2:	f040 8092 	bne.w	81005ca <__udivmoddi4+0x21a>
 81004a6:	eba1 010c 	sub.w	r1, r1, ip
 81004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81004ae:	fa1f fe8c 	uxth.w	lr, ip
 81004b2:	2601      	movs	r6, #1
 81004b4:	0c20      	lsrs	r0, r4, #16
 81004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 81004ba:	fb07 1113 	mls	r1, r7, r3, r1
 81004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 81004c2:	fb0e f003 	mul.w	r0, lr, r3
 81004c6:	4288      	cmp	r0, r1
 81004c8:	d908      	bls.n	81004dc <__udivmoddi4+0x12c>
 81004ca:	eb1c 0101 	adds.w	r1, ip, r1
 81004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 81004d2:	d202      	bcs.n	81004da <__udivmoddi4+0x12a>
 81004d4:	4288      	cmp	r0, r1
 81004d6:	f200 80cb 	bhi.w	8100670 <__udivmoddi4+0x2c0>
 81004da:	4643      	mov	r3, r8
 81004dc:	1a09      	subs	r1, r1, r0
 81004de:	b2a4      	uxth	r4, r4
 81004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 81004e4:	fb07 1110 	mls	r1, r7, r0, r1
 81004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 81004ec:	fb0e fe00 	mul.w	lr, lr, r0
 81004f0:	45a6      	cmp	lr, r4
 81004f2:	d908      	bls.n	8100506 <__udivmoddi4+0x156>
 81004f4:	eb1c 0404 	adds.w	r4, ip, r4
 81004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 81004fc:	d202      	bcs.n	8100504 <__udivmoddi4+0x154>
 81004fe:	45a6      	cmp	lr, r4
 8100500:	f200 80bb 	bhi.w	810067a <__udivmoddi4+0x2ca>
 8100504:	4608      	mov	r0, r1
 8100506:	eba4 040e 	sub.w	r4, r4, lr
 810050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 810050e:	e79c      	b.n	810044a <__udivmoddi4+0x9a>
 8100510:	f1c6 0720 	rsb	r7, r6, #32
 8100514:	40b3      	lsls	r3, r6
 8100516:	fa22 fc07 	lsr.w	ip, r2, r7
 810051a:	ea4c 0c03 	orr.w	ip, ip, r3
 810051e:	fa20 f407 	lsr.w	r4, r0, r7
 8100522:	fa01 f306 	lsl.w	r3, r1, r6
 8100526:	431c      	orrs	r4, r3
 8100528:	40f9      	lsrs	r1, r7
 810052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 810052e:	fa00 f306 	lsl.w	r3, r0, r6
 8100532:	fbb1 f8f9 	udiv	r8, r1, r9
 8100536:	0c20      	lsrs	r0, r4, #16
 8100538:	fa1f fe8c 	uxth.w	lr, ip
 810053c:	fb09 1118 	mls	r1, r9, r8, r1
 8100540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100544:	fb08 f00e 	mul.w	r0, r8, lr
 8100548:	4288      	cmp	r0, r1
 810054a:	fa02 f206 	lsl.w	r2, r2, r6
 810054e:	d90b      	bls.n	8100568 <__udivmoddi4+0x1b8>
 8100550:	eb1c 0101 	adds.w	r1, ip, r1
 8100554:	f108 3aff 	add.w	sl, r8, #4294967295
 8100558:	f080 8088 	bcs.w	810066c <__udivmoddi4+0x2bc>
 810055c:	4288      	cmp	r0, r1
 810055e:	f240 8085 	bls.w	810066c <__udivmoddi4+0x2bc>
 8100562:	f1a8 0802 	sub.w	r8, r8, #2
 8100566:	4461      	add	r1, ip
 8100568:	1a09      	subs	r1, r1, r0
 810056a:	b2a4      	uxth	r4, r4
 810056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8100570:	fb09 1110 	mls	r1, r9, r0, r1
 8100574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100578:	fb00 fe0e 	mul.w	lr, r0, lr
 810057c:	458e      	cmp	lr, r1
 810057e:	d908      	bls.n	8100592 <__udivmoddi4+0x1e2>
 8100580:	eb1c 0101 	adds.w	r1, ip, r1
 8100584:	f100 34ff 	add.w	r4, r0, #4294967295
 8100588:	d26c      	bcs.n	8100664 <__udivmoddi4+0x2b4>
 810058a:	458e      	cmp	lr, r1
 810058c:	d96a      	bls.n	8100664 <__udivmoddi4+0x2b4>
 810058e:	3802      	subs	r0, #2
 8100590:	4461      	add	r1, ip
 8100592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8100596:	fba0 9402 	umull	r9, r4, r0, r2
 810059a:	eba1 010e 	sub.w	r1, r1, lr
 810059e:	42a1      	cmp	r1, r4
 81005a0:	46c8      	mov	r8, r9
 81005a2:	46a6      	mov	lr, r4
 81005a4:	d356      	bcc.n	8100654 <__udivmoddi4+0x2a4>
 81005a6:	d053      	beq.n	8100650 <__udivmoddi4+0x2a0>
 81005a8:	b15d      	cbz	r5, 81005c2 <__udivmoddi4+0x212>
 81005aa:	ebb3 0208 	subs.w	r2, r3, r8
 81005ae:	eb61 010e 	sbc.w	r1, r1, lr
 81005b2:	fa01 f707 	lsl.w	r7, r1, r7
 81005b6:	fa22 f306 	lsr.w	r3, r2, r6
 81005ba:	40f1      	lsrs	r1, r6
 81005bc:	431f      	orrs	r7, r3
 81005be:	e9c5 7100 	strd	r7, r1, [r5]
 81005c2:	2600      	movs	r6, #0
 81005c4:	4631      	mov	r1, r6
 81005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81005ca:	f1c2 0320 	rsb	r3, r2, #32
 81005ce:	40d8      	lsrs	r0, r3
 81005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 81005d4:	fa21 f303 	lsr.w	r3, r1, r3
 81005d8:	4091      	lsls	r1, r2
 81005da:	4301      	orrs	r1, r0
 81005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81005e0:	fa1f fe8c 	uxth.w	lr, ip
 81005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 81005e8:	fb07 3610 	mls	r6, r7, r0, r3
 81005ec:	0c0b      	lsrs	r3, r1, #16
 81005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 81005f2:	fb00 f60e 	mul.w	r6, r0, lr
 81005f6:	429e      	cmp	r6, r3
 81005f8:	fa04 f402 	lsl.w	r4, r4, r2
 81005fc:	d908      	bls.n	8100610 <__udivmoddi4+0x260>
 81005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100602:	f100 38ff 	add.w	r8, r0, #4294967295
 8100606:	d22f      	bcs.n	8100668 <__udivmoddi4+0x2b8>
 8100608:	429e      	cmp	r6, r3
 810060a:	d92d      	bls.n	8100668 <__udivmoddi4+0x2b8>
 810060c:	3802      	subs	r0, #2
 810060e:	4463      	add	r3, ip
 8100610:	1b9b      	subs	r3, r3, r6
 8100612:	b289      	uxth	r1, r1
 8100614:	fbb3 f6f7 	udiv	r6, r3, r7
 8100618:	fb07 3316 	mls	r3, r7, r6, r3
 810061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100620:	fb06 f30e 	mul.w	r3, r6, lr
 8100624:	428b      	cmp	r3, r1
 8100626:	d908      	bls.n	810063a <__udivmoddi4+0x28a>
 8100628:	eb1c 0101 	adds.w	r1, ip, r1
 810062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8100630:	d216      	bcs.n	8100660 <__udivmoddi4+0x2b0>
 8100632:	428b      	cmp	r3, r1
 8100634:	d914      	bls.n	8100660 <__udivmoddi4+0x2b0>
 8100636:	3e02      	subs	r6, #2
 8100638:	4461      	add	r1, ip
 810063a:	1ac9      	subs	r1, r1, r3
 810063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100640:	e738      	b.n	81004b4 <__udivmoddi4+0x104>
 8100642:	462e      	mov	r6, r5
 8100644:	4628      	mov	r0, r5
 8100646:	e705      	b.n	8100454 <__udivmoddi4+0xa4>
 8100648:	4606      	mov	r6, r0
 810064a:	e6e3      	b.n	8100414 <__udivmoddi4+0x64>
 810064c:	4618      	mov	r0, r3
 810064e:	e6f8      	b.n	8100442 <__udivmoddi4+0x92>
 8100650:	454b      	cmp	r3, r9
 8100652:	d2a9      	bcs.n	81005a8 <__udivmoddi4+0x1f8>
 8100654:	ebb9 0802 	subs.w	r8, r9, r2
 8100658:	eb64 0e0c 	sbc.w	lr, r4, ip
 810065c:	3801      	subs	r0, #1
 810065e:	e7a3      	b.n	81005a8 <__udivmoddi4+0x1f8>
 8100660:	4646      	mov	r6, r8
 8100662:	e7ea      	b.n	810063a <__udivmoddi4+0x28a>
 8100664:	4620      	mov	r0, r4
 8100666:	e794      	b.n	8100592 <__udivmoddi4+0x1e2>
 8100668:	4640      	mov	r0, r8
 810066a:	e7d1      	b.n	8100610 <__udivmoddi4+0x260>
 810066c:	46d0      	mov	r8, sl
 810066e:	e77b      	b.n	8100568 <__udivmoddi4+0x1b8>
 8100670:	3b02      	subs	r3, #2
 8100672:	4461      	add	r1, ip
 8100674:	e732      	b.n	81004dc <__udivmoddi4+0x12c>
 8100676:	4630      	mov	r0, r6
 8100678:	e709      	b.n	810048e <__udivmoddi4+0xde>
 810067a:	4464      	add	r4, ip
 810067c:	3802      	subs	r0, #2
 810067e:	e742      	b.n	8100506 <__udivmoddi4+0x156>

08100680 <__aeabi_idiv0>:
 8100680:	4770      	bx	lr
 8100682:	bf00      	nop

08100684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100684:	b480      	push	{r7}
 8100686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100688:	4b09      	ldr	r3, [pc, #36]	; (81006b0 <SystemInit+0x2c>)
 810068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810068e:	4a08      	ldr	r2, [pc, #32]	; (81006b0 <SystemInit+0x2c>)
 8100690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100698:	4b05      	ldr	r3, [pc, #20]	; (81006b0 <SystemInit+0x2c>)
 810069a:	691b      	ldr	r3, [r3, #16]
 810069c:	4a04      	ldr	r2, [pc, #16]	; (81006b0 <SystemInit+0x2c>)
 810069e:	f043 0310 	orr.w	r3, r3, #16
 81006a2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81006a4:	bf00      	nop
 81006a6:	46bd      	mov	sp, r7
 81006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006ac:	4770      	bx	lr
 81006ae:	bf00      	nop
 81006b0:	e000ed00 	.word	0xe000ed00

081006b4 <start_PWM>:
#include "level_2/init_CM4.h"


void start_PWM(void)
/* start_PWM: Function which initialises the PWM TIMERs 2,13,14. */
{
 81006b4:	b580      	push	{r7, lr}
 81006b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 81006b8:	2100      	movs	r1, #0
 81006ba:	4808      	ldr	r0, [pc, #32]	; (81006dc <start_PWM+0x28>)
 81006bc:	f006 fd66 	bl	810718c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 81006c0:	2100      	movs	r1, #0
 81006c2:	4807      	ldr	r0, [pc, #28]	; (81006e0 <start_PWM+0x2c>)
 81006c4:	f006 fd62 	bl	810718c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 81006c8:	2108      	movs	r1, #8
 81006ca:	4806      	ldr	r0, [pc, #24]	; (81006e4 <start_PWM+0x30>)
 81006cc:	f006 fd5e 	bl	810718c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 81006d0:	210c      	movs	r1, #12
 81006d2:	4804      	ldr	r0, [pc, #16]	; (81006e4 <start_PWM+0x30>)
 81006d4:	f006 fd5a 	bl	810718c <HAL_TIM_PWM_Start>
}
 81006d8:	bf00      	nop
 81006da:	bd80      	pop	{r7, pc}
 81006dc:	10000280 	.word	0x10000280
 81006e0:	100002cc 	.word	0x100002cc
 81006e4:	1000019c 	.word	0x1000019c

081006e8 <init_Movement>:

void init_Movement(void)
/* start_Movement: Function which initialises the motors and servos */
{
 81006e8:	b580      	push	{r7, lr}
 81006ea:	af00      	add	r7, sp, #0
	initMotors();
 81006ec:	f000 fb62 	bl	8100db4 <initMotors>
	set_Enable_Power();
 81006f0:	f001 f81e 	bl	8101730 <set_Enable_Power>
	start_PWM();
 81006f4:	f7ff ffde 	bl	81006b4 <start_PWM>
}
 81006f8:	bf00      	nop
 81006fa:	bd80      	pop	{r7, pc}

081006fc <init_MX_init>:

void init_MX_init(void)
/* start_MX_init: Function which initialises the STM32H peripherals */
{
 81006fc:	b580      	push	{r7, lr}
 81006fe:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8100700:	f000 fd6a 	bl	81011d8 <MX_ADC1_Init>
	MX_I2C1_Init();
 8100704:	f001 f84e 	bl	81017a4 <MX_I2C1_Init>
	MX_TIM2_Init();
 8100708:	f001 f948 	bl	810199c <MX_TIM2_Init>
	MX_TIM3_Init();
 810070c:	f001 f9aa 	bl	8101a64 <MX_TIM3_Init>
	MX_TIM4_Init();
 8100710:	f001 f9fe 	bl	8101b10 <MX_TIM4_Init>
	MX_TIM13_Init();
 8100714:	f001 fa52 	bl	8101bbc <MX_TIM13_Init>
	MX_TIM14_Init();
 8100718:	f001 fa9e 	bl	8101c58 <MX_TIM14_Init>
}
 810071c:	bf00      	nop
 810071e:	bd80      	pop	{r7, pc}

08100720 <init_Start_Up>:
void init_Start_Up(void)
/* init_Start_Up: Function to initialise the whole system and set inital values to PWMs
 *	The microcontroller peripherals. The Motors and Servos.
 *	Homes the servos.
 */
{
 8100720:	b580      	push	{r7, lr}
 8100722:	af00      	add	r7, sp, #0
	send_msg((uint8_t*)"\r!Initialising Micro-controller Signals!\n\r");
 8100724:	481c      	ldr	r0, [pc, #112]	; (8100798 <init_Start_Up+0x78>)
 8100726:	f001 fda9 	bl	810227c <send_msg>
	init_MX_init();
 810072a:	f7ff ffe7 	bl	81006fc <init_MX_init>
	HAL_Delay(50);
 810072e:	2032      	movs	r0, #50	; 0x32
 8100730:	f001 fe9a 	bl	8102468 <HAL_Delay>

	send_msg((uint8_t*)"\r!Initialising movement signals!\n\r");
 8100734:	4819      	ldr	r0, [pc, #100]	; (810079c <init_Start_Up+0x7c>)
 8100736:	f001 fda1 	bl	810227c <send_msg>
	init_Movement();
 810073a:	f7ff ffd5 	bl	81006e8 <init_Movement>
	HAL_Delay(50);
 810073e:	2032      	movs	r0, #50	; 0x32
 8100740:	f001 fe92 	bl	8102468 <HAL_Delay>

	send_msg((uint8_t*)"\rHoming Motors\n\r");
 8100744:	4816      	ldr	r0, [pc, #88]	; (81007a0 <init_Start_Up+0x80>)
 8100746:	f001 fd99 	bl	810227c <send_msg>
	HAL_Delay(50);
 810074a:	2032      	movs	r0, #50	; 0x32
 810074c:	f001 fe8c 	bl	8102468 <HAL_Delay>

	HomeMotors(1, 1); // homing motors
 8100750:	2101      	movs	r1, #1
 8100752:	2001      	movs	r0, #1
 8100754:	f000 fb36 	bl	8100dc4 <HomeMotors>
	HAL_Delay(50);
 8100758:	2032      	movs	r0, #50	; 0x32
 810075a:	f001 fe85 	bl	8102468 <HAL_Delay>

	send_msg((uint8_t*)"\r########Motors Homed########\n\r");
 810075e:	4811      	ldr	r0, [pc, #68]	; (81007a4 <init_Start_Up+0x84>)
 8100760:	f001 fd8c 	bl	810227c <send_msg>
	HAL_Delay(50);
 8100764:	2032      	movs	r0, #50	; 0x32
 8100766:	f001 fe7f 	bl	8102468 <HAL_Delay>

	send_msg((uint8_t*)"\rHoming servos\n\r");
 810076a:	480f      	ldr	r0, [pc, #60]	; (81007a8 <init_Start_Up+0x88>)
 810076c:	f001 fd86 	bl	810227c <send_msg>
	HAL_Delay(50);
 8100770:	2032      	movs	r0, #50	; 0x32
 8100772:	f001 fe79 	bl	8102468 <HAL_Delay>

	set_Slide_Servo(SLIDE_CLOSED);
 8100776:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 810077a:	f000 fc17 	bl	8100fac <set_Slide_Servo>
	set_Rotate_Servo(ROTATE_NEUTRAL);
 810077e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 81007ac <init_Start_Up+0x8c>
 8100782:	f000 fbdd 	bl	8100f40 <set_Rotate_Servo>
	send_msg((uint8_t*)"\r########Servos Homed########\n\r");
 8100786:	480a      	ldr	r0, [pc, #40]	; (81007b0 <init_Start_Up+0x90>)
 8100788:	f001 fd78 	bl	810227c <send_msg>
	HAL_Delay(50);
 810078c:	2032      	movs	r0, #50	; 0x32
 810078e:	f001 fe6b 	bl	8102468 <HAL_Delay>

}
 8100792:	bf00      	nop
 8100794:	bd80      	pop	{r7, pc}
 8100796:	bf00      	nop
 8100798:	08109c7c 	.word	0x08109c7c
 810079c:	08109ca8 	.word	0x08109ca8
 81007a0:	08109ccc 	.word	0x08109ccc
 81007a4:	08109ce0 	.word	0x08109ce0
 81007a8:	08109d00 	.word	0x08109d00
 81007ac:	40a9999a 	.word	0x40a9999a
 81007b0:	08109d14 	.word	0x08109d14

081007b4 <separate_tokens>:
/* separate_tokens: Function which separates tokens to robot/user storage
 *
 * Shoots yellow token, or gives signal to move red token
 *
 */
{
 81007b4:	b580      	push	{r7, lr}
 81007b6:	b084      	sub	sp, #16
 81007b8:	af00      	add	r7, sp, #0
 81007ba:	6078      	str	r0, [r7, #4]
	int value_rgb = 0;
 81007bc:	2300      	movs	r3, #0
 81007be:	60fb      	str	r3, [r7, #12]

	value_rgb = rgb_read_sensor(self); // store sensor readings
 81007c0:	6878      	ldr	r0, [r7, #4]
 81007c2:	f000 f943 	bl	8100a4c <rgb_read_sensor>
 81007c6:	60f8      	str	r0, [r7, #12]

	switch (value_rgb)
 81007c8:	68fb      	ldr	r3, [r7, #12]
 81007ca:	2b03      	cmp	r3, #3
 81007cc:	d011      	beq.n	81007f2 <separate_tokens+0x3e>
 81007ce:	68fb      	ldr	r3, [r7, #12]
 81007d0:	2b03      	cmp	r3, #3
 81007d2:	dc12      	bgt.n	81007fa <separate_tokens+0x46>
 81007d4:	68fb      	ldr	r3, [r7, #12]
 81007d6:	2b00      	cmp	r3, #0
 81007d8:	d003      	beq.n	81007e2 <separate_tokens+0x2e>
 81007da:	68fb      	ldr	r3, [r7, #12]
 81007dc:	2b01      	cmp	r3, #1
 81007de:	d004      	beq.n	81007ea <separate_tokens+0x36>
 81007e0:	e00b      	b.n	81007fa <separate_tokens+0x46>
	{
	case 0: 	// yellow token
		send_msg((uint8_t*)"\rThe colour of the token is YELLOW!\n\r");
 81007e2:	480a      	ldr	r0, [pc, #40]	; (810080c <separate_tokens+0x58>)
 81007e4:	f001 fd4a 	bl	810227c <send_msg>
		set_Flipper();
		HAL_Delay(5);
		reset_Flipper();
		break;
		*/
		break;
 81007e8:	e00b      	b.n	8100802 <separate_tokens+0x4e>

	case 1: 	// red token
		send_msg((uint8_t*)"\rThe colour of the token is RED!\n\r");
 81007ea:	4809      	ldr	r0, [pc, #36]	; (8100810 <separate_tokens+0x5c>)
 81007ec:	f001 fd46 	bl	810227c <send_msg>
		break;
 81007f0:	e007      	b.n	8100802 <separate_tokens+0x4e>

	case 3:		// no token present
		send_msg((uint8_t*)"\rNo token is present!\n\r");
 81007f2:	4808      	ldr	r0, [pc, #32]	; (8100814 <separate_tokens+0x60>)
 81007f4:	f001 fd42 	bl	810227c <send_msg>
		break;
 81007f8:	e003      	b.n	8100802 <separate_tokens+0x4e>

	default:
		send_msg((uint8_t*)"\rDEF:No token is present!\n\r");
 81007fa:	4807      	ldr	r0, [pc, #28]	; (8100818 <separate_tokens+0x64>)
 81007fc:	f001 fd3e 	bl	810227c <send_msg>
		break;
 8100800:	bf00      	nop
	}
	return value_rgb;
 8100802:	68fb      	ldr	r3, [r7, #12]
}
 8100804:	4618      	mov	r0, r3
 8100806:	3710      	adds	r7, #16
 8100808:	46bd      	mov	sp, r7
 810080a:	bd80      	pop	{r7, pc}
 810080c:	08109d34 	.word	0x08109d34
 8100810:	08109d5c 	.word	0x08109d5c
 8100814:	08109d80 	.word	0x08109d80
 8100818:	08109d98 	.word	0x08109d98

0810081c <init_coinDetector>:
	}
	return stack;
}

void init_coinDetector(void)
{
 810081c:	b580      	push	{r7, lr}
 810081e:	b084      	sub	sp, #16
 8100820:	af02      	add	r7, sp, #8
	uint8_t inputPorts = 0;
 8100822:	2300      	movs	r3, #0
 8100824:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef dev_Status;
	uint8_t data = 0xFF;
 8100826:	23ff      	movs	r3, #255	; 0xff
 8100828:	717b      	strb	r3, [r7, #5]

	// Program command byte:
	// configuration register [0x03] sets all ports as inputs (1)
	dev_Status = i2c_Transmit(&hi2c1, CD_ADD, 0x03, 1, &data, 1);
 810082a:	2301      	movs	r3, #1
 810082c:	9301      	str	r3, [sp, #4]
 810082e:	1d7b      	adds	r3, r7, #5
 8100830:	9300      	str	r3, [sp, #0]
 8100832:	2301      	movs	r3, #1
 8100834:	2203      	movs	r2, #3
 8100836:	2138      	movs	r1, #56	; 0x38
 8100838:	4811      	ldr	r0, [pc, #68]	; (8100880 <init_coinDetector+0x64>)
 810083a:	f001 f859 	bl	81018f0 <i2c_Transmit>
 810083e:	4603      	mov	r3, r0
 8100840:	71fb      	strb	r3, [r7, #7]

	if (dev_Status != HAL_OK) // if device is not OK
 8100842:	79fb      	ldrb	r3, [r7, #7]
 8100844:	2b00      	cmp	r3, #0
 8100846:	d003      	beq.n	8100850 <init_coinDetector+0x34>
	{
		send_msg((uint8_t*) "\r¡User-Detector Initialisation FAILED¡\n\r");
 8100848:	480e      	ldr	r0, [pc, #56]	; (8100884 <init_coinDetector+0x68>)
 810084a:	f001 fd17 	bl	810227c <send_msg>
 810084e:	e013      	b.n	8100878 <init_coinDetector+0x5c>
		return;
	}
	else
	{
		send_msg((uint8_t*) "\r!User-Detector Initialised!\n\r");
 8100850:	480d      	ldr	r0, [pc, #52]	; (8100888 <init_coinDetector+0x6c>)
 8100852:	f001 fd13 	bl	810227c <send_msg>
	}

	dev_Status = i2c_Receive(&hi2c1, CD_ADD, 0x03, 1, &inputPorts, 1);
 8100856:	2301      	movs	r3, #1
 8100858:	9301      	str	r3, [sp, #4]
 810085a:	1dbb      	adds	r3, r7, #6
 810085c:	9300      	str	r3, [sp, #0]
 810085e:	2301      	movs	r3, #1
 8100860:	2203      	movs	r2, #3
 8100862:	2138      	movs	r1, #56	; 0x38
 8100864:	4806      	ldr	r0, [pc, #24]	; (8100880 <init_coinDetector+0x64>)
 8100866:	f001 f86c 	bl	8101942 <i2c_Receive>
 810086a:	4603      	mov	r3, r0
 810086c:	71fb      	strb	r3, [r7, #7]

	inputPorts &= ~0x01;
 810086e:	79bb      	ldrb	r3, [r7, #6]
 8100870:	f023 0301 	bic.w	r3, r3, #1
 8100874:	b2db      	uxtb	r3, r3
 8100876:	71bb      	strb	r3, [r7, #6]
	// Program command byte:
	// Preparing the device to read input port register

}
 8100878:	3708      	adds	r7, #8
 810087a:	46bd      	mov	sp, r7
 810087c:	bd80      	pop	{r7, pc}
 810087e:	bf00      	nop
 8100880:	10000150 	.word	0x10000150
 8100884:	08109db4 	.word	0x08109db4
 8100888:	08109de0 	.word	0x08109de0

0810088c <queryLightGate>:
 * -2: Error from PCA9554
 * -1: All gates are free
 * 1-7: Stack where gate is blocked
 * 9: More than one gate is blocked
 */
{
 810088c:	b580      	push	{r7, lr}
 810088e:	b084      	sub	sp, #16
 8100890:	af02      	add	r7, sp, #8
	 0100 1011 - 0x4B
	 0100 1101 - 0x4D
	 0100 1111 - 0x4F
	 */
	// Program command byte: Reading the input port [0x00] register
	dev_Status = i2c_Receive(&hi2c1, CD_ADD, 0x00, 1, &cd, sizeof(cd));
 8100892:	2301      	movs	r3, #1
 8100894:	9301      	str	r3, [sp, #4]
 8100896:	1d7b      	adds	r3, r7, #5
 8100898:	9300      	str	r3, [sp, #0]
 810089a:	2301      	movs	r3, #1
 810089c:	2200      	movs	r2, #0
 810089e:	2138      	movs	r1, #56	; 0x38
 81008a0:	484b      	ldr	r0, [pc, #300]	; (81009d0 <queryLightGate+0x144>)
 81008a2:	f001 f84e 	bl	8101942 <i2c_Receive>
 81008a6:	4603      	mov	r3, r0
 81008a8:	71fb      	strb	r3, [r7, #7]
	cd_full = cd;
 81008aa:	797b      	ldrb	r3, [r7, #5]
 81008ac:	71bb      	strb	r3, [r7, #6]

	if (dev_Status != HAL_OK)
 81008ae:	79fb      	ldrb	r3, [r7, #7]
 81008b0:	2b00      	cmp	r3, #0
 81008b2:	d002      	beq.n	81008ba <queryLightGate+0x2e>
	{
		return -2;
 81008b4:	f06f 0301 	mvn.w	r3, #1
 81008b8:	e085      	b.n	81009c6 <queryLightGate+0x13a>
	}
	else
	{
		/* Remove LSB: is always 1 */
		cd &= ~0x01;
 81008ba:	797b      	ldrb	r3, [r7, #5]
 81008bc:	f023 0301 	bic.w	r3, r3, #1
 81008c0:	b2db      	uxtb	r3, r3
 81008c2:	717b      	strb	r3, [r7, #5]

		/* Check if empty: */
		if (!cd)
 81008c4:	797b      	ldrb	r3, [r7, #5]
 81008c6:	2b00      	cmp	r3, #0
 81008c8:	d102      	bne.n	81008d0 <queryLightGate+0x44>
			return -1;
 81008ca:	f04f 33ff 	mov.w	r3, #4294967295
 81008ce:	e07a      	b.n	81009c6 <queryLightGate+0x13a>

		if (cd == 0x02)
 81008d0:	797b      	ldrb	r3, [r7, #5]
 81008d2:	2b02      	cmp	r3, #2
 81008d4:	d101      	bne.n	81008da <queryLightGate+0x4e>
		{
			return 7;
 81008d6:	2307      	movs	r3, #7
 81008d8:	e075      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x04)
 81008da:	797b      	ldrb	r3, [r7, #5]
 81008dc:	2b04      	cmp	r3, #4
 81008de:	d101      	bne.n	81008e4 <queryLightGate+0x58>
		{
			return 6;
 81008e0:	2306      	movs	r3, #6
 81008e2:	e070      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x08)
 81008e4:	797b      	ldrb	r3, [r7, #5]
 81008e6:	2b08      	cmp	r3, #8
 81008e8:	d101      	bne.n	81008ee <queryLightGate+0x62>
		{
			return 5;
 81008ea:	2305      	movs	r3, #5
 81008ec:	e06b      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x10)
 81008ee:	797b      	ldrb	r3, [r7, #5]
 81008f0:	2b10      	cmp	r3, #16
 81008f2:	d101      	bne.n	81008f8 <queryLightGate+0x6c>
		{
			return 3; 	// flipped in hardware
 81008f4:	2303      	movs	r3, #3
 81008f6:	e066      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x20)
 81008f8:	797b      	ldrb	r3, [r7, #5]
 81008fa:	2b20      	cmp	r3, #32
 81008fc:	d101      	bne.n	8100902 <queryLightGate+0x76>
		{
			return 4; 	// flipped in hardware
 81008fe:	2304      	movs	r3, #4
 8100900:	e061      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x40)
 8100902:	797b      	ldrb	r3, [r7, #5]
 8100904:	2b40      	cmp	r3, #64	; 0x40
 8100906:	d101      	bne.n	810090c <queryLightGate+0x80>
		{
			return 1; 	// flipped in hardware
 8100908:	2301      	movs	r3, #1
 810090a:	e05c      	b.n	81009c6 <queryLightGate+0x13a>
		}
		if (cd == 0x80)
 810090c:	797b      	ldrb	r3, [r7, #5]
 810090e:	2b80      	cmp	r3, #128	; 0x80
 8100910:	d101      	bne.n	8100916 <queryLightGate+0x8a>
		{
			return 2; 	// flipped in hardware
 8100912:	2302      	movs	r3, #2
 8100914:	e057      	b.n	81009c6 <queryLightGate+0x13a>
		}

		//More than one coin
		if ((cd >> 1) & 1)
 8100916:	797b      	ldrb	r3, [r7, #5]
 8100918:	085b      	lsrs	r3, r3, #1
 810091a:	b2db      	uxtb	r3, r3
 810091c:	f003 0301 	and.w	r3, r3, #1
 8100920:	2b00      	cmp	r3, #0
 8100922:	d004      	beq.n	810092e <queryLightGate+0xa2>
		{
			mem_Board[7 - 1]++;
 8100924:	4b2b      	ldr	r3, [pc, #172]	; (81009d4 <queryLightGate+0x148>)
 8100926:	699b      	ldr	r3, [r3, #24]
 8100928:	3301      	adds	r3, #1
 810092a:	4a2a      	ldr	r2, [pc, #168]	; (81009d4 <queryLightGate+0x148>)
 810092c:	6193      	str	r3, [r2, #24]
		}
		if ((cd >> 2) & 1)
 810092e:	797b      	ldrb	r3, [r7, #5]
 8100930:	089b      	lsrs	r3, r3, #2
 8100932:	b2db      	uxtb	r3, r3
 8100934:	f003 0301 	and.w	r3, r3, #1
 8100938:	2b00      	cmp	r3, #0
 810093a:	d004      	beq.n	8100946 <queryLightGate+0xba>
		{
			mem_Board[6 - 1]++;
 810093c:	4b25      	ldr	r3, [pc, #148]	; (81009d4 <queryLightGate+0x148>)
 810093e:	695b      	ldr	r3, [r3, #20]
 8100940:	3301      	adds	r3, #1
 8100942:	4a24      	ldr	r2, [pc, #144]	; (81009d4 <queryLightGate+0x148>)
 8100944:	6153      	str	r3, [r2, #20]
		}
		if ((cd >> 3) & 1)
 8100946:	797b      	ldrb	r3, [r7, #5]
 8100948:	08db      	lsrs	r3, r3, #3
 810094a:	b2db      	uxtb	r3, r3
 810094c:	f003 0301 	and.w	r3, r3, #1
 8100950:	2b00      	cmp	r3, #0
 8100952:	d004      	beq.n	810095e <queryLightGate+0xd2>
		{
			mem_Board[5 - 1]++;
 8100954:	4b1f      	ldr	r3, [pc, #124]	; (81009d4 <queryLightGate+0x148>)
 8100956:	691b      	ldr	r3, [r3, #16]
 8100958:	3301      	adds	r3, #1
 810095a:	4a1e      	ldr	r2, [pc, #120]	; (81009d4 <queryLightGate+0x148>)
 810095c:	6113      	str	r3, [r2, #16]
		}
		if ((cd >> 4) & 1)
 810095e:	797b      	ldrb	r3, [r7, #5]
 8100960:	091b      	lsrs	r3, r3, #4
 8100962:	b2db      	uxtb	r3, r3
 8100964:	f003 0301 	and.w	r3, r3, #1
 8100968:	2b00      	cmp	r3, #0
 810096a:	d004      	beq.n	8100976 <queryLightGate+0xea>
		{
			mem_Board[3 - 1]++;
 810096c:	4b19      	ldr	r3, [pc, #100]	; (81009d4 <queryLightGate+0x148>)
 810096e:	689b      	ldr	r3, [r3, #8]
 8100970:	3301      	adds	r3, #1
 8100972:	4a18      	ldr	r2, [pc, #96]	; (81009d4 <queryLightGate+0x148>)
 8100974:	6093      	str	r3, [r2, #8]
		}
		if ((cd >> 5) & 1)
 8100976:	797b      	ldrb	r3, [r7, #5]
 8100978:	095b      	lsrs	r3, r3, #5
 810097a:	b2db      	uxtb	r3, r3
 810097c:	f003 0301 	and.w	r3, r3, #1
 8100980:	2b00      	cmp	r3, #0
 8100982:	d004      	beq.n	810098e <queryLightGate+0x102>
		{
			mem_Board[4 - 1]++;
 8100984:	4b13      	ldr	r3, [pc, #76]	; (81009d4 <queryLightGate+0x148>)
 8100986:	68db      	ldr	r3, [r3, #12]
 8100988:	3301      	adds	r3, #1
 810098a:	4a12      	ldr	r2, [pc, #72]	; (81009d4 <queryLightGate+0x148>)
 810098c:	60d3      	str	r3, [r2, #12]
		}
		if ((cd >> 6) & 1)
 810098e:	797b      	ldrb	r3, [r7, #5]
 8100990:	099b      	lsrs	r3, r3, #6
 8100992:	b2db      	uxtb	r3, r3
 8100994:	f003 0301 	and.w	r3, r3, #1
 8100998:	2b00      	cmp	r3, #0
 810099a:	d004      	beq.n	81009a6 <queryLightGate+0x11a>
		{
			mem_Board[1 - 1]++;
 810099c:	4b0d      	ldr	r3, [pc, #52]	; (81009d4 <queryLightGate+0x148>)
 810099e:	681b      	ldr	r3, [r3, #0]
 81009a0:	3301      	adds	r3, #1
 81009a2:	4a0c      	ldr	r2, [pc, #48]	; (81009d4 <queryLightGate+0x148>)
 81009a4:	6013      	str	r3, [r2, #0]
		}
		if ((cd >> 7) & 1)
 81009a6:	797b      	ldrb	r3, [r7, #5]
 81009a8:	09db      	lsrs	r3, r3, #7
 81009aa:	b2db      	uxtb	r3, r3
 81009ac:	f003 0301 	and.w	r3, r3, #1
 81009b0:	2b00      	cmp	r3, #0
 81009b2:	d004      	beq.n	81009be <queryLightGate+0x132>
		{
			mem_Board[2 - 1]++;
 81009b4:	4b07      	ldr	r3, [pc, #28]	; (81009d4 <queryLightGate+0x148>)
 81009b6:	685b      	ldr	r3, [r3, #4]
 81009b8:	3301      	adds	r3, #1
 81009ba:	4a06      	ldr	r2, [pc, #24]	; (81009d4 <queryLightGate+0x148>)
 81009bc:	6053      	str	r3, [r2, #4]
		}
		sens = 0;
 81009be:	4b06      	ldr	r3, [pc, #24]	; (81009d8 <queryLightGate+0x14c>)
 81009c0:	2200      	movs	r2, #0
 81009c2:	601a      	str	r2, [r3, #0]
		return 9;
 81009c4:	2309      	movs	r3, #9
	}
}
 81009c6:	4618      	mov	r0, r3
 81009c8:	3708      	adds	r7, #8
 81009ca:	46bd      	mov	sp, r7
 81009cc:	bd80      	pop	{r7, pc}
 81009ce:	bf00      	nop
 81009d0:	10000150 	.word	0x10000150
 81009d4:	10000094 	.word	0x10000094
 81009d8:	10000008 	.word	0x10000008

081009dc <TCS3472_Create>:
int yellow = 0;
int rgb_error = 0;

TCS3472 TCS3472_Create(uint8_t addr, I2C_HandleTypeDef *handle)
/* Structure with the address and I2C handle of the RGB Sensor */
{
 81009dc:	b480      	push	{r7}
 81009de:	b087      	sub	sp, #28
 81009e0:	af00      	add	r7, sp, #0
 81009e2:	60f8      	str	r0, [r7, #12]
 81009e4:	460b      	mov	r3, r1
 81009e6:	607a      	str	r2, [r7, #4]
 81009e8:	72fb      	strb	r3, [r7, #11]
	//create structure of RBG sensor data
	TCS3472 sensor_data =
 81009ea:	7afb      	ldrb	r3, [r7, #11]
 81009ec:	743b      	strb	r3, [r7, #16]
 81009ee:	687b      	ldr	r3, [r7, #4]
 81009f0:	617b      	str	r3, [r7, #20]
	{ addr, handle };
	return sensor_data;
 81009f2:	68fb      	ldr	r3, [r7, #12]
 81009f4:	461a      	mov	r2, r3
 81009f6:	f107 0310 	add.w	r3, r7, #16
 81009fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 81009fe:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8100a02:	68f8      	ldr	r0, [r7, #12]
 8100a04:	371c      	adds	r7, #28
 8100a06:	46bd      	mov	sp, r7
 8100a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a0c:	4770      	bx	lr
	...

08100a10 <rgb_init>:

void rgb_init(const TCS3472 *const self)
{
 8100a10:	b580      	push	{r7, lr}
 8100a12:	b082      	sub	sp, #8
 8100a14:	af00      	add	r7, sp, #0
 8100a16:	6078      	str	r0, [r7, #4]
	// command to turn on the device [0x03] sent to register [0x80]
	rgb_send(self, RGB_COMMAND_REG | RGB_REG_ENABLE,
 8100a18:	2203      	movs	r2, #3
 8100a1a:	2180      	movs	r1, #128	; 0x80
 8100a1c:	6878      	ldr	r0, [r7, #4]
 8100a1e:	f000 f86b 	bl	8100af8 <rgb_send>
			RGB_ENABLE_PON | RGB_ENABLE_AEN);

	HAL_Delay(2);
 8100a22:	2002      	movs	r0, #2
 8100a24:	f001 fd20 	bl	8102468 <HAL_Delay>
	// 0xFF = 2.4 ms
	// 0x00 = 700 ms
	// 0xEE = 238; (256 - 238) * 2.4 = 43.2 ms

	//  ATIME = 0xEE; sent to TIMING register [0x81]
	rgb_send(self, RGB_COMMAND_REG | RGB_REG_TIMING, 0xEE);
 8100a28:	22ee      	movs	r2, #238	; 0xee
 8100a2a:	2181      	movs	r1, #129	; 0x81
 8100a2c:	6878      	ldr	r0, [r7, #4]
 8100a2e:	f000 f863 	bl	8100af8 <rgb_send>
	HAL_Delay(10);
 8100a32:	200a      	movs	r0, #10
 8100a34:	f001 fd18 	bl	8102468 <HAL_Delay>
	send_msg((uint8_t*) "\r!RGB-Sensor Initialised!\n\r");
 8100a38:	4803      	ldr	r0, [pc, #12]	; (8100a48 <rgb_init+0x38>)
 8100a3a:	f001 fc1f 	bl	810227c <send_msg>

}
 8100a3e:	bf00      	nop
 8100a40:	3708      	adds	r7, #8
 8100a42:	46bd      	mov	sp, r7
 8100a44:	bd80      	pop	{r7, pc}
 8100a46:	bf00      	nop
 8100a48:	08109e00 	.word	0x08109e00

08100a4c <rgb_read_sensor>:
 * RETURNS:
 * robotCoin = 0 --> The token is yellow
 * robotCoin = 1 --> The token is red
 * robotCoin = 3 --> The token is not present
 */
{
 8100a4c:	b580      	push	{r7, lr}
 8100a4e:	b086      	sub	sp, #24
 8100a50:	af00      	add	r7, sp, #0
 8100a52:	6078      	str	r0, [r7, #4]
	struct Color sens_RGBOut;
	int robotCoin = -2; 		// arbitrary value to enter while loop
 8100a54:	f06f 0301 	mvn.w	r3, #1
 8100a58:	617b      	str	r3, [r7, #20]
	int t_it_RGB = 0;			// integration time ? interrupt time ? Can't figure out name
 8100a5a:	2300      	movs	r3, #0
 8100a5c:	613b      	str	r3, [r7, #16]
	uint16_t hue = 0;
 8100a5e:	2300      	movs	r3, #0
 8100a60:	81fb      	strh	r3, [r7, #14]

	while (robotCoin == -2) // loop until any return is reached
 8100a62:	e039      	b.n	8100ad8 <rgb_read_sensor+0x8c>
	{
		sens_RGBOut = queryRGBSensor(self); // store the structure of colours values from sens
 8100a64:	f107 0308 	add.w	r3, r7, #8
 8100a68:	6879      	ldr	r1, [r7, #4]
 8100a6a:	4618      	mov	r0, r3
 8100a6c:	f000 f85c 	bl	8100b28 <queryRGBSensor>

		// get hue value (dominant wavelength) out of RGB sensor readings
		hue = getHue(sens_RGBOut.r, sens_RGBOut.g, sens_RGBOut.b);
 8100a70:	893b      	ldrh	r3, [r7, #8]
 8100a72:	8979      	ldrh	r1, [r7, #10]
 8100a74:	89ba      	ldrh	r2, [r7, #12]
 8100a76:	4618      	mov	r0, r3
 8100a78:	f000 f8f2 	bl	8100c60 <getHue>
 8100a7c:	4603      	mov	r3, r0
 8100a7e:	81fb      	strh	r3, [r7, #14]

		if (hue >= 35 && hue <= 75)
 8100a80:	89fb      	ldrh	r3, [r7, #14]
 8100a82:	2b22      	cmp	r3, #34	; 0x22
 8100a84:	d909      	bls.n	8100a9a <rgb_read_sensor+0x4e>
 8100a86:	89fb      	ldrh	r3, [r7, #14]
 8100a88:	2b4b      	cmp	r3, #75	; 0x4b
 8100a8a:	d806      	bhi.n	8100a9a <rgb_read_sensor+0x4e>
		{
			robotCoin = 0;
 8100a8c:	2300      	movs	r3, #0
 8100a8e:	617b      	str	r3, [r7, #20]
			yellow++;
 8100a90:	4b16      	ldr	r3, [pc, #88]	; (8100aec <rgb_read_sensor+0xa0>)
 8100a92:	681b      	ldr	r3, [r3, #0]
 8100a94:	3301      	adds	r3, #1
 8100a96:	4a15      	ldr	r2, [pc, #84]	; (8100aec <rgb_read_sensor+0xa0>)
 8100a98:	6013      	str	r3, [r2, #0]
		}
		if (hue >= 340 && hue <= 360)
 8100a9a:	89fb      	ldrh	r3, [r7, #14]
 8100a9c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8100aa0:	d30a      	bcc.n	8100ab8 <rgb_read_sensor+0x6c>
 8100aa2:	89fb      	ldrh	r3, [r7, #14]
 8100aa4:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8100aa8:	d806      	bhi.n	8100ab8 <rgb_read_sensor+0x6c>
		{
			robotCoin = 1;
 8100aaa:	2301      	movs	r3, #1
 8100aac:	617b      	str	r3, [r7, #20]
			red++;
 8100aae:	4b10      	ldr	r3, [pc, #64]	; (8100af0 <rgb_read_sensor+0xa4>)
 8100ab0:	681b      	ldr	r3, [r3, #0]
 8100ab2:	3301      	adds	r3, #1
 8100ab4:	4a0e      	ldr	r2, [pc, #56]	; (8100af0 <rgb_read_sensor+0xa4>)
 8100ab6:	6013      	str	r3, [r2, #0]
		}

		t_it_RGB++;
 8100ab8:	693b      	ldr	r3, [r7, #16]
 8100aba:	3301      	adds	r3, #1
 8100abc:	613b      	str	r3, [r7, #16]
		HAL_Delay(2);
 8100abe:	2002      	movs	r0, #2
 8100ac0:	f001 fcd2 	bl	8102468 <HAL_Delay>
		if (t_it_RGB > 24)
 8100ac4:	693b      	ldr	r3, [r7, #16]
 8100ac6:	2b18      	cmp	r3, #24
 8100ac8:	dd06      	ble.n	8100ad8 <rgb_read_sensor+0x8c>
		{
			// no token present
			robotCoin = 3;
 8100aca:	2303      	movs	r3, #3
 8100acc:	617b      	str	r3, [r7, #20]
			rgb_error++;
 8100ace:	4b09      	ldr	r3, [pc, #36]	; (8100af4 <rgb_read_sensor+0xa8>)
 8100ad0:	681b      	ldr	r3, [r3, #0]
 8100ad2:	3301      	adds	r3, #1
 8100ad4:	4a07      	ldr	r2, [pc, #28]	; (8100af4 <rgb_read_sensor+0xa8>)
 8100ad6:	6013      	str	r3, [r2, #0]
	while (robotCoin == -2) // loop until any return is reached
 8100ad8:	697b      	ldr	r3, [r7, #20]
 8100ada:	f113 0f02 	cmn.w	r3, #2
 8100ade:	d0c1      	beq.n	8100a64 <rgb_read_sensor+0x18>
		}
	}
	return robotCoin;
 8100ae0:	697b      	ldr	r3, [r7, #20]
}
 8100ae2:	4618      	mov	r0, r3
 8100ae4:	3718      	adds	r7, #24
 8100ae6:	46bd      	mov	sp, r7
 8100ae8:	bd80      	pop	{r7, pc}
 8100aea:	bf00      	nop
 8100aec:	100000b4 	.word	0x100000b4
 8100af0:	100000b0 	.word	0x100000b0
 8100af4:	100000b8 	.word	0x100000b8

08100af8 <rgb_send>:
 *
 * @param1 self: the structure which holds information about the RGB sensor
 * @param2 regAddress: the register to which the data will be written to
 * @param3 data: the data to be written in the register
 */
{
 8100af8:	b580      	push	{r7, lr}
 8100afa:	b084      	sub	sp, #16
 8100afc:	af02      	add	r7, sp, #8
 8100afe:	6078      	str	r0, [r7, #4]
 8100b00:	460b      	mov	r3, r1
 8100b02:	70fb      	strb	r3, [r7, #3]
 8100b04:	4613      	mov	r3, r2
 8100b06:	70bb      	strb	r3, [r7, #2]
	i2c_Transmit(self->handle, self->dev_addr, regAddress, 1, &data, 1);
 8100b08:	687b      	ldr	r3, [r7, #4]
 8100b0a:	6858      	ldr	r0, [r3, #4]
 8100b0c:	687b      	ldr	r3, [r7, #4]
 8100b0e:	7819      	ldrb	r1, [r3, #0]
 8100b10:	78fa      	ldrb	r2, [r7, #3]
 8100b12:	2301      	movs	r3, #1
 8100b14:	9301      	str	r3, [sp, #4]
 8100b16:	1cbb      	adds	r3, r7, #2
 8100b18:	9300      	str	r3, [sp, #0]
 8100b1a:	2301      	movs	r3, #1
 8100b1c:	f000 fee8 	bl	81018f0 <i2c_Transmit>
}
 8100b20:	bf00      	nop
 8100b22:	3708      	adds	r7, #8
 8100b24:	46bd      	mov	sp, r7
 8100b26:	bd80      	pop	{r7, pc}

08100b28 <queryRGBSensor>:
 * @param1 self: An address to the structure of the device
 *
 * Returns:
 * 	Colour struct containing r, g and b
 */
{
 8100b28:	b580      	push	{r7, lr}
 8100b2a:	b088      	sub	sp, #32
 8100b2c:	af02      	add	r7, sp, #8
 8100b2e:	6078      	str	r0, [r7, #4]
 8100b30:	6039      	str	r1, [r7, #0]

	/* Read RGB values */
	uint8_t low = 0; // temporary
 8100b32:	2300      	movs	r3, #0
 8100b34:	75bb      	strb	r3, [r7, #22]
	uint8_t high = 0; // temporary
 8100b36:	2300      	movs	r3, #0
 8100b38:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef dev_Status;
	struct Color color;

	// Read red value; LOW and HIGH channels
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100b3a:	683b      	ldr	r3, [r7, #0]
 8100b3c:	6858      	ldr	r0, [r3, #4]
 8100b3e:	683b      	ldr	r3, [r7, #0]
 8100b40:	7819      	ldrb	r1, [r3, #0]
 8100b42:	2301      	movs	r3, #1
 8100b44:	9301      	str	r3, [sp, #4]
 8100b46:	f107 0316 	add.w	r3, r7, #22
 8100b4a:	9300      	str	r3, [sp, #0]
 8100b4c:	2301      	movs	r3, #1
 8100b4e:	2296      	movs	r2, #150	; 0x96
 8100b50:	f000 fef7 	bl	8101942 <i2c_Receive>
 8100b54:	4603      	mov	r3, r0
 8100b56:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_RED_LOW, 1, &low, sizeof(low));
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100b58:	683b      	ldr	r3, [r7, #0]
 8100b5a:	6858      	ldr	r0, [r3, #4]
 8100b5c:	683b      	ldr	r3, [r7, #0]
 8100b5e:	7819      	ldrb	r1, [r3, #0]
 8100b60:	2301      	movs	r3, #1
 8100b62:	9301      	str	r3, [sp, #4]
 8100b64:	f107 0315 	add.w	r3, r7, #21
 8100b68:	9300      	str	r3, [sp, #0]
 8100b6a:	2301      	movs	r3, #1
 8100b6c:	2297      	movs	r2, #151	; 0x97
 8100b6e:	f000 fee8 	bl	8101942 <i2c_Receive>
 8100b72:	4603      	mov	r3, r0
 8100b74:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_RED_HIGH, 1, &high, sizeof(high));
	if (dev_Status != HAL_OK) // if device is not OK
 8100b76:	7dfb      	ldrb	r3, [r7, #23]
 8100b78:	2b00      	cmp	r3, #0
 8100b7a:	d002      	beq.n	8100b82 <queryRGBSensor+0x5a>
	{
		color.r = 0; //output 0
 8100b7c:	2300      	movs	r3, #0
 8100b7e:	81bb      	strh	r3, [r7, #12]
 8100b80:	e008      	b.n	8100b94 <queryRGBSensor+0x6c>
	}
	else
	{
		color.r = (high << 8) | low; // combine both local values into the output struct
 8100b82:	7d7b      	ldrb	r3, [r7, #21]
 8100b84:	021b      	lsls	r3, r3, #8
 8100b86:	b21a      	sxth	r2, r3
 8100b88:	7dbb      	ldrb	r3, [r7, #22]
 8100b8a:	b21b      	sxth	r3, r3
 8100b8c:	4313      	orrs	r3, r2
 8100b8e:	b21b      	sxth	r3, r3
 8100b90:	b29b      	uxth	r3, r3
 8100b92:	81bb      	strh	r3, [r7, #12]
	}

	// Read green value; LOW and HIGH channels
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100b94:	683b      	ldr	r3, [r7, #0]
 8100b96:	6858      	ldr	r0, [r3, #4]
 8100b98:	683b      	ldr	r3, [r7, #0]
 8100b9a:	7819      	ldrb	r1, [r3, #0]
 8100b9c:	2301      	movs	r3, #1
 8100b9e:	9301      	str	r3, [sp, #4]
 8100ba0:	f107 0316 	add.w	r3, r7, #22
 8100ba4:	9300      	str	r3, [sp, #0]
 8100ba6:	2301      	movs	r3, #1
 8100ba8:	2298      	movs	r2, #152	; 0x98
 8100baa:	f000 feca 	bl	8101942 <i2c_Receive>
 8100bae:	4603      	mov	r3, r0
 8100bb0:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_GREEN_LOW, 1, &low, sizeof(low));
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100bb2:	683b      	ldr	r3, [r7, #0]
 8100bb4:	6858      	ldr	r0, [r3, #4]
 8100bb6:	683b      	ldr	r3, [r7, #0]
 8100bb8:	7819      	ldrb	r1, [r3, #0]
 8100bba:	2301      	movs	r3, #1
 8100bbc:	9301      	str	r3, [sp, #4]
 8100bbe:	f107 0315 	add.w	r3, r7, #21
 8100bc2:	9300      	str	r3, [sp, #0]
 8100bc4:	2301      	movs	r3, #1
 8100bc6:	2299      	movs	r2, #153	; 0x99
 8100bc8:	f000 febb 	bl	8101942 <i2c_Receive>
 8100bcc:	4603      	mov	r3, r0
 8100bce:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_GREEN_HIGH, 1, &high, sizeof(high));
	if (dev_Status != HAL_OK) // if device is not OK
 8100bd0:	7dfb      	ldrb	r3, [r7, #23]
 8100bd2:	2b00      	cmp	r3, #0
 8100bd4:	d002      	beq.n	8100bdc <queryRGBSensor+0xb4>
	{
		color.g = 0; //output 0
 8100bd6:	2300      	movs	r3, #0
 8100bd8:	81fb      	strh	r3, [r7, #14]
 8100bda:	e008      	b.n	8100bee <queryRGBSensor+0xc6>
	}
	else
	{
		color.g = (high << 8) | low; // combine both local values into the output struct
 8100bdc:	7d7b      	ldrb	r3, [r7, #21]
 8100bde:	021b      	lsls	r3, r3, #8
 8100be0:	b21a      	sxth	r2, r3
 8100be2:	7dbb      	ldrb	r3, [r7, #22]
 8100be4:	b21b      	sxth	r3, r3
 8100be6:	4313      	orrs	r3, r2
 8100be8:	b21b      	sxth	r3, r3
 8100bea:	b29b      	uxth	r3, r3
 8100bec:	81fb      	strh	r3, [r7, #14]
	}

	// Read blue value; LOW and HIGH channels
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100bee:	683b      	ldr	r3, [r7, #0]
 8100bf0:	6858      	ldr	r0, [r3, #4]
 8100bf2:	683b      	ldr	r3, [r7, #0]
 8100bf4:	7819      	ldrb	r1, [r3, #0]
 8100bf6:	2301      	movs	r3, #1
 8100bf8:	9301      	str	r3, [sp, #4]
 8100bfa:	f107 0316 	add.w	r3, r7, #22
 8100bfe:	9300      	str	r3, [sp, #0]
 8100c00:	2301      	movs	r3, #1
 8100c02:	229a      	movs	r2, #154	; 0x9a
 8100c04:	f000 fe9d 	bl	8101942 <i2c_Receive>
 8100c08:	4603      	mov	r3, r0
 8100c0a:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_BLUE_LOW, 1, &low, sizeof(low));
	dev_Status = i2c_Receive(self->handle, self->dev_addr,
 8100c0c:	683b      	ldr	r3, [r7, #0]
 8100c0e:	6858      	ldr	r0, [r3, #4]
 8100c10:	683b      	ldr	r3, [r7, #0]
 8100c12:	7819      	ldrb	r1, [r3, #0]
 8100c14:	2301      	movs	r3, #1
 8100c16:	9301      	str	r3, [sp, #4]
 8100c18:	f107 0315 	add.w	r3, r7, #21
 8100c1c:	9300      	str	r3, [sp, #0]
 8100c1e:	2301      	movs	r3, #1
 8100c20:	229b      	movs	r2, #155	; 0x9b
 8100c22:	f000 fe8e 	bl	8101942 <i2c_Receive>
 8100c26:	4603      	mov	r3, r0
 8100c28:	75fb      	strb	r3, [r7, #23]
			RGB_COMMAND_REG | RGB_BLUE_HIGH, 1, &high, sizeof(high));
	if (dev_Status != HAL_OK) // if device is not OK
 8100c2a:	7dfb      	ldrb	r3, [r7, #23]
 8100c2c:	2b00      	cmp	r3, #0
 8100c2e:	d002      	beq.n	8100c36 <queryRGBSensor+0x10e>
	{
		color.b = 0; //output 0
 8100c30:	2300      	movs	r3, #0
 8100c32:	823b      	strh	r3, [r7, #16]
 8100c34:	e008      	b.n	8100c48 <queryRGBSensor+0x120>
	}
	else
	{
		color.b = (high << 8) | low; // combine both local values into the output struct
 8100c36:	7d7b      	ldrb	r3, [r7, #21]
 8100c38:	021b      	lsls	r3, r3, #8
 8100c3a:	b21a      	sxth	r2, r3
 8100c3c:	7dbb      	ldrb	r3, [r7, #22]
 8100c3e:	b21b      	sxth	r3, r3
 8100c40:	4313      	orrs	r3, r2
 8100c42:	b21b      	sxth	r3, r3
 8100c44:	b29b      	uxth	r3, r3
 8100c46:	823b      	strh	r3, [r7, #16]
	}
	return color;
 8100c48:	687b      	ldr	r3, [r7, #4]
 8100c4a:	461a      	mov	r2, r3
 8100c4c:	f107 030c 	add.w	r3, r7, #12
 8100c50:	6818      	ldr	r0, [r3, #0]
 8100c52:	6010      	str	r0, [r2, #0]
 8100c54:	889b      	ldrh	r3, [r3, #4]
 8100c56:	8093      	strh	r3, [r2, #4]
}
 8100c58:	6878      	ldr	r0, [r7, #4]
 8100c5a:	3718      	adds	r7, #24
 8100c5c:	46bd      	mov	sp, r7
 8100c5e:	bd80      	pop	{r7, pc}

08100c60 <getHue>:
 *
 * Returns:
 * 	hue value in the range of 0 to 360
 */
uint16_t getHue(uint16_t red, uint16_t green, uint16_t blue)
{
 8100c60:	b580      	push	{r7, lr}
 8100c62:	b08a      	sub	sp, #40	; 0x28
 8100c64:	af00      	add	r7, sp, #0
 8100c66:	4603      	mov	r3, r0
 8100c68:	80fb      	strh	r3, [r7, #6]
 8100c6a:	460b      	mov	r3, r1
 8100c6c:	80bb      	strh	r3, [r7, #4]
 8100c6e:	4613      	mov	r3, r2
 8100c70:	807b      	strh	r3, [r7, #2]
	uint16_t max = max(max(red, green), blue);
 8100c72:	88fb      	ldrh	r3, [r7, #6]
 8100c74:	847b      	strh	r3, [r7, #34]	; 0x22
 8100c76:	88bb      	ldrh	r3, [r7, #4]
 8100c78:	843b      	strh	r3, [r7, #32]
 8100c7a:	8c3a      	ldrh	r2, [r7, #32]
 8100c7c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8100c7e:	4293      	cmp	r3, r2
 8100c80:	bf38      	it	cc
 8100c82:	4613      	movcc	r3, r2
 8100c84:	b29b      	uxth	r3, r3
 8100c86:	61fb      	str	r3, [r7, #28]
 8100c88:	887b      	ldrh	r3, [r7, #2]
 8100c8a:	837b      	strh	r3, [r7, #26]
 8100c8c:	8b7a      	ldrh	r2, [r7, #26]
 8100c8e:	69fb      	ldr	r3, [r7, #28]
 8100c90:	4293      	cmp	r3, r2
 8100c92:	bfb8      	it	lt
 8100c94:	4613      	movlt	r3, r2
 8100c96:	833b      	strh	r3, [r7, #24]
	uint16_t min = min(min(red, green), blue);
 8100c98:	88fb      	ldrh	r3, [r7, #6]
 8100c9a:	82fb      	strh	r3, [r7, #22]
 8100c9c:	88bb      	ldrh	r3, [r7, #4]
 8100c9e:	82bb      	strh	r3, [r7, #20]
 8100ca0:	8aba      	ldrh	r2, [r7, #20]
 8100ca2:	8afb      	ldrh	r3, [r7, #22]
 8100ca4:	4293      	cmp	r3, r2
 8100ca6:	bf28      	it	cs
 8100ca8:	4613      	movcs	r3, r2
 8100caa:	b29b      	uxth	r3, r3
 8100cac:	613b      	str	r3, [r7, #16]
 8100cae:	887b      	ldrh	r3, [r7, #2]
 8100cb0:	81fb      	strh	r3, [r7, #14]
 8100cb2:	89fa      	ldrh	r2, [r7, #14]
 8100cb4:	693b      	ldr	r3, [r7, #16]
 8100cb6:	4293      	cmp	r3, r2
 8100cb8:	bfa8      	it	ge
 8100cba:	4613      	movge	r3, r2
 8100cbc:	81bb      	strh	r3, [r7, #12]
	float hue = 0;
 8100cbe:	f04f 0300 	mov.w	r3, #0
 8100cc2:	627b      	str	r3, [r7, #36]	; 0x24

	// grey:
	if (min == max)
 8100cc4:	89ba      	ldrh	r2, [r7, #12]
 8100cc6:	8b3b      	ldrh	r3, [r7, #24]
 8100cc8:	429a      	cmp	r2, r3
 8100cca:	d101      	bne.n	8100cd0 <getHue+0x70>
	{
		return 0;
 8100ccc:	2300      	movs	r3, #0
 8100cce:	e069      	b.n	8100da4 <getHue+0x144>
	}

	if (max == red)
 8100cd0:	8b3a      	ldrh	r2, [r7, #24]
 8100cd2:	88fb      	ldrh	r3, [r7, #6]
 8100cd4:	429a      	cmp	r2, r3
 8100cd6:	d112      	bne.n	8100cfe <getHue+0x9e>
	{
		hue = (green - blue) / (float) (max - min);
 8100cd8:	88ba      	ldrh	r2, [r7, #4]
 8100cda:	887b      	ldrh	r3, [r7, #2]
 8100cdc:	1ad3      	subs	r3, r2, r3
 8100cde:	ee07 3a90 	vmov	s15, r3
 8100ce2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100ce6:	8b3a      	ldrh	r2, [r7, #24]
 8100ce8:	89bb      	ldrh	r3, [r7, #12]
 8100cea:	1ad3      	subs	r3, r2, r3
 8100cec:	ee07 3a90 	vmov	s15, r3
 8100cf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100cf8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8100cfc:	e030      	b.n	8100d60 <getHue+0x100>
	}
	else if (max == green)
 8100cfe:	8b3a      	ldrh	r2, [r7, #24]
 8100d00:	88bb      	ldrh	r3, [r7, #4]
 8100d02:	429a      	cmp	r2, r3
 8100d04:	d116      	bne.n	8100d34 <getHue+0xd4>
	{
		hue = 2.0f + (blue - red) / (float) (max - min);
 8100d06:	887a      	ldrh	r2, [r7, #2]
 8100d08:	88fb      	ldrh	r3, [r7, #6]
 8100d0a:	1ad3      	subs	r3, r2, r3
 8100d0c:	ee07 3a90 	vmov	s15, r3
 8100d10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100d14:	8b3a      	ldrh	r2, [r7, #24]
 8100d16:	89bb      	ldrh	r3, [r7, #12]
 8100d18:	1ad3      	subs	r3, r2, r3
 8100d1a:	ee07 3a90 	vmov	s15, r3
 8100d1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100d22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100d26:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8100d2a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100d2e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8100d32:	e015      	b.n	8100d60 <getHue+0x100>
	}
	else
	{
		hue = 4.0f + (red - green) / (float) (max - min);
 8100d34:	88fa      	ldrh	r2, [r7, #6]
 8100d36:	88bb      	ldrh	r3, [r7, #4]
 8100d38:	1ad3      	subs	r3, r2, r3
 8100d3a:	ee07 3a90 	vmov	s15, r3
 8100d3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100d42:	8b3a      	ldrh	r2, [r7, #24]
 8100d44:	89bb      	ldrh	r3, [r7, #12]
 8100d46:	1ad3      	subs	r3, r2, r3
 8100d48:	ee07 3a90 	vmov	s15, r3
 8100d4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100d50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100d54:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8100d58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100d5c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}

	hue *= 60;
 8100d60:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100d64:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8100dac <getHue+0x14c>
 8100d68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8100d6c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	// if hue is negative, add 360
	if (hue < 0)
 8100d70:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100d74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8100d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100d7c:	d507      	bpl.n	8100d8e <getHue+0x12e>
		hue += 360;
 8100d7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100d82:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8100db0 <getHue+0x150>
 8100d86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100d8a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	// round hue value and return
	return roundf(hue);
 8100d8e:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8100d92:	f008 ff35 	bl	8109c00 <roundf>
 8100d96:	eef0 7a40 	vmov.f32	s15, s0
 8100d9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100d9e:	ee17 3a90 	vmov	r3, s15
 8100da2:	b29b      	uxth	r3, r3
}
 8100da4:	4618      	mov	r0, r3
 8100da6:	3728      	adds	r7, #40	; 0x28
 8100da8:	46bd      	mov	sp, r7
 8100daa:	bd80      	pop	{r7, pc}
 8100dac:	42700000 	.word	0x42700000
 8100db0:	43b40000 	.word	0x43b40000

08100db4 <initMotors>:
 *      Author: Pascal
 */
#include "level_3/motor_master.h"

void initMotors()
{
 8100db4:	b580      	push	{r7, lr}
 8100db6:	af00      	add	r7, sp, #0
	initMotorX();
 8100db8:	f000 f832 	bl	8100e20 <initMotorX>
	initMotorZ();
 8100dbc:	f000 f878 	bl	8100eb0 <initMotorZ>
}
 8100dc0:	bf00      	nop
 8100dc2:	bd80      	pop	{r7, pc}

08100dc4 <HomeMotors>:

	return 1;
}

uint8_t HomeMotors(uint8_t homeX, uint8_t homeZ)
{
 8100dc4:	b580      	push	{r7, lr}
 8100dc6:	b082      	sub	sp, #8
 8100dc8:	af00      	add	r7, sp, #0
 8100dca:	4603      	mov	r3, r0
 8100dcc:	460a      	mov	r2, r1
 8100dce:	71fb      	strb	r3, [r7, #7]
 8100dd0:	4613      	mov	r3, r2
 8100dd2:	71bb      	strb	r3, [r7, #6]
	send_msg((uint8_t*)"\r#### HOMING Motor X №###\n\r");
 8100dd4:	480e      	ldr	r0, [pc, #56]	; (8100e10 <HomeMotors+0x4c>)
 8100dd6:	f001 fa51 	bl	810227c <send_msg>
	if (homeX)
 8100dda:	79fb      	ldrb	r3, [r7, #7]
 8100ddc:	2b00      	cmp	r3, #0
 8100dde:	d001      	beq.n	8100de4 <HomeMotors+0x20>
	{
		homeMotorX();
 8100de0:	f000 f82e 	bl	8100e40 <homeMotorX>
	}
	send_msg((uint8_t*)"\r######## Motor X is at HOME ########\n\r");
 8100de4:	480b      	ldr	r0, [pc, #44]	; (8100e14 <HomeMotors+0x50>)
 8100de6:	f001 fa49 	bl	810227c <send_msg>

	HAL_Delay(250);
 8100dea:	20fa      	movs	r0, #250	; 0xfa
 8100dec:	f001 fb3c 	bl	8102468 <HAL_Delay>
	send_msg((uint8_t*)"\r#### HOMING Motor Z ####\n\r");
 8100df0:	4809      	ldr	r0, [pc, #36]	; (8100e18 <HomeMotors+0x54>)
 8100df2:	f001 fa43 	bl	810227c <send_msg>
	if (homeZ)
 8100df6:	79bb      	ldrb	r3, [r7, #6]
 8100df8:	2b00      	cmp	r3, #0
 8100dfa:	d001      	beq.n	8100e00 <HomeMotors+0x3c>
	{
		homeMotorZ();
 8100dfc:	f000 f868 	bl	8100ed0 <homeMotorZ>
	}
	send_msg((uint8_t*)"\r######## Motor Z is at HOME ########\n\r");
 8100e00:	4806      	ldr	r0, [pc, #24]	; (8100e1c <HomeMotors+0x58>)
 8100e02:	f001 fa3b 	bl	810227c <send_msg>
	return 1;
 8100e06:	2301      	movs	r3, #1
}
 8100e08:	4618      	mov	r0, r3
 8100e0a:	3708      	adds	r7, #8
 8100e0c:	46bd      	mov	sp, r7
 8100e0e:	bd80      	pop	{r7, pc}
 8100e10:	08109e7c 	.word	0x08109e7c
 8100e14:	08109e9c 	.word	0x08109e9c
 8100e18:	08109ec4 	.word	0x08109ec4
 8100e1c:	08109ee0 	.word	0x08109ee0

08100e20 <initMotorX>:
uint8_t i_X = 0;
uint8_t once_X = 1;

void initMotorX()
/* Initialises the necessary timers for motor X */
{
 8100e20:	b580      	push	{r7, lr}
 8100e22:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100e24:	2108      	movs	r1, #8
 8100e26:	4804      	ldr	r0, [pc, #16]	; (8100e38 <initMotorX+0x18>)
 8100e28:	f006 f9b0 	bl	810718c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8100e2c:	213c      	movs	r1, #60	; 0x3c
 8100e2e:	4803      	ldr	r0, [pc, #12]	; (8100e3c <initMotorX+0x1c>)
 8100e30:	f006 fb60 	bl	81074f4 <HAL_TIM_Encoder_Start_IT>
}
 8100e34:	bf00      	nop
 8100e36:	bd80      	pop	{r7, pc}
 8100e38:	1000019c 	.word	0x1000019c
 8100e3c:	100001e8 	.word	0x100001e8

08100e40 <homeMotorX>:

uint8_t homeMotorX()
/* homeMotorX: Moves the motor to the home position */
{
 8100e40:	b580      	push	{r7, lr}
 8100e42:	af00      	add	r7, sp, #0

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 130); 	// set PWM of motor
 8100e44:	4b15      	ldr	r3, [pc, #84]	; (8100e9c <homeMotorX+0x5c>)
 8100e46:	681b      	ldr	r3, [r3, #0]
 8100e48:	2282      	movs	r2, #130	; 0x82
 8100e4a:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Direction_X(); 									// counter-clockwise  | towards HOME TODO:Change name
 8100e4c:	f000 fc28 	bl	81016a0 <set_Direction_X>
	set_Ready_X(); 										// enables motor X TODO:Change name
 8100e50:	f000 fc32 	bl	81016b8 <set_Ready_X>

	while (!get_Homing_X())
 8100e54:	bf00      	nop
 8100e56:	f000 fc83 	bl	8101760 <get_Homing_X>
 8100e5a:	4603      	mov	r3, r0
 8100e5c:	2b00      	cmp	r3, #0
 8100e5e:	d0fa      	beq.n	8100e56 <homeMotorX+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0); 	// set PWM of motor
 8100e60:	4b0e      	ldr	r3, [pc, #56]	; (8100e9c <homeMotorX+0x5c>)
 8100e62:	681b      	ldr	r3, [r3, #0]
 8100e64:	2200      	movs	r2, #0
 8100e66:	63da      	str	r2, [r3, #60]	; 0x3c
	reset_Ready_X(); 									// disables motor
 8100e68:	f000 fc32 	bl	81016d0 <reset_Ready_X>
	HAL_Delay(1000);
 8100e6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100e70:	f001 fafa 	bl	8102468 <HAL_Delay>
	/* Initialise variables */
	position_mm_X = 0.0;
 8100e74:	490a      	ldr	r1, [pc, #40]	; (8100ea0 <homeMotorX+0x60>)
 8100e76:	f04f 0200 	mov.w	r2, #0
 8100e7a:	f04f 0300 	mov.w	r3, #0
 8100e7e:	e9c1 2300 	strd	r2, r3, [r1]
	counterX = 0;
 8100e82:	4b08      	ldr	r3, [pc, #32]	; (8100ea4 <homeMotorX+0x64>)
 8100e84:	2200      	movs	r2, #0
 8100e86:	601a      	str	r2, [r3, #0]
	i_X = 0;
 8100e88:	4b07      	ldr	r3, [pc, #28]	; (8100ea8 <homeMotorX+0x68>)
 8100e8a:	2200      	movs	r2, #0
 8100e8c:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0); 					// reset timer
 8100e8e:	4b07      	ldr	r3, [pc, #28]	; (8100eac <homeMotorX+0x6c>)
 8100e90:	681b      	ldr	r3, [r3, #0]
 8100e92:	2200      	movs	r2, #0
 8100e94:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 8100e96:	2301      	movs	r3, #1
}
 8100e98:	4618      	mov	r0, r3
 8100e9a:	bd80      	pop	{r7, pc}
 8100e9c:	1000019c 	.word	0x1000019c
 8100ea0:	100000c0 	.word	0x100000c0
 8100ea4:	100000bc 	.word	0x100000bc
 8100ea8:	100000c8 	.word	0x100000c8
 8100eac:	100001e8 	.word	0x100001e8

08100eb0 <initMotorZ>:
uint8_t i_Z = 0;
uint8_t once_Z = 1;

void initMotorZ()
/* Initialises the necessary timers for motor Z */
{
 8100eb0:	b580      	push	{r7, lr}
 8100eb2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8100eb4:	210c      	movs	r1, #12
 8100eb6:	4804      	ldr	r0, [pc, #16]	; (8100ec8 <initMotorZ+0x18>)
 8100eb8:	f006 f968 	bl	810718c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8100ebc:	213c      	movs	r1, #60	; 0x3c
 8100ebe:	4803      	ldr	r0, [pc, #12]	; (8100ecc <initMotorZ+0x1c>)
 8100ec0:	f006 fb18 	bl	81074f4 <HAL_TIM_Encoder_Start_IT>
}
 8100ec4:	bf00      	nop
 8100ec6:	bd80      	pop	{r7, pc}
 8100ec8:	1000019c 	.word	0x1000019c
 8100ecc:	10000234 	.word	0x10000234

08100ed0 <homeMotorZ>:

uint8_t homeMotorZ()
/* homeMotorZ: Moves the motor to the home position */
{
 8100ed0:	b580      	push	{r7, lr}
 8100ed2:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 115); 	// set PWM of motor
 8100ed4:	4b15      	ldr	r3, [pc, #84]	; (8100f2c <homeMotorZ+0x5c>)
 8100ed6:	681b      	ldr	r3, [r3, #0]
 8100ed8:	2273      	movs	r2, #115	; 0x73
 8100eda:	641a      	str	r2, [r3, #64]	; 0x40

	set_Direction_Z(); 									// counter-clockwise | towards HOME TODO:Change name
 8100edc:	f000 fc04 	bl	81016e8 <set_Direction_Z>
	set_Ready_Z(); 										// enable motor TODO:Change name
 8100ee0:	f000 fc0e 	bl	8101700 <set_Ready_Z>


	while (!get_Homing_Z()) 							// wait until home-switch is hit
 8100ee4:	bf00      	nop
 8100ee6:	f000 fc4d 	bl	8101784 <get_Homing_Z>
 8100eea:	4603      	mov	r3, r0
 8100eec:	2b00      	cmp	r3, #0
 8100eee:	d0fa      	beq.n	8100ee6 <homeMotorZ+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 0); 	// set PWM of motor
 8100ef0:	4b0e      	ldr	r3, [pc, #56]	; (8100f2c <homeMotorZ+0x5c>)
 8100ef2:	681b      	ldr	r3, [r3, #0]
 8100ef4:	2200      	movs	r2, #0
 8100ef6:	641a      	str	r2, [r3, #64]	; 0x40
	reset_Ready_Z(); 									//disable motor
 8100ef8:	f000 fc0e 	bl	8101718 <reset_Ready_Z>
	HAL_Delay(1000);
 8100efc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100f00:	f001 fab2 	bl	8102468 <HAL_Delay>
	/* Initialise variables */
	position_mm_Z = 0.0;
 8100f04:	490a      	ldr	r1, [pc, #40]	; (8100f30 <homeMotorZ+0x60>)
 8100f06:	f04f 0200 	mov.w	r2, #0
 8100f0a:	f04f 0300 	mov.w	r3, #0
 8100f0e:	e9c1 2300 	strd	r2, r3, [r1]
	counterZ = 0;
 8100f12:	4b08      	ldr	r3, [pc, #32]	; (8100f34 <homeMotorZ+0x64>)
 8100f14:	2200      	movs	r2, #0
 8100f16:	601a      	str	r2, [r3, #0]
	i_Z = 0;
 8100f18:	4b07      	ldr	r3, [pc, #28]	; (8100f38 <homeMotorZ+0x68>)
 8100f1a:	2200      	movs	r2, #0
 8100f1c:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim4, 0); 					// reset timer
 8100f1e:	4b07      	ldr	r3, [pc, #28]	; (8100f3c <homeMotorZ+0x6c>)
 8100f20:	681b      	ldr	r3, [r3, #0]
 8100f22:	2200      	movs	r2, #0
 8100f24:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 8100f26:	2301      	movs	r3, #1
}
 8100f28:	4618      	mov	r0, r3
 8100f2a:	bd80      	pop	{r7, pc}
 8100f2c:	1000019c 	.word	0x1000019c
 8100f30:	100000d0 	.word	0x100000d0
 8100f34:	100000cc 	.word	0x100000cc
 8100f38:	100000d8 	.word	0x100000d8
 8100f3c:	10000234 	.word	0x10000234

08100f40 <set_Rotate_Servo>:
/* set_Rotate_Servo: Sets the angle of the servo controlling the end-effector rotator
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 23 degrees
 */
{
 8100f40:	b480      	push	{r7}
 8100f42:	b083      	sub	sp, #12
 8100f44:	af00      	add	r7, sp, #0
 8100f46:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_rotate = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 8100f4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8100f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100f52:	ee17 2a90 	vmov	r2, s15
 8100f56:	4613      	mov	r3, r2
 8100f58:	009b      	lsls	r3, r3, #2
 8100f5a:	4413      	add	r3, r2
 8100f5c:	005b      	lsls	r3, r3, #1
 8100f5e:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8100f62:	4a0d      	ldr	r2, [pc, #52]	; (8100f98 <set_Rotate_Servo+0x58>)
 8100f64:	6013      	str	r3, [r2, #0]
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 8100f66:	4b0c      	ldr	r3, [pc, #48]	; (8100f98 <set_Rotate_Servo+0x58>)
 8100f68:	681b      	ldr	r3, [r3, #0]
 8100f6a:	f64e 2260 	movw	r2, #60000	; 0xea60
 8100f6e:	fb03 f202 	mul.w	r2, r3, r2
 8100f72:	4b0a      	ldr	r3, [pc, #40]	; (8100f9c <set_Rotate_Servo+0x5c>)
 8100f74:	4413      	add	r3, r2
 8100f76:	4a0a      	ldr	r2, [pc, #40]	; (8100fa0 <set_Rotate_Servo+0x60>)
 8100f78:	fba2 2303 	umull	r2, r3, r2, r3
 8100f7c:	0a9b      	lsrs	r3, r3, #10
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
 8100f7e:	4a09      	ldr	r2, [pc, #36]	; (8100fa4 <set_Rotate_Servo+0x64>)
 8100f80:	6013      	str	r3, [r2, #0]
	TIM13->CCR1 = CCR_value_rotate; 								// applying value to TIM
 8100f82:	4a09      	ldr	r2, [pc, #36]	; (8100fa8 <set_Rotate_Servo+0x68>)
 8100f84:	4b07      	ldr	r3, [pc, #28]	; (8100fa4 <set_Rotate_Servo+0x64>)
 8100f86:	681b      	ldr	r3, [r3, #0]
 8100f88:	6353      	str	r3, [r2, #52]	; 0x34
}
 8100f8a:	bf00      	nop
 8100f8c:	370c      	adds	r7, #12
 8100f8e:	46bd      	mov	sp, r7
 8100f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f94:	4770      	bx	lr
 8100f96:	bf00      	nop
 8100f98:	100000dc 	.word	0x100000dc
 8100f9c:	fdc85f80 	.word	0xfdc85f80
 8100fa0:	91a2b3c5 	.word	0x91a2b3c5
 8100fa4:	100000e4 	.word	0x100000e4
 8100fa8:	40001c00 	.word	0x40001c00

08100fac <set_Slide_Servo>:
/* set_Slide_Servo: Sets the angle of the servo controlling the board opening slider
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 25 degrees
 */
{
 8100fac:	b480      	push	{r7}
 8100fae:	b083      	sub	sp, #12
 8100fb0:	af00      	add	r7, sp, #0
 8100fb2:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_slide = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 8100fb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8100fba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100fbe:	ee17 2a90 	vmov	r2, s15
 8100fc2:	4613      	mov	r3, r2
 8100fc4:	009b      	lsls	r3, r3, #2
 8100fc6:	4413      	add	r3, r2
 8100fc8:	005b      	lsls	r3, r3, #1
 8100fca:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8100fce:	4a0d      	ldr	r2, [pc, #52]	; (8101004 <set_Slide_Servo+0x58>)
 8100fd0:	6013      	str	r3, [r2, #0]
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 8100fd2:	4b0c      	ldr	r3, [pc, #48]	; (8101004 <set_Slide_Servo+0x58>)
 8100fd4:	681b      	ldr	r3, [r3, #0]
 8100fd6:	f64e 2260 	movw	r2, #60000	; 0xea60
 8100fda:	fb03 f202 	mul.w	r2, r3, r2
 8100fde:	4b0a      	ldr	r3, [pc, #40]	; (8101008 <set_Slide_Servo+0x5c>)
 8100fe0:	4413      	add	r3, r2
 8100fe2:	4a0a      	ldr	r2, [pc, #40]	; (810100c <set_Slide_Servo+0x60>)
 8100fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8100fe8:	0a9b      	lsrs	r3, r3, #10
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
 8100fea:	4a09      	ldr	r2, [pc, #36]	; (8101010 <set_Slide_Servo+0x64>)
 8100fec:	6013      	str	r3, [r2, #0]
	TIM14->CCR1 = CCR_value_slide; 									// applying value to TIM
 8100fee:	4a09      	ldr	r2, [pc, #36]	; (8101014 <set_Slide_Servo+0x68>)
 8100ff0:	4b07      	ldr	r3, [pc, #28]	; (8101010 <set_Slide_Servo+0x64>)
 8100ff2:	681b      	ldr	r3, [r3, #0]
 8100ff4:	6353      	str	r3, [r2, #52]	; 0x34
}
 8100ff6:	bf00      	nop
 8100ff8:	370c      	adds	r7, #12
 8100ffa:	46bd      	mov	sp, r7
 8100ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101000:	4770      	bx	lr
 8101002:	bf00      	nop
 8101004:	100000e0 	.word	0x100000e0
 8101008:	fdc85f80 	.word	0xfdc85f80
 810100c:	91a2b3c5 	.word	0x91a2b3c5
 8101010:	100000e8 	.word	0x100000e8
 8101014:	40002000 	.word	0x40002000

08101018 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8101018:	b480      	push	{r7}
 810101a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810101c:	f3bf 8f4f 	dsb	sy
}
 8101020:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8101022:	4b06      	ldr	r3, [pc, #24]	; (810103c <__NVIC_SystemReset+0x24>)
 8101024:	68db      	ldr	r3, [r3, #12]
 8101026:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 810102a:	4904      	ldr	r1, [pc, #16]	; (810103c <__NVIC_SystemReset+0x24>)
 810102c:	4b04      	ldr	r3, [pc, #16]	; (8101040 <__NVIC_SystemReset+0x28>)
 810102e:	4313      	orrs	r3, r2
 8101030:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8101032:	f3bf 8f4f 	dsb	sy
}
 8101036:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8101038:	bf00      	nop
 810103a:	e7fd      	b.n	8101038 <__NVIC_SystemReset+0x20>
 810103c:	e000ed00 	.word	0xe000ed00
 8101040:	05fa0004 	.word	0x05fa0004

08101044 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8101044:	b580      	push	{r7, lr}
 8101046:	b08a      	sub	sp, #40	; 0x28
 8101048:	af00      	add	r7, sp, #0

	/* USER CODE END 1 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 810104a:	4b2f      	ldr	r3, [pc, #188]	; (8101108 <main+0xc4>)
 810104c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101050:	4a2d      	ldr	r2, [pc, #180]	; (8101108 <main+0xc4>)
 8101052:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101056:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810105a:	4b2b      	ldr	r3, [pc, #172]	; (8101108 <main+0xc4>)
 810105c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101064:	60fb      	str	r3, [r7, #12]
 8101066:	68fb      	ldr	r3, [r7, #12]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101068:	2001      	movs	r0, #1
 810106a:	f002 fdc3 	bl	8103bf4 <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 810106e:	f003 fc6d 	bl	810494c <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101072:	2201      	movs	r2, #1
 8101074:	2102      	movs	r1, #2
 8101076:	2000      	movs	r0, #0
 8101078:	f003 fbee 	bl	8104858 <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810107c:	4b23      	ldr	r3, [pc, #140]	; (810110c <main+0xc8>)
 810107e:	681b      	ldr	r3, [r3, #0]
 8101080:	091b      	lsrs	r3, r3, #4
 8101082:	f003 030f 	and.w	r3, r3, #15
 8101086:	2b07      	cmp	r3, #7
 8101088:	d108      	bne.n	810109c <main+0x58>
 810108a:	4b21      	ldr	r3, [pc, #132]	; (8101110 <main+0xcc>)
 810108c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101090:	4a1f      	ldr	r2, [pc, #124]	; (8101110 <main+0xcc>)
 8101092:	f043 0301 	orr.w	r3, r3, #1
 8101096:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810109a:	e007      	b.n	81010ac <main+0x68>
 810109c:	4b1c      	ldr	r3, [pc, #112]	; (8101110 <main+0xcc>)
 810109e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81010a2:	4a1b      	ldr	r2, [pc, #108]	; (8101110 <main+0xcc>)
 81010a4:	f043 0301 	orr.w	r3, r3, #1
 81010a8:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 81010ac:	f001 f928 	bl	8102300 <HAL_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialise all configured peripherals */
	MX_GPIO_Init();
 81010b0:	f000 f97a 	bl	81013a8 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 81010b4:	f000 ffa8 	bl	8102008 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_Start_Up();
 81010b8:	f7ff fb32 	bl	8100720 <init_Start_Up>

	uint16_t value_proxy = 0;
 81010bc:	2300      	movs	r3, #0
 81010be:	84fb      	strh	r3, [r7, #38]	; 0x26
	int columnDetected = 0;
 81010c0:	2300      	movs	r3, #0
 81010c2:	623b      	str	r3, [r7, #32]

	VCNL4010 struct_proxy;
	TCS3472 struct_rgb;

	struct_rgb = TCS3472_Create(RGB_ADD, &hi2c1);
 81010c4:	463b      	mov	r3, r7
 81010c6:	4a13      	ldr	r2, [pc, #76]	; (8101114 <main+0xd0>)
 81010c8:	2129      	movs	r1, #41	; 0x29
 81010ca:	4618      	mov	r0, r3
 81010cc:	f7ff fc86 	bl	81009dc <TCS3472_Create>
 81010d0:	f107 0310 	add.w	r3, r7, #16
 81010d4:	463a      	mov	r2, r7
 81010d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 81010da:	e883 0003 	stmia.w	r3, {r0, r1}
	rgb_init(&struct_rgb);
 81010de:	f107 0310 	add.w	r3, r7, #16
 81010e2:	4618      	mov	r0, r3
 81010e4:	f7ff fc94 	bl	8100a10 <rgb_init>
	init_coinDetector();
 81010e8:	f7ff fb98 	bl	810081c <init_coinDetector>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */


		set_Rotate_Servo(ROTATE_NEUTRAL);
 81010ec:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8101118 <main+0xd4>
 81010f0:	f7ff ff26 	bl	8100f40 <set_Rotate_Servo>

		move_to_X_and_Z(X_POS_FLIPPER, Z_POS_FLIPPER_BASE);
		HAL_Delay(500);
		*/

		separate_tokens(&struct_rgb);
 81010f4:	f107 0310 	add.w	r3, r7, #16
 81010f8:	4618      	mov	r0, r3
 81010fa:	f7ff fb5b 	bl	81007b4 <separate_tokens>
		columnDetected = queryLightGate();
 81010fe:	f7ff fbc5 	bl	810088c <queryLightGate>
 8101102:	6238      	str	r0, [r7, #32]
	{
 8101104:	e7f2      	b.n	81010ec <main+0xa8>
 8101106:	bf00      	nop
 8101108:	58024400 	.word	0x58024400
 810110c:	e000ed00 	.word	0xe000ed00
 8101110:	58026400 	.word	0x58026400
 8101114:	10000150 	.word	0x10000150
 8101118:	40a9999a 	.word	0x40a9999a

0810111c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 810111c:	b580      	push	{r7, lr}
 810111e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8101120:	b672      	cpsid	i
}
 8101122:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	reset_Enable_Power();
 8101124:	f000 fb10 	bl	8101748 <reset_Enable_Power>

	send_msg("\rERROR, resetting\n\r");
 8101128:	4802      	ldr	r0, [pc, #8]	; (8101134 <Error_Handler+0x18>)
 810112a:	f001 f8a7 	bl	810227c <send_msg>

	NVIC_SystemReset();
 810112e:	f7ff ff73 	bl	8101018 <__NVIC_SystemReset>
 8101132:	bf00      	nop
 8101134:	08109f08 	.word	0x08109f08

08101138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101138:	b580      	push	{r7, lr}
 810113a:	b082      	sub	sp, #8
 810113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810113e:	4b0d      	ldr	r3, [pc, #52]	; (8101174 <HAL_MspInit+0x3c>)
 8101140:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101144:	4a0b      	ldr	r2, [pc, #44]	; (8101174 <HAL_MspInit+0x3c>)
 8101146:	f043 0302 	orr.w	r3, r3, #2
 810114a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810114e:	4b09      	ldr	r3, [pc, #36]	; (8101174 <HAL_MspInit+0x3c>)
 8101150:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101154:	f003 0302 	and.w	r3, r3, #2
 8101158:	607b      	str	r3, [r7, #4]
 810115a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 810115c:	2200      	movs	r2, #0
 810115e:	2100      	movs	r1, #0
 8101160:	207e      	movs	r0, #126	; 0x7e
 8101162:	f002 fb1c 	bl	810379e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8101166:	207e      	movs	r0, #126	; 0x7e
 8101168:	f002 fb33 	bl	81037d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810116c:	bf00      	nop
 810116e:	3708      	adds	r7, #8
 8101170:	46bd      	mov	sp, r7
 8101172:	bd80      	pop	{r7, pc}
 8101174:	58024400 	.word	0x58024400

08101178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101178:	b480      	push	{r7}
 810117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810117c:	e7fe      	b.n	810117c <NMI_Handler+0x4>

0810117e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810117e:	b480      	push	{r7}
 8101180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101182:	e7fe      	b.n	8101182 <HardFault_Handler+0x4>

08101184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101184:	b480      	push	{r7}
 8101186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101188:	e7fe      	b.n	8101188 <MemManage_Handler+0x4>

0810118a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810118a:	b480      	push	{r7}
 810118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810118e:	e7fe      	b.n	810118e <BusFault_Handler+0x4>

08101190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101190:	b480      	push	{r7}
 8101192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101194:	e7fe      	b.n	8101194 <UsageFault_Handler+0x4>

08101196 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101196:	b480      	push	{r7}
 8101198:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810119a:	bf00      	nop
 810119c:	46bd      	mov	sp, r7
 810119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011a2:	4770      	bx	lr

081011a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81011a4:	b480      	push	{r7}
 81011a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81011a8:	bf00      	nop
 81011aa:	46bd      	mov	sp, r7
 81011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011b0:	4770      	bx	lr

081011b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81011b2:	b480      	push	{r7}
 81011b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81011b6:	bf00      	nop
 81011b8:	46bd      	mov	sp, r7
 81011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011be:	4770      	bx	lr

081011c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81011c0:	b580      	push	{r7, lr}
 81011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81011c4:	f001 f930 	bl	8102428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81011c8:	bf00      	nop
 81011ca:	bd80      	pop	{r7, pc}

081011cc <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 81011cc:	b580      	push	{r7, lr}
 81011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 81011d0:	f002 fd22 	bl	8103c18 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 81011d4:	bf00      	nop
 81011d6:	bd80      	pop	{r7, pc}

081011d8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 81011d8:	b580      	push	{r7, lr}
 81011da:	b08a      	sub	sp, #40	; 0x28
 81011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 81011de:	f107 031c 	add.w	r3, r7, #28
 81011e2:	2200      	movs	r2, #0
 81011e4:	601a      	str	r2, [r3, #0]
 81011e6:	605a      	str	r2, [r3, #4]
 81011e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 81011ea:	463b      	mov	r3, r7
 81011ec:	2200      	movs	r2, #0
 81011ee:	601a      	str	r2, [r3, #0]
 81011f0:	605a      	str	r2, [r3, #4]
 81011f2:	609a      	str	r2, [r3, #8]
 81011f4:	60da      	str	r2, [r3, #12]
 81011f6:	611a      	str	r2, [r3, #16]
 81011f8:	615a      	str	r2, [r3, #20]
 81011fa:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 81011fc:	4b2f      	ldr	r3, [pc, #188]	; (81012bc <MX_ADC1_Init+0xe4>)
 81011fe:	4a30      	ldr	r2, [pc, #192]	; (81012c0 <MX_ADC1_Init+0xe8>)
 8101200:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101202:	4b2e      	ldr	r3, [pc, #184]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101204:	2200      	movs	r2, #0
 8101206:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8101208:	4b2c      	ldr	r3, [pc, #176]	; (81012bc <MX_ADC1_Init+0xe4>)
 810120a:	2208      	movs	r2, #8
 810120c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 810120e:	4b2b      	ldr	r3, [pc, #172]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101210:	2200      	movs	r2, #0
 8101212:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101214:	4b29      	ldr	r3, [pc, #164]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101216:	2204      	movs	r2, #4
 8101218:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 810121a:	4b28      	ldr	r3, [pc, #160]	; (81012bc <MX_ADC1_Init+0xe4>)
 810121c:	2200      	movs	r2, #0
 810121e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8101220:	4b26      	ldr	r3, [pc, #152]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101222:	2200      	movs	r2, #0
 8101224:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8101226:	4b25      	ldr	r3, [pc, #148]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101228:	2201      	movs	r2, #1
 810122a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 810122c:	4b23      	ldr	r3, [pc, #140]	; (81012bc <MX_ADC1_Init+0xe4>)
 810122e:	2200      	movs	r2, #0
 8101230:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8101232:	4b22      	ldr	r3, [pc, #136]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101234:	2200      	movs	r2, #0
 8101236:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8101238:	4b20      	ldr	r3, [pc, #128]	; (81012bc <MX_ADC1_Init+0xe4>)
 810123a:	2200      	movs	r2, #0
 810123c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 810123e:	4b1f      	ldr	r3, [pc, #124]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101240:	2200      	movs	r2, #0
 8101242:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8101244:	4b1d      	ldr	r3, [pc, #116]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101246:	2200      	movs	r2, #0
 8101248:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 810124a:	4b1c      	ldr	r3, [pc, #112]	; (81012bc <MX_ADC1_Init+0xe4>)
 810124c:	2200      	movs	r2, #0
 810124e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8101250:	4b1a      	ldr	r3, [pc, #104]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101252:	2200      	movs	r2, #0
 8101254:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8101258:	4818      	ldr	r0, [pc, #96]	; (81012bc <MX_ADC1_Init+0xe4>)
 810125a:	f001 fac1 	bl	81027e0 <HAL_ADC_Init>
 810125e:	4603      	mov	r3, r0
 8101260:	2b00      	cmp	r3, #0
 8101262:	d001      	beq.n	8101268 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8101264:	f7ff ff5a 	bl	810111c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8101268:	2300      	movs	r3, #0
 810126a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 810126c:	f107 031c 	add.w	r3, r7, #28
 8101270:	4619      	mov	r1, r3
 8101272:	4812      	ldr	r0, [pc, #72]	; (81012bc <MX_ADC1_Init+0xe4>)
 8101274:	f002 f8d6 	bl	8103424 <HAL_ADCEx_MultiModeConfigChannel>
 8101278:	4603      	mov	r3, r0
 810127a:	2b00      	cmp	r3, #0
 810127c:	d001      	beq.n	8101282 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 810127e:	f7ff ff4d 	bl	810111c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8101282:	4b10      	ldr	r3, [pc, #64]	; (81012c4 <MX_ADC1_Init+0xec>)
 8101284:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8101286:	2306      	movs	r3, #6
 8101288:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 810128a:	2300      	movs	r3, #0
 810128c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 810128e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8101292:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8101294:	2304      	movs	r3, #4
 8101296:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8101298:	2300      	movs	r3, #0
 810129a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 810129c:	2300      	movs	r3, #0
 810129e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81012a0:	463b      	mov	r3, r7
 81012a2:	4619      	mov	r1, r3
 81012a4:	4805      	ldr	r0, [pc, #20]	; (81012bc <MX_ADC1_Init+0xe4>)
 81012a6:	f001 fc3d 	bl	8102b24 <HAL_ADC_ConfigChannel>
 81012aa:	4603      	mov	r3, r0
 81012ac:	2b00      	cmp	r3, #0
 81012ae:	d001      	beq.n	81012b4 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 81012b0:	f7ff ff34 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 81012b4:	bf00      	nop
 81012b6:	3728      	adds	r7, #40	; 0x28
 81012b8:	46bd      	mov	sp, r7
 81012ba:	bd80      	pop	{r7, pc}
 81012bc:	100000ec 	.word	0x100000ec
 81012c0:	40022000 	.word	0x40022000
 81012c4:	4b840000 	.word	0x4b840000

081012c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 81012c8:	b580      	push	{r7, lr}
 81012ca:	b0b8      	sub	sp, #224	; 0xe0
 81012cc:	af00      	add	r7, sp, #0
 81012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81012d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81012d4:	2200      	movs	r2, #0
 81012d6:	601a      	str	r2, [r3, #0]
 81012d8:	605a      	str	r2, [r3, #4]
 81012da:	609a      	str	r2, [r3, #8]
 81012dc:	60da      	str	r2, [r3, #12]
 81012de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81012e0:	f107 0310 	add.w	r3, r7, #16
 81012e4:	22bc      	movs	r2, #188	; 0xbc
 81012e6:	2100      	movs	r1, #0
 81012e8:	4618      	mov	r0, r3
 81012ea:	f008 f813 	bl	8109314 <memset>
  if(adcHandle->Instance==ADC1)
 81012ee:	687b      	ldr	r3, [r7, #4]
 81012f0:	681b      	ldr	r3, [r3, #0]
 81012f2:	4a2a      	ldr	r2, [pc, #168]	; (810139c <HAL_ADC_MspInit+0xd4>)
 81012f4:	4293      	cmp	r3, r2
 81012f6:	d14c      	bne.n	8101392 <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81012f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81012fc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81012fe:	2301      	movs	r3, #1
 8101300:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 8101302:	2313      	movs	r3, #19
 8101304:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 128;
 8101306:	2380      	movs	r3, #128	; 0x80
 8101308:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 810130a:	2302      	movs	r3, #2
 810130c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 810130e:	2302      	movs	r3, #2
 8101310:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8101312:	23c0      	movs	r3, #192	; 0xc0
 8101314:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8101316:	2320      	movs	r3, #32
 8101318:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 810131a:	2300      	movs	r3, #0
 810131c:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 810131e:	2300      	movs	r3, #0
 8101320:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101324:	f107 0310 	add.w	r3, r7, #16
 8101328:	4618      	mov	r0, r3
 810132a:	f003 fcf5 	bl	8104d18 <HAL_RCCEx_PeriphCLKConfig>
 810132e:	4603      	mov	r3, r0
 8101330:	2b00      	cmp	r3, #0
 8101332:	d001      	beq.n	8101338 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8101334:	f7ff fef2 	bl	810111c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8101338:	4b19      	ldr	r3, [pc, #100]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 810133a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810133e:	4a18      	ldr	r2, [pc, #96]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 8101340:	f043 0320 	orr.w	r3, r3, #32
 8101344:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101348:	4b15      	ldr	r3, [pc, #84]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 810134a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810134e:	f003 0320 	and.w	r3, r3, #32
 8101352:	60fb      	str	r3, [r7, #12]
 8101354:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101356:	4b12      	ldr	r3, [pc, #72]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 8101358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810135c:	4a10      	ldr	r2, [pc, #64]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 810135e:	f043 0301 	orr.w	r3, r3, #1
 8101362:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101366:	4b0e      	ldr	r3, [pc, #56]	; (81013a0 <HAL_ADC_MspInit+0xd8>)
 8101368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810136c:	f003 0301 	and.w	r3, r3, #1
 8101370:	60bb      	str	r3, [r7, #8]
 8101372:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = Vaccuum_Sensor_Pin;
 8101374:	2310      	movs	r3, #16
 8101376:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810137a:	2303      	movs	r3, #3
 810137c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101380:	2300      	movs	r3, #0
 8101382:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(Vaccuum_Sensor_GPIO_Port, &GPIO_InitStruct);
 8101386:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810138a:	4619      	mov	r1, r3
 810138c:	4805      	ldr	r0, [pc, #20]	; (81013a4 <HAL_ADC_MspInit+0xdc>)
 810138e:	f002 fa4f 	bl	8103830 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8101392:	bf00      	nop
 8101394:	37e0      	adds	r7, #224	; 0xe0
 8101396:	46bd      	mov	sp, r7
 8101398:	bd80      	pop	{r7, pc}
 810139a:	bf00      	nop
 810139c:	40022000 	.word	0x40022000
 81013a0:	58024400 	.word	0x58024400
 81013a4:	58020000 	.word	0x58020000

081013a8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 81013a8:	b580      	push	{r7, lr}
 81013aa:	b08c      	sub	sp, #48	; 0x30
 81013ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81013ae:	f107 031c 	add.w	r3, r7, #28
 81013b2:	2200      	movs	r2, #0
 81013b4:	601a      	str	r2, [r3, #0]
 81013b6:	605a      	str	r2, [r3, #4]
 81013b8:	609a      	str	r2, [r3, #8]
 81013ba:	60da      	str	r2, [r3, #12]
 81013bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81013be:	4bb0      	ldr	r3, [pc, #704]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013c4:	4aae      	ldr	r2, [pc, #696]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013c6:	f043 0310 	orr.w	r3, r3, #16
 81013ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81013ce:	4bac      	ldr	r3, [pc, #688]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013d4:	f003 0310 	and.w	r3, r3, #16
 81013d8:	61bb      	str	r3, [r7, #24]
 81013da:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81013dc:	4ba8      	ldr	r3, [pc, #672]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013e2:	4aa7      	ldr	r2, [pc, #668]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013e4:	f043 0304 	orr.w	r3, r3, #4
 81013e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81013ec:	4ba4      	ldr	r3, [pc, #656]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81013f2:	f003 0304 	and.w	r3, r3, #4
 81013f6:	617b      	str	r3, [r7, #20]
 81013f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 81013fa:	4ba1      	ldr	r3, [pc, #644]	; (8101680 <MX_GPIO_Init+0x2d8>)
 81013fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101400:	4a9f      	ldr	r2, [pc, #636]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101402:	f043 0320 	orr.w	r3, r3, #32
 8101406:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810140a:	4b9d      	ldr	r3, [pc, #628]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810140c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101410:	f003 0320 	and.w	r3, r3, #32
 8101414:	613b      	str	r3, [r7, #16]
 8101416:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101418:	4b99      	ldr	r3, [pc, #612]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810141a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810141e:	4a98      	ldr	r2, [pc, #608]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101420:	f043 0301 	orr.w	r3, r3, #1
 8101424:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101428:	4b95      	ldr	r3, [pc, #596]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810142a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810142e:	f003 0301 	and.w	r3, r3, #1
 8101432:	60fb      	str	r3, [r7, #12]
 8101434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101436:	4b92      	ldr	r3, [pc, #584]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101438:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810143c:	4a90      	ldr	r2, [pc, #576]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810143e:	f043 0302 	orr.w	r3, r3, #2
 8101442:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101446:	4b8e      	ldr	r3, [pc, #568]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810144c:	f003 0302 	and.w	r3, r3, #2
 8101450:	60bb      	str	r3, [r7, #8]
 8101452:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101454:	4b8a      	ldr	r3, [pc, #552]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101456:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810145a:	4a89      	ldr	r2, [pc, #548]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810145c:	f043 0308 	orr.w	r3, r3, #8
 8101460:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101464:	4b86      	ldr	r3, [pc, #536]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810146a:	f003 0308 	and.w	r3, r3, #8
 810146e:	607b      	str	r3, [r7, #4]
 8101470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101472:	4b83      	ldr	r3, [pc, #524]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101478:	4a81      	ldr	r2, [pc, #516]	; (8101680 <MX_GPIO_Init+0x2d8>)
 810147a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810147e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101482:	4b7f      	ldr	r3, [pc, #508]	; (8101680 <MX_GPIO_Init+0x2d8>)
 8101484:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810148c:	603b      	str	r3, [r7, #0]
 810148e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101490:	2200      	movs	r2, #0
 8101492:	2107      	movs	r1, #7
 8101494:	487b      	ldr	r0, [pc, #492]	; (8101684 <MX_GPIO_Init+0x2dc>)
 8101496:	f002 fb93 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 810149a:	2200      	movs	r2, #0
 810149c:	2101      	movs	r1, #1
 810149e:	487a      	ldr	r0, [pc, #488]	; (8101688 <MX_GPIO_Init+0x2e0>)
 81014a0:	f002 fb8e 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 81014a4:	2200      	movs	r2, #0
 81014a6:	f244 0101 	movw	r1, #16385	; 0x4001
 81014aa:	4878      	ldr	r0, [pc, #480]	; (810168c <MX_GPIO_Init+0x2e4>)
 81014ac:	f002 fb88 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Debug_1_Pin
 81014b0:	2200      	movs	r2, #0
 81014b2:	f24c 4178 	movw	r1, #50296	; 0xc478
 81014b6:	4876      	ldr	r0, [pc, #472]	; (8101690 <MX_GPIO_Init+0x2e8>)
 81014b8:	f002 fb82 	bl	8103bc0 <HAL_GPIO_WritePin>
                          |Debug_2_Pin|Debug_3_Pin|Debug_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin, GPIO_PIN_SET);
 81014bc:	2201      	movs	r2, #1
 81014be:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 81014c2:	4874      	ldr	r0, [pc, #464]	; (8101694 <MX_GPIO_Init+0x2ec>)
 81014c4:	f002 fb7c 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 81014c8:	2201      	movs	r2, #1
 81014ca:	2101      	movs	r1, #1
 81014cc:	4870      	ldr	r0, [pc, #448]	; (8101690 <MX_GPIO_Init+0x2e8>)
 81014ce:	f002 fb77 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 81014d2:	2200      	movs	r2, #0
 81014d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81014d8:	486f      	ldr	r0, [pc, #444]	; (8101698 <MX_GPIO_Init+0x2f0>)
 81014da:	f002 fb71 	bl	8103bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin;
 81014de:	2307      	movs	r3, #7
 81014e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81014e2:	2301      	movs	r3, #1
 81014e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014e6:	2300      	movs	r3, #0
 81014e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014ea:	2300      	movs	r3, #0
 81014ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81014ee:	f107 031c 	add.w	r3, r7, #28
 81014f2:	4619      	mov	r1, r3
 81014f4:	4863      	ldr	r0, [pc, #396]	; (8101684 <MX_GPIO_Init+0x2dc>)
 81014f6:	f002 f99b 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|Rotary_Switch_C2_Pin;
 81014fa:	f242 0301 	movw	r3, #8193	; 0x2001
 81014fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101500:	2300      	movs	r3, #0
 8101502:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101504:	2300      	movs	r3, #0
 8101506:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101508:	f107 031c 	add.w	r3, r7, #28
 810150c:	4619      	mov	r1, r3
 810150e:	4861      	ldr	r0, [pc, #388]	; (8101694 <MX_GPIO_Init+0x2ec>)
 8101510:	f002 f98e 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C8_Pin;
 8101514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8101518:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810151a:	2300      	movs	r3, #0
 810151c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810151e:	2300      	movs	r3, #0
 8101520:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C8_GPIO_Port, &GPIO_InitStruct);
 8101522:	f107 031c 	add.w	r3, r7, #28
 8101526:	4619      	mov	r1, r3
 8101528:	485c      	ldr	r0, [pc, #368]	; (810169c <MX_GPIO_Init+0x2f4>)
 810152a:	f002 f981 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ready_Z_Pin;
 810152e:	2301      	movs	r3, #1
 8101530:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101532:	2301      	movs	r3, #1
 8101534:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101536:	2300      	movs	r3, #0
 8101538:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810153a:	2300      	movs	r3, #0
 810153c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Ready_Z_GPIO_Port, &GPIO_InitStruct);
 810153e:	f107 031c 	add.w	r3, r7, #28
 8101542:	4619      	mov	r1, r3
 8101544:	4850      	ldr	r0, [pc, #320]	; (8101688 <MX_GPIO_Init+0x2e0>)
 8101546:	f002 f973 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C1_Pin;
 810154a:	2308      	movs	r3, #8
 810154c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810154e:	2300      	movs	r3, #0
 8101550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101552:	2300      	movs	r3, #0
 8101554:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C1_GPIO_Port, &GPIO_InitStruct);
 8101556:	f107 031c 	add.w	r3, r7, #28
 810155a:	4619      	mov	r1, r3
 810155c:	484a      	ldr	r0, [pc, #296]	; (8101688 <MX_GPIO_Init+0x2e0>)
 810155e:	f002 f967 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8101562:	f244 0301 	movw	r3, #16385	; 0x4001
 8101566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101568:	2301      	movs	r3, #1
 810156a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810156c:	2300      	movs	r3, #0
 810156e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101570:	2300      	movs	r3, #0
 8101572:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101574:	f107 031c 	add.w	r3, r7, #28
 8101578:	4619      	mov	r1, r3
 810157a:	4844      	ldr	r0, [pc, #272]	; (810168c <MX_GPIO_Init+0x2e4>)
 810157c:	f002 f958 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C4_Pin;
 8101580:	2302      	movs	r3, #2
 8101582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101584:	2300      	movs	r3, #0
 8101586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101588:	2300      	movs	r3, #0
 810158a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C4_GPIO_Port, &GPIO_InitStruct);
 810158c:	f107 031c 	add.w	r3, r7, #28
 8101590:	4619      	mov	r1, r3
 8101592:	483e      	ldr	r0, [pc, #248]	; (810168c <MX_GPIO_Init+0x2e4>)
 8101594:	f002 f94c 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Homing_Z_Pin;
 8101598:	2304      	movs	r3, #4
 810159a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 810159c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 81015a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015a2:	2300      	movs	r3, #0
 81015a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Homing_Z_GPIO_Port, &GPIO_InitStruct);
 81015a6:	f107 031c 	add.w	r3, r7, #28
 81015aa:	4619      	mov	r1, r3
 81015ac:	4837      	ldr	r0, [pc, #220]	; (810168c <MX_GPIO_Init+0x2e4>)
 81015ae:	f002 f93f 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pushbutton_Rotary_Switch_Pin;
 81015b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 81015b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 81015b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 81015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015be:	2300      	movs	r3, #0
 81015c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Pushbutton_Rotary_Switch_GPIO_Port, &GPIO_InitStruct);
 81015c2:	f107 031c 	add.w	r3, r7, #28
 81015c6:	4619      	mov	r1, r3
 81015c8:	482e      	ldr	r0, [pc, #184]	; (8101684 <MX_GPIO_Init+0x2dc>)
 81015ca:	f002 f931 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Homing_X_Pin|Endstop_X_Pin|Endstop_Z_Pin;
 81015ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 81015d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81015d4:	2300      	movs	r3, #0
 81015d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d8:	2300      	movs	r3, #0
 81015da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 81015dc:	f107 031c 	add.w	r3, r7, #28
 81015e0:	4619      	mov	r1, r3
 81015e2:	4828      	ldr	r0, [pc, #160]	; (8101684 <MX_GPIO_Init+0x2dc>)
 81015e4:	f002 f924 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Enable_PWR_Pin
 81015e8:	f24c 4379 	movw	r3, #50297	; 0xc479
 81015ec:	61fb      	str	r3, [r7, #28]
                          |Debug_1_Pin|Debug_2_Pin|Debug_3_Pin|Debug_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81015ee:	2301      	movs	r3, #1
 81015f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015f2:	2300      	movs	r3, #0
 81015f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015f6:	2300      	movs	r3, #0
 81015f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81015fa:	f107 031c 	add.w	r3, r7, #28
 81015fe:	4619      	mov	r1, r3
 8101600:	4823      	ldr	r0, [pc, #140]	; (8101690 <MX_GPIO_Init+0x2e8>)
 8101602:	f002 f915 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin;
 8101606:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 810160a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810160c:	2301      	movs	r3, #1
 810160e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101610:	2300      	movs	r3, #0
 8101612:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101614:	2300      	movs	r3, #0
 8101616:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101618:	f107 031c 	add.w	r3, r7, #28
 810161c:	4619      	mov	r1, r3
 810161e:	481d      	ldr	r0, [pc, #116]	; (8101694 <MX_GPIO_Init+0x2ec>)
 8101620:	f002 f906 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Coin_INT_Pin|Prox_INT_Pin;
 8101624:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 810162a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 810162e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101630:	2300      	movs	r3, #0
 8101632:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101634:	f107 031c 	add.w	r3, r7, #28
 8101638:	4619      	mov	r1, r3
 810163a:	4816      	ldr	r0, [pc, #88]	; (8101694 <MX_GPIO_Init+0x2ec>)
 810163c:	f002 f8f8 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Read_EMO_Pin;
 8101640:	2302      	movs	r3, #2
 8101642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101644:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810164a:	2300      	movs	r3, #0
 810164c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Read_EMO_GPIO_Port, &GPIO_InitStruct);
 810164e:	f107 031c 	add.w	r3, r7, #28
 8101652:	4619      	mov	r1, r3
 8101654:	480e      	ldr	r0, [pc, #56]	; (8101690 <MX_GPIO_Init+0x2e8>)
 8101656:	f002 f8eb 	bl	8103830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Direction_X_Pin;
 810165a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810165e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101660:	2301      	movs	r3, #1
 8101662:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101664:	2300      	movs	r3, #0
 8101666:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101668:	2300      	movs	r3, #0
 810166a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Direction_X_GPIO_Port, &GPIO_InitStruct);
 810166c:	f107 031c 	add.w	r3, r7, #28
 8101670:	4619      	mov	r1, r3
 8101672:	4809      	ldr	r0, [pc, #36]	; (8101698 <MX_GPIO_Init+0x2f0>)
 8101674:	f002 f8dc 	bl	8103830 <HAL_GPIO_Init>

}
 8101678:	bf00      	nop
 810167a:	3730      	adds	r7, #48	; 0x30
 810167c:	46bd      	mov	sp, r7
 810167e:	bd80      	pop	{r7, pc}
 8101680:	58024400 	.word	0x58024400
 8101684:	58021000 	.word	0x58021000
 8101688:	58020000 	.word	0x58020000
 810168c:	58020400 	.word	0x58020400
 8101690:	58020c00 	.word	0x58020c00
 8101694:	58020800 	.word	0x58020800
 8101698:	58021800 	.word	0x58021800
 810169c:	58021400 	.word	0x58021400

081016a0 <set_Direction_X>:
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_RESET);
}



void set_Direction_X(void){
 81016a0:	b580      	push	{r7, lr}
 81016a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_SET);
 81016a4:	2201      	movs	r2, #1
 81016a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81016aa:	4802      	ldr	r0, [pc, #8]	; (81016b4 <set_Direction_X+0x14>)
 81016ac:	f002 fa88 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 81016b0:	bf00      	nop
 81016b2:	bd80      	pop	{r7, pc}
 81016b4:	58021800 	.word	0x58021800

081016b8 <set_Ready_X>:
void reset_Direction_X(void){
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
}

void set_Ready_X(void){
 81016b8:	b580      	push	{r7, lr}
 81016ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_SET);
 81016bc:	2201      	movs	r2, #1
 81016be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81016c2:	4802      	ldr	r0, [pc, #8]	; (81016cc <set_Ready_X+0x14>)
 81016c4:	f002 fa7c 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 81016c8:	bf00      	nop
 81016ca:	bd80      	pop	{r7, pc}
 81016cc:	58020c00 	.word	0x58020c00

081016d0 <reset_Ready_X>:
void reset_Ready_X(void){
 81016d0:	b580      	push	{r7, lr}
 81016d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_RESET);
 81016d4:	2200      	movs	r2, #0
 81016d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81016da:	4802      	ldr	r0, [pc, #8]	; (81016e4 <reset_Ready_X+0x14>)
 81016dc:	f002 fa70 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 81016e0:	bf00      	nop
 81016e2:	bd80      	pop	{r7, pc}
 81016e4:	58020c00 	.word	0x58020c00

081016e8 <set_Direction_Z>:
	HAL_GPIO_WritePin(DigiIN_OUT_X_GPIO_Port, DigiIN_OUT_X_Pin, GPIO_PIN_RESET);
}



void set_Direction_Z(void){
 81016e8:	b580      	push	{r7, lr}
 81016ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_SET);
 81016ec:	2201      	movs	r2, #1
 81016ee:	2101      	movs	r1, #1
 81016f0:	4802      	ldr	r0, [pc, #8]	; (81016fc <set_Direction_Z+0x14>)
 81016f2:	f002 fa65 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 81016f6:	bf00      	nop
 81016f8:	bd80      	pop	{r7, pc}
 81016fa:	bf00      	nop
 81016fc:	58021000 	.word	0x58021000

08101700 <set_Ready_Z>:
void reset_Direction_Z(void){
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_RESET);
}

void set_Ready_Z(void){
 8101700:	b580      	push	{r7, lr}
 8101702:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_SET);
 8101704:	2201      	movs	r2, #1
 8101706:	2101      	movs	r1, #1
 8101708:	4802      	ldr	r0, [pc, #8]	; (8101714 <set_Ready_Z+0x14>)
 810170a:	f002 fa59 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 810170e:	bf00      	nop
 8101710:	bd80      	pop	{r7, pc}
 8101712:	bf00      	nop
 8101714:	58020000 	.word	0x58020000

08101718 <reset_Ready_Z>:
void reset_Ready_Z(void){
 8101718:	b580      	push	{r7, lr}
 810171a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 810171c:	2200      	movs	r2, #0
 810171e:	2101      	movs	r1, #1
 8101720:	4802      	ldr	r0, [pc, #8]	; (810172c <reset_Ready_Z+0x14>)
 8101722:	f002 fa4d 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 8101726:	bf00      	nop
 8101728:	bd80      	pop	{r7, pc}
 810172a:	bf00      	nop
 810172c:	58020000 	.word	0x58020000

08101730 <set_Enable_Power>:
	HAL_GPIO_WritePin(DigiIN_OUT_Z_GPIO_Port, DigiIN_OUT_Z_Pin, GPIO_PIN_RESET);
}



void set_Enable_Power(void){
 8101730:	b580      	push	{r7, lr}
 8101732:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_RESET);
 8101734:	2200      	movs	r2, #0
 8101736:	2101      	movs	r1, #1
 8101738:	4802      	ldr	r0, [pc, #8]	; (8101744 <set_Enable_Power+0x14>)
 810173a:	f002 fa41 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 810173e:	bf00      	nop
 8101740:	bd80      	pop	{r7, pc}
 8101742:	bf00      	nop
 8101744:	58020c00 	.word	0x58020c00

08101748 <reset_Enable_Power>:
void reset_Enable_Power(void){
 8101748:	b580      	push	{r7, lr}
 810174a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 810174c:	2201      	movs	r2, #1
 810174e:	2101      	movs	r1, #1
 8101750:	4802      	ldr	r0, [pc, #8]	; (810175c <reset_Enable_Power+0x14>)
 8101752:	f002 fa35 	bl	8103bc0 <HAL_GPIO_WritePin>
}
 8101756:	bf00      	nop
 8101758:	bd80      	pop	{r7, pc}
 810175a:	bf00      	nop
 810175c:	58020c00 	.word	0x58020c00

08101760 <get_Homing_X>:

int get_Homing_X(void){
 8101760:	b580      	push	{r7, lr}
 8101762:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_X_GPIO_Port, Homing_X_Pin) == GPIO_PIN_RESET;
 8101764:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101768:	4805      	ldr	r0, [pc, #20]	; (8101780 <get_Homing_X+0x20>)
 810176a:	f002 fa11 	bl	8103b90 <HAL_GPIO_ReadPin>
 810176e:	4603      	mov	r3, r0
 8101770:	2b00      	cmp	r3, #0
 8101772:	bf0c      	ite	eq
 8101774:	2301      	moveq	r3, #1
 8101776:	2300      	movne	r3, #0
 8101778:	b2db      	uxtb	r3, r3
}
 810177a:	4618      	mov	r0, r3
 810177c:	bd80      	pop	{r7, pc}
 810177e:	bf00      	nop
 8101780:	58021000 	.word	0x58021000

08101784 <get_Homing_Z>:
int get_Homing_Z(void){
 8101784:	b580      	push	{r7, lr}
 8101786:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_Z_GPIO_Port, Homing_Z_Pin) == GPIO_PIN_RESET;
 8101788:	2104      	movs	r1, #4
 810178a:	4805      	ldr	r0, [pc, #20]	; (81017a0 <get_Homing_Z+0x1c>)
 810178c:	f002 fa00 	bl	8103b90 <HAL_GPIO_ReadPin>
 8101790:	4603      	mov	r3, r0
 8101792:	2b00      	cmp	r3, #0
 8101794:	bf0c      	ite	eq
 8101796:	2301      	moveq	r3, #1
 8101798:	2300      	movne	r3, #0
 810179a:	b2db      	uxtb	r3, r3
}
 810179c:	4618      	mov	r0, r3
 810179e:	bd80      	pop	{r7, pc}
 81017a0:	58020400 	.word	0x58020400

081017a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 81017a4:	b580      	push	{r7, lr}
 81017a6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 81017a8:	4b1b      	ldr	r3, [pc, #108]	; (8101818 <MX_I2C1_Init+0x74>)
 81017aa:	4a1c      	ldr	r2, [pc, #112]	; (810181c <MX_I2C1_Init+0x78>)
 81017ac:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 81017ae:	4b1a      	ldr	r3, [pc, #104]	; (8101818 <MX_I2C1_Init+0x74>)
 81017b0:	4a1b      	ldr	r2, [pc, #108]	; (8101820 <MX_I2C1_Init+0x7c>)
 81017b2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 81017b4:	4b18      	ldr	r3, [pc, #96]	; (8101818 <MX_I2C1_Init+0x74>)
 81017b6:	2200      	movs	r2, #0
 81017b8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 81017ba:	4b17      	ldr	r3, [pc, #92]	; (8101818 <MX_I2C1_Init+0x74>)
 81017bc:	2201      	movs	r2, #1
 81017be:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81017c0:	4b15      	ldr	r3, [pc, #84]	; (8101818 <MX_I2C1_Init+0x74>)
 81017c2:	2200      	movs	r2, #0
 81017c4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 81017c6:	4b14      	ldr	r3, [pc, #80]	; (8101818 <MX_I2C1_Init+0x74>)
 81017c8:	2200      	movs	r2, #0
 81017ca:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81017cc:	4b12      	ldr	r3, [pc, #72]	; (8101818 <MX_I2C1_Init+0x74>)
 81017ce:	2200      	movs	r2, #0
 81017d0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81017d2:	4b11      	ldr	r3, [pc, #68]	; (8101818 <MX_I2C1_Init+0x74>)
 81017d4:	2200      	movs	r2, #0
 81017d6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81017d8:	4b0f      	ldr	r3, [pc, #60]	; (8101818 <MX_I2C1_Init+0x74>)
 81017da:	2200      	movs	r2, #0
 81017dc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 81017de:	480e      	ldr	r0, [pc, #56]	; (8101818 <MX_I2C1_Init+0x74>)
 81017e0:	f002 fa3e 	bl	8103c60 <HAL_I2C_Init>
 81017e4:	4603      	mov	r3, r0
 81017e6:	2b00      	cmp	r3, #0
 81017e8:	d001      	beq.n	81017ee <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 81017ea:	f7ff fc97 	bl	810111c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81017ee:	2100      	movs	r1, #0
 81017f0:	4809      	ldr	r0, [pc, #36]	; (8101818 <MX_I2C1_Init+0x74>)
 81017f2:	f002 ff99 	bl	8104728 <HAL_I2CEx_ConfigAnalogFilter>
 81017f6:	4603      	mov	r3, r0
 81017f8:	2b00      	cmp	r3, #0
 81017fa:	d001      	beq.n	8101800 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 81017fc:	f7ff fc8e 	bl	810111c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8101800:	2100      	movs	r1, #0
 8101802:	4805      	ldr	r0, [pc, #20]	; (8101818 <MX_I2C1_Init+0x74>)
 8101804:	f002 ffdb 	bl	81047be <HAL_I2CEx_ConfigDigitalFilter>
 8101808:	4603      	mov	r3, r0
 810180a:	2b00      	cmp	r3, #0
 810180c:	d001      	beq.n	8101812 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 810180e:	f7ff fc85 	bl	810111c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8101812:	bf00      	nop
 8101814:	bd80      	pop	{r7, pc}
 8101816:	bf00      	nop
 8101818:	10000150 	.word	0x10000150
 810181c:	40005400 	.word	0x40005400
 8101820:	307075b1 	.word	0x307075b1

08101824 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle)
{
 8101824:	b580      	push	{r7, lr}
 8101826:	b0b8      	sub	sp, #224	; 0xe0
 8101828:	af00      	add	r7, sp, #0
 810182a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct =
 810182c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101830:	2200      	movs	r2, #0
 8101832:	601a      	str	r2, [r3, #0]
 8101834:	605a      	str	r2, [r3, #4]
 8101836:	609a      	str	r2, [r3, #8]
 8101838:	60da      	str	r2, [r3, #12]
 810183a:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 810183c:	f107 0310 	add.w	r3, r7, #16
 8101840:	22bc      	movs	r2, #188	; 0xbc
 8101842:	2100      	movs	r1, #0
 8101844:	4618      	mov	r0, r3
 8101846:	f007 fd65 	bl	8109314 <memset>
	{ 0 };
	if (i2cHandle->Instance == I2C1)
 810184a:	687b      	ldr	r3, [r7, #4]
 810184c:	681b      	ldr	r3, [r3, #0]
 810184e:	4a25      	ldr	r2, [pc, #148]	; (81018e4 <HAL_I2C_MspInit+0xc0>)
 8101850:	4293      	cmp	r3, r2
 8101852:	d142      	bne.n	81018da <HAL_I2C_MspInit+0xb6>

		/* USER CODE END I2C1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8101854:	2308      	movs	r3, #8
 8101856:	613b      	str	r3, [r7, #16]
		PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8101858:	2300      	movs	r3, #0
 810185a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810185e:	f107 0310 	add.w	r3, r7, #16
 8101862:	4618      	mov	r0, r3
 8101864:	f003 fa58 	bl	8104d18 <HAL_RCCEx_PeriphCLKConfig>
 8101868:	4603      	mov	r3, r0
 810186a:	2b00      	cmp	r3, #0
 810186c:	d001      	beq.n	8101872 <HAL_I2C_MspInit+0x4e>
		{
			Error_Handler();
 810186e:	f7ff fc55 	bl	810111c <Error_Handler>
		}

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8101872:	4b1d      	ldr	r3, [pc, #116]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 8101874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101878:	4a1b      	ldr	r2, [pc, #108]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 810187a:	f043 0302 	orr.w	r3, r3, #2
 810187e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101882:	4b19      	ldr	r3, [pc, #100]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 8101884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101888:	f003 0302 	and.w	r3, r3, #2
 810188c:	60fb      	str	r3, [r7, #12]
 810188e:	68fb      	ldr	r3, [r7, #12]
		/**I2C1 GPIO Configuration
		 PB8     ------> I2C1_SCL
		 PB9     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8101890:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101894:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8101898:	2312      	movs	r3, #18
 810189a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 810189e:	2300      	movs	r3, #0
 81018a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81018a4:	2300      	movs	r3, #0
 81018a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 81018aa:	2304      	movs	r3, #4
 81018ac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81018b0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81018b4:	4619      	mov	r1, r3
 81018b6:	480d      	ldr	r0, [pc, #52]	; (81018ec <HAL_I2C_MspInit+0xc8>)
 81018b8:	f001 ffba 	bl	8103830 <HAL_GPIO_Init>

		/* I2C1 clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 81018bc:	4b0a      	ldr	r3, [pc, #40]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 81018be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81018c2:	4a09      	ldr	r2, [pc, #36]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 81018c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81018c8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81018cc:	4b06      	ldr	r3, [pc, #24]	; (81018e8 <HAL_I2C_MspInit+0xc4>)
 81018ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81018d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81018d6:	60bb      	str	r3, [r7, #8]
 81018d8:	68bb      	ldr	r3, [r7, #8]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 81018da:	bf00      	nop
 81018dc:	37e0      	adds	r7, #224	; 0xe0
 81018de:	46bd      	mov	sp, r7
 81018e0:	bd80      	pop	{r7, pc}
 81018e2:	bf00      	nop
 81018e4:	40005400 	.word	0x40005400
 81018e8:	58024400 	.word	0x58024400
 81018ec:	58020400 	.word	0x58020400

081018f0 <i2c_Transmit>:
@param[5] pData: Pointer to the data buffer containing the data to be transmitted.
@param[6] pData_size: Size of the data buffer in bytes.

@retval HAL_StatusTypeDef: HAL status enumeration value.
 */
{
 81018f0:	b590      	push	{r4, r7, lr}
 81018f2:	b089      	sub	sp, #36	; 0x24
 81018f4:	af04      	add	r7, sp, #16
 81018f6:	6078      	str	r0, [r7, #4]
 81018f8:	4608      	mov	r0, r1
 81018fa:	4611      	mov	r1, r2
 81018fc:	461a      	mov	r2, r3
 81018fe:	4603      	mov	r3, r0
 8101900:	70fb      	strb	r3, [r7, #3]
 8101902:	460b      	mov	r3, r1
 8101904:	70bb      	strb	r3, [r7, #2]
 8101906:	4613      	mov	r3, r2
 8101908:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef retFunc;
	uint8_t write_addr = DevAddress << 1;
 810190a:	78fb      	ldrb	r3, [r7, #3]
 810190c:	005b      	lsls	r3, r3, #1
 810190e:	73fb      	strb	r3, [r7, #15]
	retFunc = HAL_I2C_Mem_Write(bus, write_addr, MemAddress, MemAddSize, pData,
 8101910:	7bfb      	ldrb	r3, [r7, #15]
 8101912:	b299      	uxth	r1, r3
 8101914:	78bb      	ldrb	r3, [r7, #2]
 8101916:	b29a      	uxth	r2, r3
 8101918:	787b      	ldrb	r3, [r7, #1]
 810191a:	b298      	uxth	r0, r3
 810191c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8101920:	b29b      	uxth	r3, r3
 8101922:	2432      	movs	r4, #50	; 0x32
 8101924:	9402      	str	r4, [sp, #8]
 8101926:	9301      	str	r3, [sp, #4]
 8101928:	6a3b      	ldr	r3, [r7, #32]
 810192a:	9300      	str	r3, [sp, #0]
 810192c:	4603      	mov	r3, r0
 810192e:	6878      	ldr	r0, [r7, #4]
 8101930:	f002 fa26 	bl	8103d80 <HAL_I2C_Mem_Write>
 8101934:	4603      	mov	r3, r0
 8101936:	73bb      	strb	r3, [r7, #14]
			pData_size, TIME_OUT);
	return retFunc;
 8101938:	7bbb      	ldrb	r3, [r7, #14]
}
 810193a:	4618      	mov	r0, r3
 810193c:	3714      	adds	r7, #20
 810193e:	46bd      	mov	sp, r7
 8101940:	bd90      	pop	{r4, r7, pc}

08101942 <i2c_Receive>:
@param[5] pData: Pointer to the data buffer to store the received data.
@param[6] pData_size: Size of the data buffer in bytes.

@retval HAL_StatusTypeDef: HAL status enumeration value.
 */
{
 8101942:	b590      	push	{r4, r7, lr}
 8101944:	b089      	sub	sp, #36	; 0x24
 8101946:	af04      	add	r7, sp, #16
 8101948:	6078      	str	r0, [r7, #4]
 810194a:	4608      	mov	r0, r1
 810194c:	4611      	mov	r1, r2
 810194e:	461a      	mov	r2, r3
 8101950:	4603      	mov	r3, r0
 8101952:	70fb      	strb	r3, [r7, #3]
 8101954:	460b      	mov	r3, r1
 8101956:	70bb      	strb	r3, [r7, #2]
 8101958:	4613      	mov	r3, r2
 810195a:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef retFunc;
	uint8_t read_addr = (DevAddress << 1) | 0x01;
 810195c:	78fb      	ldrb	r3, [r7, #3]
 810195e:	005b      	lsls	r3, r3, #1
 8101960:	b25b      	sxtb	r3, r3
 8101962:	f043 0301 	orr.w	r3, r3, #1
 8101966:	b25b      	sxtb	r3, r3
 8101968:	73fb      	strb	r3, [r7, #15]
	retFunc = HAL_I2C_Mem_Read(bus, read_addr, MemAddress, MemAddSize, pData,
 810196a:	7bfb      	ldrb	r3, [r7, #15]
 810196c:	b299      	uxth	r1, r3
 810196e:	78bb      	ldrb	r3, [r7, #2]
 8101970:	b29a      	uxth	r2, r3
 8101972:	787b      	ldrb	r3, [r7, #1]
 8101974:	b298      	uxth	r0, r3
 8101976:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 810197a:	b29b      	uxth	r3, r3
 810197c:	2432      	movs	r4, #50	; 0x32
 810197e:	9402      	str	r4, [sp, #8]
 8101980:	9301      	str	r3, [sp, #4]
 8101982:	6a3b      	ldr	r3, [r7, #32]
 8101984:	9300      	str	r3, [sp, #0]
 8101986:	4603      	mov	r3, r0
 8101988:	6878      	ldr	r0, [r7, #4]
 810198a:	f002 fb0d 	bl	8103fa8 <HAL_I2C_Mem_Read>
 810198e:	4603      	mov	r3, r0
 8101990:	73bb      	strb	r3, [r7, #14]
			pData_size, TIME_OUT);
	return retFunc;
 8101992:	7bbb      	ldrb	r3, [r7, #14]
}
 8101994:	4618      	mov	r0, r3
 8101996:	3714      	adds	r7, #20
 8101998:	46bd      	mov	sp, r7
 810199a:	bd90      	pop	{r4, r7, pc}

0810199c <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 810199c:	b580      	push	{r7, lr}
 810199e:	b08a      	sub	sp, #40	; 0x28
 81019a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81019a2:	f107 031c 	add.w	r3, r7, #28
 81019a6:	2200      	movs	r2, #0
 81019a8:	601a      	str	r2, [r3, #0]
 81019aa:	605a      	str	r2, [r3, #4]
 81019ac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81019ae:	463b      	mov	r3, r7
 81019b0:	2200      	movs	r2, #0
 81019b2:	601a      	str	r2, [r3, #0]
 81019b4:	605a      	str	r2, [r3, #4]
 81019b6:	609a      	str	r2, [r3, #8]
 81019b8:	60da      	str	r2, [r3, #12]
 81019ba:	611a      	str	r2, [r3, #16]
 81019bc:	615a      	str	r2, [r3, #20]
 81019be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 81019c0:	4b27      	ldr	r3, [pc, #156]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 81019c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 81019c8:	4b25      	ldr	r3, [pc, #148]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019ca:	222f      	movs	r2, #47	; 0x2f
 81019cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 81019ce:	4b24      	ldr	r3, [pc, #144]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019d0:	2200      	movs	r2, #0
 81019d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 81019d4:	4b22      	ldr	r3, [pc, #136]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 81019da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81019dc:	4b20      	ldr	r3, [pc, #128]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019de:	2200      	movs	r2, #0
 81019e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81019e2:	4b1f      	ldr	r3, [pc, #124]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019e4:	2200      	movs	r2, #0
 81019e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 81019e8:	481d      	ldr	r0, [pc, #116]	; (8101a60 <MX_TIM2_Init+0xc4>)
 81019ea:	f005 fb78 	bl	81070de <HAL_TIM_PWM_Init>
 81019ee:	4603      	mov	r3, r0
 81019f0:	2b00      	cmp	r3, #0
 81019f2:	d001      	beq.n	81019f8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 81019f4:	f7ff fb92 	bl	810111c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 81019f8:	2300      	movs	r3, #0
 81019fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81019fc:	2300      	movs	r3, #0
 81019fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8101a00:	f107 031c 	add.w	r3, r7, #28
 8101a04:	4619      	mov	r1, r3
 8101a06:	4816      	ldr	r0, [pc, #88]	; (8101a60 <MX_TIM2_Init+0xc4>)
 8101a08:	f006 facc 	bl	8107fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8101a0c:	4603      	mov	r3, r0
 8101a0e:	2b00      	cmp	r3, #0
 8101a10:	d001      	beq.n	8101a16 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8101a12:	f7ff fb83 	bl	810111c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101a16:	2360      	movs	r3, #96	; 0x60
 8101a18:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8101a1a:	2300      	movs	r3, #0
 8101a1c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101a1e:	2300      	movs	r3, #0
 8101a20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101a22:	2300      	movs	r3, #0
 8101a24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8101a26:	463b      	mov	r3, r7
 8101a28:	2208      	movs	r2, #8
 8101a2a:	4619      	mov	r1, r3
 8101a2c:	480c      	ldr	r0, [pc, #48]	; (8101a60 <MX_TIM2_Init+0xc4>)
 8101a2e:	f005 fe0f 	bl	8107650 <HAL_TIM_PWM_ConfigChannel>
 8101a32:	4603      	mov	r3, r0
 8101a34:	2b00      	cmp	r3, #0
 8101a36:	d001      	beq.n	8101a3c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8101a38:	f7ff fb70 	bl	810111c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8101a3c:	463b      	mov	r3, r7
 8101a3e:	220c      	movs	r2, #12
 8101a40:	4619      	mov	r1, r3
 8101a42:	4807      	ldr	r0, [pc, #28]	; (8101a60 <MX_TIM2_Init+0xc4>)
 8101a44:	f005 fe04 	bl	8107650 <HAL_TIM_PWM_ConfigChannel>
 8101a48:	4603      	mov	r3, r0
 8101a4a:	2b00      	cmp	r3, #0
 8101a4c:	d001      	beq.n	8101a52 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8101a4e:	f7ff fb65 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8101a52:	4803      	ldr	r0, [pc, #12]	; (8101a60 <MX_TIM2_Init+0xc4>)
 8101a54:	f000 fa4c 	bl	8101ef0 <HAL_TIM_MspPostInit>

}
 8101a58:	bf00      	nop
 8101a5a:	3728      	adds	r7, #40	; 0x28
 8101a5c:	46bd      	mov	sp, r7
 8101a5e:	bd80      	pop	{r7, pc}
 8101a60:	1000019c 	.word	0x1000019c

08101a64 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8101a64:	b580      	push	{r7, lr}
 8101a66:	b08c      	sub	sp, #48	; 0x30
 8101a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101a6a:	f107 030c 	add.w	r3, r7, #12
 8101a6e:	2224      	movs	r2, #36	; 0x24
 8101a70:	2100      	movs	r1, #0
 8101a72:	4618      	mov	r0, r3
 8101a74:	f007 fc4e 	bl	8109314 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101a78:	463b      	mov	r3, r7
 8101a7a:	2200      	movs	r2, #0
 8101a7c:	601a      	str	r2, [r3, #0]
 8101a7e:	605a      	str	r2, [r3, #4]
 8101a80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8101a82:	4b21      	ldr	r3, [pc, #132]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101a84:	4a21      	ldr	r2, [pc, #132]	; (8101b0c <MX_TIM3_Init+0xa8>)
 8101a86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8101a88:	4b1f      	ldr	r3, [pc, #124]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101a8a:	2200      	movs	r2, #0
 8101a8c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101a8e:	4b1e      	ldr	r3, [pc, #120]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101a90:	2200      	movs	r2, #0
 8101a92:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8101a94:	4b1c      	ldr	r3, [pc, #112]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101a96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101a9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101a9c:	4b1a      	ldr	r3, [pc, #104]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101a9e:	2200      	movs	r2, #0
 8101aa0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101aa2:	4b19      	ldr	r3, [pc, #100]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101aa4:	2200      	movs	r2, #0
 8101aa6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101aa8:	2301      	movs	r3, #1
 8101aaa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101aac:	2300      	movs	r3, #0
 8101aae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101ab0:	2301      	movs	r3, #1
 8101ab2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101ab4:	2300      	movs	r3, #0
 8101ab6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101ab8:	2300      	movs	r3, #0
 8101aba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101abc:	2302      	movs	r3, #2
 8101abe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101ac0:	2301      	movs	r3, #1
 8101ac2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101ac4:	2300      	movs	r3, #0
 8101ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101ac8:	2300      	movs	r3, #0
 8101aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8101acc:	f107 030c 	add.w	r3, r7, #12
 8101ad0:	4619      	mov	r1, r3
 8101ad2:	480d      	ldr	r0, [pc, #52]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101ad4:	f005 fc68 	bl	81073a8 <HAL_TIM_Encoder_Init>
 8101ad8:	4603      	mov	r3, r0
 8101ada:	2b00      	cmp	r3, #0
 8101adc:	d001      	beq.n	8101ae2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8101ade:	f7ff fb1d 	bl	810111c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101ae2:	2300      	movs	r3, #0
 8101ae4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101ae6:	2300      	movs	r3, #0
 8101ae8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8101aea:	463b      	mov	r3, r7
 8101aec:	4619      	mov	r1, r3
 8101aee:	4806      	ldr	r0, [pc, #24]	; (8101b08 <MX_TIM3_Init+0xa4>)
 8101af0:	f006 fa58 	bl	8107fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8101af4:	4603      	mov	r3, r0
 8101af6:	2b00      	cmp	r3, #0
 8101af8:	d001      	beq.n	8101afe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8101afa:	f7ff fb0f 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8101afe:	bf00      	nop
 8101b00:	3730      	adds	r7, #48	; 0x30
 8101b02:	46bd      	mov	sp, r7
 8101b04:	bd80      	pop	{r7, pc}
 8101b06:	bf00      	nop
 8101b08:	100001e8 	.word	0x100001e8
 8101b0c:	40000400 	.word	0x40000400

08101b10 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8101b10:	b580      	push	{r7, lr}
 8101b12:	b08c      	sub	sp, #48	; 0x30
 8101b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101b16:	f107 030c 	add.w	r3, r7, #12
 8101b1a:	2224      	movs	r2, #36	; 0x24
 8101b1c:	2100      	movs	r1, #0
 8101b1e:	4618      	mov	r0, r3
 8101b20:	f007 fbf8 	bl	8109314 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101b24:	463b      	mov	r3, r7
 8101b26:	2200      	movs	r2, #0
 8101b28:	601a      	str	r2, [r3, #0]
 8101b2a:	605a      	str	r2, [r3, #4]
 8101b2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8101b2e:	4b21      	ldr	r3, [pc, #132]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b30:	4a21      	ldr	r2, [pc, #132]	; (8101bb8 <MX_TIM4_Init+0xa8>)
 8101b32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8101b34:	4b1f      	ldr	r3, [pc, #124]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b36:	2200      	movs	r2, #0
 8101b38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101b3a:	4b1e      	ldr	r3, [pc, #120]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b3c:	2200      	movs	r2, #0
 8101b3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8101b40:	4b1c      	ldr	r3, [pc, #112]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101b46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101b48:	4b1a      	ldr	r3, [pc, #104]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b4a:	2200      	movs	r2, #0
 8101b4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101b4e:	4b19      	ldr	r3, [pc, #100]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b50:	2200      	movs	r2, #0
 8101b52:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101b54:	2301      	movs	r3, #1
 8101b56:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101b58:	2300      	movs	r3, #0
 8101b5a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101b5c:	2301      	movs	r3, #1
 8101b5e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101b60:	2300      	movs	r3, #0
 8101b62:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101b64:	2300      	movs	r3, #0
 8101b66:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101b68:	2302      	movs	r3, #2
 8101b6a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101b6c:	2301      	movs	r3, #1
 8101b6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101b70:	2300      	movs	r3, #0
 8101b72:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101b74:	2300      	movs	r3, #0
 8101b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8101b78:	f107 030c 	add.w	r3, r7, #12
 8101b7c:	4619      	mov	r1, r3
 8101b7e:	480d      	ldr	r0, [pc, #52]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b80:	f005 fc12 	bl	81073a8 <HAL_TIM_Encoder_Init>
 8101b84:	4603      	mov	r3, r0
 8101b86:	2b00      	cmp	r3, #0
 8101b88:	d001      	beq.n	8101b8e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8101b8a:	f7ff fac7 	bl	810111c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101b8e:	2300      	movs	r3, #0
 8101b90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101b92:	2300      	movs	r3, #0
 8101b94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8101b96:	463b      	mov	r3, r7
 8101b98:	4619      	mov	r1, r3
 8101b9a:	4806      	ldr	r0, [pc, #24]	; (8101bb4 <MX_TIM4_Init+0xa4>)
 8101b9c:	f006 fa02 	bl	8107fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8101ba0:	4603      	mov	r3, r0
 8101ba2:	2b00      	cmp	r3, #0
 8101ba4:	d001      	beq.n	8101baa <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8101ba6:	f7ff fab9 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8101baa:	bf00      	nop
 8101bac:	3730      	adds	r7, #48	; 0x30
 8101bae:	46bd      	mov	sp, r7
 8101bb0:	bd80      	pop	{r7, pc}
 8101bb2:	bf00      	nop
 8101bb4:	10000234 	.word	0x10000234
 8101bb8:	40000800 	.word	0x40000800

08101bbc <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8101bbc:	b580      	push	{r7, lr}
 8101bbe:	b088      	sub	sp, #32
 8101bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101bc2:	1d3b      	adds	r3, r7, #4
 8101bc4:	2200      	movs	r2, #0
 8101bc6:	601a      	str	r2, [r3, #0]
 8101bc8:	605a      	str	r2, [r3, #4]
 8101bca:	609a      	str	r2, [r3, #8]
 8101bcc:	60da      	str	r2, [r3, #12]
 8101bce:	611a      	str	r2, [r3, #16]
 8101bd0:	615a      	str	r2, [r3, #20]
 8101bd2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8101bd4:	4b1e      	ldr	r3, [pc, #120]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101bd6:	4a1f      	ldr	r2, [pc, #124]	; (8101c54 <MX_TIM13_Init+0x98>)
 8101bd8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 80-1;
 8101bda:	4b1d      	ldr	r3, [pc, #116]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101bdc:	224f      	movs	r2, #79	; 0x4f
 8101bde:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101be0:	4b1b      	ldr	r3, [pc, #108]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101be2:	2200      	movs	r2, #0
 8101be4:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 60000-1;
 8101be6:	4b1a      	ldr	r3, [pc, #104]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101be8:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101bec:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101bee:	4b18      	ldr	r3, [pc, #96]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101bf0:	2200      	movs	r2, #0
 8101bf2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101bf4:	4b16      	ldr	r3, [pc, #88]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101bf6:	2200      	movs	r2, #0
 8101bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8101bfa:	4815      	ldr	r0, [pc, #84]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101bfc:	f005 fa18 	bl	8107030 <HAL_TIM_Base_Init>
 8101c00:	4603      	mov	r3, r0
 8101c02:	2b00      	cmp	r3, #0
 8101c04:	d001      	beq.n	8101c0a <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8101c06:	f7ff fa89 	bl	810111c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8101c0a:	4811      	ldr	r0, [pc, #68]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101c0c:	f005 fa67 	bl	81070de <HAL_TIM_PWM_Init>
 8101c10:	4603      	mov	r3, r0
 8101c12:	2b00      	cmp	r3, #0
 8101c14:	d001      	beq.n	8101c1a <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8101c16:	f7ff fa81 	bl	810111c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101c1a:	2360      	movs	r3, #96	; 0x60
 8101c1c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8101c1e:	2300      	movs	r3, #0
 8101c20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101c22:	2300      	movs	r3, #0
 8101c24:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101c26:	2300      	movs	r3, #0
 8101c28:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101c2a:	1d3b      	adds	r3, r7, #4
 8101c2c:	2200      	movs	r2, #0
 8101c2e:	4619      	mov	r1, r3
 8101c30:	4807      	ldr	r0, [pc, #28]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101c32:	f005 fd0d 	bl	8107650 <HAL_TIM_PWM_ConfigChannel>
 8101c36:	4603      	mov	r3, r0
 8101c38:	2b00      	cmp	r3, #0
 8101c3a:	d001      	beq.n	8101c40 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8101c3c:	f7ff fa6e 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8101c40:	4803      	ldr	r0, [pc, #12]	; (8101c50 <MX_TIM13_Init+0x94>)
 8101c42:	f000 f955 	bl	8101ef0 <HAL_TIM_MspPostInit>

}
 8101c46:	bf00      	nop
 8101c48:	3720      	adds	r7, #32
 8101c4a:	46bd      	mov	sp, r7
 8101c4c:	bd80      	pop	{r7, pc}
 8101c4e:	bf00      	nop
 8101c50:	10000280 	.word	0x10000280
 8101c54:	40001c00 	.word	0x40001c00

08101c58 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8101c58:	b580      	push	{r7, lr}
 8101c5a:	b088      	sub	sp, #32
 8101c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101c5e:	1d3b      	adds	r3, r7, #4
 8101c60:	2200      	movs	r2, #0
 8101c62:	601a      	str	r2, [r3, #0]
 8101c64:	605a      	str	r2, [r3, #4]
 8101c66:	609a      	str	r2, [r3, #8]
 8101c68:	60da      	str	r2, [r3, #12]
 8101c6a:	611a      	str	r2, [r3, #16]
 8101c6c:	615a      	str	r2, [r3, #20]
 8101c6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8101c70:	4b1e      	ldr	r3, [pc, #120]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c72:	4a1f      	ldr	r2, [pc, #124]	; (8101cf0 <MX_TIM14_Init+0x98>)
 8101c74:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 80-1;
 8101c76:	4b1d      	ldr	r3, [pc, #116]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c78:	224f      	movs	r2, #79	; 0x4f
 8101c7a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101c7c:	4b1b      	ldr	r3, [pc, #108]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c7e:	2200      	movs	r2, #0
 8101c80:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000-1;
 8101c82:	4b1a      	ldr	r3, [pc, #104]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c84:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101c88:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101c8a:	4b18      	ldr	r3, [pc, #96]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c8c:	2200      	movs	r2, #0
 8101c8e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101c90:	4b16      	ldr	r3, [pc, #88]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c92:	2200      	movs	r2, #0
 8101c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8101c96:	4815      	ldr	r0, [pc, #84]	; (8101cec <MX_TIM14_Init+0x94>)
 8101c98:	f005 f9ca 	bl	8107030 <HAL_TIM_Base_Init>
 8101c9c:	4603      	mov	r3, r0
 8101c9e:	2b00      	cmp	r3, #0
 8101ca0:	d001      	beq.n	8101ca6 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8101ca2:	f7ff fa3b 	bl	810111c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8101ca6:	4811      	ldr	r0, [pc, #68]	; (8101cec <MX_TIM14_Init+0x94>)
 8101ca8:	f005 fa19 	bl	81070de <HAL_TIM_PWM_Init>
 8101cac:	4603      	mov	r3, r0
 8101cae:	2b00      	cmp	r3, #0
 8101cb0:	d001      	beq.n	8101cb6 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8101cb2:	f7ff fa33 	bl	810111c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101cb6:	2360      	movs	r3, #96	; 0x60
 8101cb8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8101cba:	2300      	movs	r3, #0
 8101cbc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101cbe:	2300      	movs	r3, #0
 8101cc0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101cc2:	2300      	movs	r3, #0
 8101cc4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101cc6:	1d3b      	adds	r3, r7, #4
 8101cc8:	2200      	movs	r2, #0
 8101cca:	4619      	mov	r1, r3
 8101ccc:	4807      	ldr	r0, [pc, #28]	; (8101cec <MX_TIM14_Init+0x94>)
 8101cce:	f005 fcbf 	bl	8107650 <HAL_TIM_PWM_ConfigChannel>
 8101cd2:	4603      	mov	r3, r0
 8101cd4:	2b00      	cmp	r3, #0
 8101cd6:	d001      	beq.n	8101cdc <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8101cd8:	f7ff fa20 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8101cdc:	4803      	ldr	r0, [pc, #12]	; (8101cec <MX_TIM14_Init+0x94>)
 8101cde:	f000 f907 	bl	8101ef0 <HAL_TIM_MspPostInit>

}
 8101ce2:	bf00      	nop
 8101ce4:	3720      	adds	r7, #32
 8101ce6:	46bd      	mov	sp, r7
 8101ce8:	bd80      	pop	{r7, pc}
 8101cea:	bf00      	nop
 8101cec:	100002cc 	.word	0x100002cc
 8101cf0:	40002000 	.word	0x40002000

08101cf4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8101cf4:	b480      	push	{r7}
 8101cf6:	b085      	sub	sp, #20
 8101cf8:	af00      	add	r7, sp, #0
 8101cfa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8101cfc:	687b      	ldr	r3, [r7, #4]
 8101cfe:	681b      	ldr	r3, [r3, #0]
 8101d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101d04:	d10e      	bne.n	8101d24 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8101d06:	4b0a      	ldr	r3, [pc, #40]	; (8101d30 <HAL_TIM_PWM_MspInit+0x3c>)
 8101d08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d0c:	4a08      	ldr	r2, [pc, #32]	; (8101d30 <HAL_TIM_PWM_MspInit+0x3c>)
 8101d0e:	f043 0301 	orr.w	r3, r3, #1
 8101d12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101d16:	4b06      	ldr	r3, [pc, #24]	; (8101d30 <HAL_TIM_PWM_MspInit+0x3c>)
 8101d18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d1c:	f003 0301 	and.w	r3, r3, #1
 8101d20:	60fb      	str	r3, [r7, #12]
 8101d22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8101d24:	bf00      	nop
 8101d26:	3714      	adds	r7, #20
 8101d28:	46bd      	mov	sp, r7
 8101d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d2e:	4770      	bx	lr
 8101d30:	58024400 	.word	0x58024400

08101d34 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8101d34:	b580      	push	{r7, lr}
 8101d36:	b08c      	sub	sp, #48	; 0x30
 8101d38:	af00      	add	r7, sp, #0
 8101d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d3c:	f107 031c 	add.w	r3, r7, #28
 8101d40:	2200      	movs	r2, #0
 8101d42:	601a      	str	r2, [r3, #0]
 8101d44:	605a      	str	r2, [r3, #4]
 8101d46:	609a      	str	r2, [r3, #8]
 8101d48:	60da      	str	r2, [r3, #12]
 8101d4a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8101d4c:	687b      	ldr	r3, [r7, #4]
 8101d4e:	681b      	ldr	r3, [r3, #0]
 8101d50:	4a44      	ldr	r2, [pc, #272]	; (8101e64 <HAL_TIM_Encoder_MspInit+0x130>)
 8101d52:	4293      	cmp	r3, r2
 8101d54:	d14d      	bne.n	8101df2 <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8101d56:	4b44      	ldr	r3, [pc, #272]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d5c:	4a42      	ldr	r2, [pc, #264]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d5e:	f043 0302 	orr.w	r3, r3, #2
 8101d62:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101d66:	4b40      	ldr	r3, [pc, #256]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101d6c:	f003 0302 	and.w	r3, r3, #2
 8101d70:	61bb      	str	r3, [r7, #24]
 8101d72:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101d74:	4b3c      	ldr	r3, [pc, #240]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d7a:	4a3b      	ldr	r2, [pc, #236]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d7c:	f043 0301 	orr.w	r3, r3, #1
 8101d80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d84:	4b38      	ldr	r3, [pc, #224]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d8a:	f003 0301 	and.w	r3, r3, #1
 8101d8e:	617b      	str	r3, [r7, #20]
 8101d90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101d92:	4b35      	ldr	r3, [pc, #212]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d98:	4a33      	ldr	r2, [pc, #204]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101d9a:	f043 0302 	orr.w	r3, r3, #2
 8101d9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101da2:	4b31      	ldr	r3, [pc, #196]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101da4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101da8:	f003 0302 	and.w	r3, r3, #2
 8101dac:	613b      	str	r3, [r7, #16]
 8101dae:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_X_A_Pin;
 8101db0:	2340      	movs	r3, #64	; 0x40
 8101db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101db4:	2302      	movs	r3, #2
 8101db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101db8:	2300      	movs	r3, #0
 8101dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101dbc:	2300      	movs	r3, #0
 8101dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101dc0:	2302      	movs	r3, #2
 8101dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_A_GPIO_Port, &GPIO_InitStruct);
 8101dc4:	f107 031c 	add.w	r3, r7, #28
 8101dc8:	4619      	mov	r1, r3
 8101dca:	4828      	ldr	r0, [pc, #160]	; (8101e6c <HAL_TIM_Encoder_MspInit+0x138>)
 8101dcc:	f001 fd30 	bl	8103830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder_X_B_Pin;
 8101dd0:	2320      	movs	r3, #32
 8101dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101dd4:	2302      	movs	r3, #2
 8101dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101dd8:	2300      	movs	r3, #0
 8101dda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ddc:	2300      	movs	r3, #0
 8101dde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101de0:	2302      	movs	r3, #2
 8101de2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_B_GPIO_Port, &GPIO_InitStruct);
 8101de4:	f107 031c 	add.w	r3, r7, #28
 8101de8:	4619      	mov	r1, r3
 8101dea:	4821      	ldr	r0, [pc, #132]	; (8101e70 <HAL_TIM_Encoder_MspInit+0x13c>)
 8101dec:	f001 fd20 	bl	8103830 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8101df0:	e033      	b.n	8101e5a <HAL_TIM_Encoder_MspInit+0x126>
  else if(tim_encoderHandle->Instance==TIM4)
 8101df2:	687b      	ldr	r3, [r7, #4]
 8101df4:	681b      	ldr	r3, [r3, #0]
 8101df6:	4a1f      	ldr	r2, [pc, #124]	; (8101e74 <HAL_TIM_Encoder_MspInit+0x140>)
 8101df8:	4293      	cmp	r3, r2
 8101dfa:	d12e      	bne.n	8101e5a <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8101dfc:	4b1a      	ldr	r3, [pc, #104]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101dfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e02:	4a19      	ldr	r2, [pc, #100]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101e04:	f043 0304 	orr.w	r3, r3, #4
 8101e08:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101e0c:	4b16      	ldr	r3, [pc, #88]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101e0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e12:	f003 0304 	and.w	r3, r3, #4
 8101e16:	60fb      	str	r3, [r7, #12]
 8101e18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101e1a:	4b13      	ldr	r3, [pc, #76]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e20:	4a11      	ldr	r2, [pc, #68]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101e22:	f043 0308 	orr.w	r3, r3, #8
 8101e26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101e2a:	4b0f      	ldr	r3, [pc, #60]	; (8101e68 <HAL_TIM_Encoder_MspInit+0x134>)
 8101e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101e30:	f003 0308 	and.w	r3, r3, #8
 8101e34:	60bb      	str	r3, [r7, #8]
 8101e36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder_Z_A_Pin|Encoder_Z_B_Pin;
 8101e38:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8101e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101e3e:	2302      	movs	r3, #2
 8101e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101e42:	2300      	movs	r3, #0
 8101e44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101e46:	2300      	movs	r3, #0
 8101e48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8101e4a:	2302      	movs	r3, #2
 8101e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101e4e:	f107 031c 	add.w	r3, r7, #28
 8101e52:	4619      	mov	r1, r3
 8101e54:	4808      	ldr	r0, [pc, #32]	; (8101e78 <HAL_TIM_Encoder_MspInit+0x144>)
 8101e56:	f001 fceb 	bl	8103830 <HAL_GPIO_Init>
}
 8101e5a:	bf00      	nop
 8101e5c:	3730      	adds	r7, #48	; 0x30
 8101e5e:	46bd      	mov	sp, r7
 8101e60:	bd80      	pop	{r7, pc}
 8101e62:	bf00      	nop
 8101e64:	40000400 	.word	0x40000400
 8101e68:	58024400 	.word	0x58024400
 8101e6c:	58020000 	.word	0x58020000
 8101e70:	58020400 	.word	0x58020400
 8101e74:	40000800 	.word	0x40000800
 8101e78:	58020c00 	.word	0x58020c00

08101e7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8101e7c:	b480      	push	{r7}
 8101e7e:	b085      	sub	sp, #20
 8101e80:	af00      	add	r7, sp, #0
 8101e82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8101e84:	687b      	ldr	r3, [r7, #4]
 8101e86:	681b      	ldr	r3, [r3, #0]
 8101e88:	4a16      	ldr	r2, [pc, #88]	; (8101ee4 <HAL_TIM_Base_MspInit+0x68>)
 8101e8a:	4293      	cmp	r3, r2
 8101e8c:	d10f      	bne.n	8101eae <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8101e8e:	4b16      	ldr	r3, [pc, #88]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101e90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e94:	4a14      	ldr	r2, [pc, #80]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101e9a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101e9e:	4b12      	ldr	r3, [pc, #72]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101ea0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101ea8:	60fb      	str	r3, [r7, #12]
 8101eaa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8101eac:	e013      	b.n	8101ed6 <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM14)
 8101eae:	687b      	ldr	r3, [r7, #4]
 8101eb0:	681b      	ldr	r3, [r3, #0]
 8101eb2:	4a0e      	ldr	r2, [pc, #56]	; (8101eec <HAL_TIM_Base_MspInit+0x70>)
 8101eb4:	4293      	cmp	r3, r2
 8101eb6:	d10e      	bne.n	8101ed6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8101eb8:	4b0b      	ldr	r3, [pc, #44]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101eba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ebe:	4a0a      	ldr	r2, [pc, #40]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8101ec4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101ec8:	4b07      	ldr	r3, [pc, #28]	; (8101ee8 <HAL_TIM_Base_MspInit+0x6c>)
 8101eca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101ed2:	60bb      	str	r3, [r7, #8]
 8101ed4:	68bb      	ldr	r3, [r7, #8]
}
 8101ed6:	bf00      	nop
 8101ed8:	3714      	adds	r7, #20
 8101eda:	46bd      	mov	sp, r7
 8101edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ee0:	4770      	bx	lr
 8101ee2:	bf00      	nop
 8101ee4:	40001c00 	.word	0x40001c00
 8101ee8:	58024400 	.word	0x58024400
 8101eec:	40002000 	.word	0x40002000

08101ef0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8101ef0:	b580      	push	{r7, lr}
 8101ef2:	b08a      	sub	sp, #40	; 0x28
 8101ef4:	af00      	add	r7, sp, #0
 8101ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101ef8:	f107 0314 	add.w	r3, r7, #20
 8101efc:	2200      	movs	r2, #0
 8101efe:	601a      	str	r2, [r3, #0]
 8101f00:	605a      	str	r2, [r3, #4]
 8101f02:	609a      	str	r2, [r3, #8]
 8101f04:	60da      	str	r2, [r3, #12]
 8101f06:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8101f08:	687b      	ldr	r3, [r7, #4]
 8101f0a:	681b      	ldr	r3, [r3, #0]
 8101f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101f10:	d120      	bne.n	8101f54 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101f12:	4b38      	ldr	r3, [pc, #224]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f18:	4a36      	ldr	r2, [pc, #216]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f1a:	f043 0302 	orr.w	r3, r3, #2
 8101f1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101f22:	4b34      	ldr	r3, [pc, #208]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f28:	f003 0302 	and.w	r3, r3, #2
 8101f2c:	613b      	str	r3, [r7, #16]
 8101f2e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Z_Pin;
 8101f30:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f36:	2302      	movs	r3, #2
 8101f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f3a:	2300      	movs	r3, #0
 8101f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f3e:	2300      	movs	r3, #0
 8101f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8101f42:	2301      	movs	r3, #1
 8101f44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101f46:	f107 0314 	add.w	r3, r7, #20
 8101f4a:	4619      	mov	r1, r3
 8101f4c:	482a      	ldr	r0, [pc, #168]	; (8101ff8 <HAL_TIM_MspPostInit+0x108>)
 8101f4e:	f001 fc6f 	bl	8103830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8101f52:	e04a      	b.n	8101fea <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM13)
 8101f54:	687b      	ldr	r3, [r7, #4]
 8101f56:	681b      	ldr	r3, [r3, #0]
 8101f58:	4a28      	ldr	r2, [pc, #160]	; (8101ffc <HAL_TIM_MspPostInit+0x10c>)
 8101f5a:	4293      	cmp	r3, r2
 8101f5c:	d120      	bne.n	8101fa0 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101f5e:	4b25      	ldr	r3, [pc, #148]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f64:	4a23      	ldr	r2, [pc, #140]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f66:	f043 0320 	orr.w	r3, r3, #32
 8101f6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101f6e:	4b21      	ldr	r3, [pc, #132]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f74:	f003 0320 	and.w	r3, r3, #32
 8101f78:	60fb      	str	r3, [r7, #12]
 8101f7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Servo_Rotate_Pin;
 8101f7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8101f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f82:	2302      	movs	r3, #2
 8101f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f86:	2300      	movs	r3, #0
 8101f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f8a:	2300      	movs	r3, #0
 8101f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8101f8e:	2309      	movs	r3, #9
 8101f90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Rotate_GPIO_Port, &GPIO_InitStruct);
 8101f92:	f107 0314 	add.w	r3, r7, #20
 8101f96:	4619      	mov	r1, r3
 8101f98:	4819      	ldr	r0, [pc, #100]	; (8102000 <HAL_TIM_MspPostInit+0x110>)
 8101f9a:	f001 fc49 	bl	8103830 <HAL_GPIO_Init>
}
 8101f9e:	e024      	b.n	8101fea <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM14)
 8101fa0:	687b      	ldr	r3, [r7, #4]
 8101fa2:	681b      	ldr	r3, [r3, #0]
 8101fa4:	4a17      	ldr	r2, [pc, #92]	; (8102004 <HAL_TIM_MspPostInit+0x114>)
 8101fa6:	4293      	cmp	r3, r2
 8101fa8:	d11f      	bne.n	8101fea <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101faa:	4b12      	ldr	r3, [pc, #72]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fb0:	4a10      	ldr	r2, [pc, #64]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101fb2:	f043 0320 	orr.w	r3, r3, #32
 8101fb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101fba:	4b0e      	ldr	r3, [pc, #56]	; (8101ff4 <HAL_TIM_MspPostInit+0x104>)
 8101fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fc0:	f003 0320 	and.w	r3, r3, #32
 8101fc4:	60bb      	str	r3, [r7, #8]
 8101fc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_Servo_Slider_Pin;
 8101fc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101fcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fce:	2302      	movs	r3, #2
 8101fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fd2:	2300      	movs	r3, #0
 8101fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101fd6:	2300      	movs	r3, #0
 8101fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8101fda:	2309      	movs	r3, #9
 8101fdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Slider_GPIO_Port, &GPIO_InitStruct);
 8101fde:	f107 0314 	add.w	r3, r7, #20
 8101fe2:	4619      	mov	r1, r3
 8101fe4:	4806      	ldr	r0, [pc, #24]	; (8102000 <HAL_TIM_MspPostInit+0x110>)
 8101fe6:	f001 fc23 	bl	8103830 <HAL_GPIO_Init>
}
 8101fea:	bf00      	nop
 8101fec:	3728      	adds	r7, #40	; 0x28
 8101fee:	46bd      	mov	sp, r7
 8101ff0:	bd80      	pop	{r7, pc}
 8101ff2:	bf00      	nop
 8101ff4:	58024400 	.word	0x58024400
 8101ff8:	58020400 	.word	0x58020400
 8101ffc:	40001c00 	.word	0x40001c00
 8102000:	58021400 	.word	0x58021400
 8102004:	40002000 	.word	0x40002000

08102008 <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8102008:	b580      	push	{r7, lr}
 810200a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 810200c:	4b22      	ldr	r3, [pc, #136]	; (8102098 <MX_USART3_UART_Init+0x90>)
 810200e:	4a23      	ldr	r2, [pc, #140]	; (810209c <MX_USART3_UART_Init+0x94>)
 8102010:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8102012:	4b21      	ldr	r3, [pc, #132]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8102018:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810201a:	4b1f      	ldr	r3, [pc, #124]	; (8102098 <MX_USART3_UART_Init+0x90>)
 810201c:	2200      	movs	r2, #0
 810201e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8102020:	4b1d      	ldr	r3, [pc, #116]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102022:	2200      	movs	r2, #0
 8102024:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8102026:	4b1c      	ldr	r3, [pc, #112]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102028:	2200      	movs	r2, #0
 810202a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810202c:	4b1a      	ldr	r3, [pc, #104]	; (8102098 <MX_USART3_UART_Init+0x90>)
 810202e:	220c      	movs	r2, #12
 8102030:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102032:	4b19      	ldr	r3, [pc, #100]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102034:	2200      	movs	r2, #0
 8102036:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8102038:	4b17      	ldr	r3, [pc, #92]	; (8102098 <MX_USART3_UART_Init+0x90>)
 810203a:	2200      	movs	r2, #0
 810203c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810203e:	4b16      	ldr	r3, [pc, #88]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102040:	2200      	movs	r2, #0
 8102042:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8102044:	4b14      	ldr	r3, [pc, #80]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102046:	2200      	movs	r2, #0
 8102048:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810204a:	4b13      	ldr	r3, [pc, #76]	; (8102098 <MX_USART3_UART_Init+0x90>)
 810204c:	2200      	movs	r2, #0
 810204e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8102050:	4811      	ldr	r0, [pc, #68]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102052:	f006 f835 	bl	81080c0 <HAL_UART_Init>
 8102056:	4603      	mov	r3, r0
 8102058:	2b00      	cmp	r3, #0
 810205a:	d001      	beq.n	8102060 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810205c:	f7ff f85e 	bl	810111c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102060:	2100      	movs	r1, #0
 8102062:	480d      	ldr	r0, [pc, #52]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102064:	f007 f868 	bl	8109138 <HAL_UARTEx_SetTxFifoThreshold>
 8102068:	4603      	mov	r3, r0
 810206a:	2b00      	cmp	r3, #0
 810206c:	d001      	beq.n	8102072 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810206e:	f7ff f855 	bl	810111c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102072:	2100      	movs	r1, #0
 8102074:	4808      	ldr	r0, [pc, #32]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102076:	f007 f89d 	bl	81091b4 <HAL_UARTEx_SetRxFifoThreshold>
 810207a:	4603      	mov	r3, r0
 810207c:	2b00      	cmp	r3, #0
 810207e:	d001      	beq.n	8102084 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8102080:	f7ff f84c 	bl	810111c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8102084:	4804      	ldr	r0, [pc, #16]	; (8102098 <MX_USART3_UART_Init+0x90>)
 8102086:	f007 f81e 	bl	81090c6 <HAL_UARTEx_DisableFifoMode>
 810208a:	4603      	mov	r3, r0
 810208c:	2b00      	cmp	r3, #0
 810208e:	d001      	beq.n	8102094 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8102090:	f7ff f844 	bl	810111c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8102094:	bf00      	nop
 8102096:	bd80      	pop	{r7, pc}
 8102098:	10000318 	.word	0x10000318
 810209c:	40004800 	.word	0x40004800

081020a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 81020a0:	b580      	push	{r7, lr}
 81020a2:	b0bc      	sub	sp, #240	; 0xf0
 81020a4:	af00      	add	r7, sp, #0
 81020a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81020a8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81020ac:	2200      	movs	r2, #0
 81020ae:	601a      	str	r2, [r3, #0]
 81020b0:	605a      	str	r2, [r3, #4]
 81020b2:	609a      	str	r2, [r3, #8]
 81020b4:	60da      	str	r2, [r3, #12]
 81020b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81020b8:	f107 0320 	add.w	r3, r7, #32
 81020bc:	22bc      	movs	r2, #188	; 0xbc
 81020be:	2100      	movs	r1, #0
 81020c0:	4618      	mov	r0, r3
 81020c2:	f007 f927 	bl	8109314 <memset>
  if(uartHandle->Instance==UART5)
 81020c6:	687b      	ldr	r3, [r7, #4]
 81020c8:	681b      	ldr	r3, [r3, #0]
 81020ca:	4a5c      	ldr	r2, [pc, #368]	; (810223c <HAL_UART_MspInit+0x19c>)
 81020cc:	4293      	cmp	r3, r2
 81020ce:	d168      	bne.n	81021a2 <HAL_UART_MspInit+0x102>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 81020d0:	2302      	movs	r3, #2
 81020d2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81020d4:	2300      	movs	r3, #0
 81020d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81020da:	f107 0320 	add.w	r3, r7, #32
 81020de:	4618      	mov	r0, r3
 81020e0:	f002 fe1a 	bl	8104d18 <HAL_RCCEx_PeriphCLKConfig>
 81020e4:	4603      	mov	r3, r0
 81020e6:	2b00      	cmp	r3, #0
 81020e8:	d001      	beq.n	81020ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 81020ea:	f7ff f817 	bl	810111c <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 81020ee:	4b54      	ldr	r3, [pc, #336]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81020f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81020f4:	4a52      	ldr	r2, [pc, #328]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81020f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81020fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81020fe:	4b50      	ldr	r3, [pc, #320]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 8102100:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102104:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8102108:	61fb      	str	r3, [r7, #28]
 810210a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 810210c:	4b4c      	ldr	r3, [pc, #304]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 810210e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102112:	4a4b      	ldr	r2, [pc, #300]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 8102114:	f043 0302 	orr.w	r3, r3, #2
 8102118:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810211c:	4b48      	ldr	r3, [pc, #288]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 810211e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102122:	f003 0302 	and.w	r3, r3, #2
 8102126:	61bb      	str	r3, [r7, #24]
 8102128:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810212a:	4b45      	ldr	r3, [pc, #276]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 810212c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102130:	4a43      	ldr	r2, [pc, #268]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 8102132:	f043 0304 	orr.w	r3, r3, #4
 8102136:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810213a:	4b41      	ldr	r3, [pc, #260]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 810213c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102140:	f003 0304 	and.w	r3, r3, #4
 8102144:	617b      	str	r3, [r7, #20]
 8102146:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8102148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810214c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102150:	2302      	movs	r3, #2
 8102152:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102156:	2300      	movs	r3, #0
 8102158:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810215c:	2300      	movs	r3, #0
 810215e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8102162:	230e      	movs	r3, #14
 8102164:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102168:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810216c:	4619      	mov	r1, r3
 810216e:	4835      	ldr	r0, [pc, #212]	; (8102244 <HAL_UART_MspInit+0x1a4>)
 8102170:	f001 fb5e 	bl	8103830 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8102174:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8102178:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810217c:	2302      	movs	r3, #2
 810217e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102182:	2300      	movs	r3, #0
 8102184:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102188:	2300      	movs	r3, #0
 810218a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 810218e:	2308      	movs	r3, #8
 8102190:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8102194:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8102198:	4619      	mov	r1, r3
 810219a:	482b      	ldr	r0, [pc, #172]	; (8102248 <HAL_UART_MspInit+0x1a8>)
 810219c:	f001 fb48 	bl	8103830 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 81021a0:	e047      	b.n	8102232 <HAL_UART_MspInit+0x192>
  else if(uartHandle->Instance==USART3)
 81021a2:	687b      	ldr	r3, [r7, #4]
 81021a4:	681b      	ldr	r3, [r3, #0]
 81021a6:	4a29      	ldr	r2, [pc, #164]	; (810224c <HAL_UART_MspInit+0x1ac>)
 81021a8:	4293      	cmp	r3, r2
 81021aa:	d142      	bne.n	8102232 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81021ac:	2302      	movs	r3, #2
 81021ae:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 81021b0:	2300      	movs	r3, #0
 81021b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81021b6:	f107 0320 	add.w	r3, r7, #32
 81021ba:	4618      	mov	r0, r3
 81021bc:	f002 fdac 	bl	8104d18 <HAL_RCCEx_PeriphCLKConfig>
 81021c0:	4603      	mov	r3, r0
 81021c2:	2b00      	cmp	r3, #0
 81021c4:	d001      	beq.n	81021ca <HAL_UART_MspInit+0x12a>
      Error_Handler();
 81021c6:	f7fe ffa9 	bl	810111c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 81021ca:	4b1d      	ldr	r3, [pc, #116]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021d0:	4a1b      	ldr	r2, [pc, #108]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 81021d6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81021da:	4b19      	ldr	r3, [pc, #100]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81021e4:	613b      	str	r3, [r7, #16]
 81021e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81021e8:	4b15      	ldr	r3, [pc, #84]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021ee:	4a14      	ldr	r2, [pc, #80]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021f0:	f043 0308 	orr.w	r3, r3, #8
 81021f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81021f8:	4b11      	ldr	r3, [pc, #68]	; (8102240 <HAL_UART_MspInit+0x1a0>)
 81021fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81021fe:	f003 0308 	and.w	r3, r3, #8
 8102202:	60fb      	str	r3, [r7, #12]
 8102204:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8102206:	f44f 7340 	mov.w	r3, #768	; 0x300
 810220a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810220e:	2302      	movs	r3, #2
 8102210:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102214:	2300      	movs	r3, #0
 8102216:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810221a:	2300      	movs	r3, #0
 810221c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102220:	2307      	movs	r3, #7
 8102222:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102226:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810222a:	4619      	mov	r1, r3
 810222c:	4808      	ldr	r0, [pc, #32]	; (8102250 <HAL_UART_MspInit+0x1b0>)
 810222e:	f001 faff 	bl	8103830 <HAL_GPIO_Init>
}
 8102232:	bf00      	nop
 8102234:	37f0      	adds	r7, #240	; 0xf0
 8102236:	46bd      	mov	sp, r7
 8102238:	bd80      	pop	{r7, pc}
 810223a:	bf00      	nop
 810223c:	40005000 	.word	0x40005000
 8102240:	58024400 	.word	0x58024400
 8102244:	58020400 	.word	0x58020400
 8102248:	58020800 	.word	0x58020800
 810224c:	40004800 	.word	0x40004800
 8102250:	58020c00 	.word	0x58020c00

08102254 <ST_LINK_WRITE>:
  }
}

/* USER CODE BEGIN 1 */
void ST_LINK_WRITE(uint8_t * msg, uint8_t length)
{
 8102254:	b580      	push	{r7, lr}
 8102256:	b082      	sub	sp, #8
 8102258:	af00      	add	r7, sp, #0
 810225a:	6078      	str	r0, [r7, #4]
 810225c:	460b      	mov	r3, r1
 810225e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3,msg,length,100);
 8102260:	78fb      	ldrb	r3, [r7, #3]
 8102262:	b29a      	uxth	r2, r3
 8102264:	2364      	movs	r3, #100	; 0x64
 8102266:	6879      	ldr	r1, [r7, #4]
 8102268:	4803      	ldr	r0, [pc, #12]	; (8102278 <ST_LINK_WRITE+0x24>)
 810226a:	f005 ff79 	bl	8108160 <HAL_UART_Transmit>
}
 810226e:	bf00      	nop
 8102270:	3708      	adds	r7, #8
 8102272:	46bd      	mov	sp, r7
 8102274:	bd80      	pop	{r7, pc}
 8102276:	bf00      	nop
 8102278:	10000318 	.word	0x10000318

0810227c <send_msg>:

void send_msg(uint8_t *msg_array)
/* Sends a message to the user */
{
 810227c:	b580      	push	{r7, lr}
 810227e:	b090      	sub	sp, #64	; 0x40
 8102280:	af00      	add	r7, sp, #0
 8102282:	6078      	str	r0, [r7, #4]
	uint8_t buffer[50]; // TODO: I think all buffers could be a global one at
						// a later stage or local for the library
	sprintf(buffer,(uint8_t*) msg_array);
 8102284:	f107 030c 	add.w	r3, r7, #12
 8102288:	6879      	ldr	r1, [r7, #4]
 810228a:	4618      	mov	r0, r3
 810228c:	f007 f84a 	bl	8109324 <siprintf>
	ST_LINK_WRITE(buffer, sizeof(buffer));
 8102290:	f107 030c 	add.w	r3, r7, #12
 8102294:	2132      	movs	r1, #50	; 0x32
 8102296:	4618      	mov	r0, r3
 8102298:	f7ff ffdc 	bl	8102254 <ST_LINK_WRITE>
	HAL_Delay(10);
 810229c:	200a      	movs	r0, #10
 810229e:	f000 f8e3 	bl	8102468 <HAL_Delay>
}
 81022a2:	bf00      	nop
 81022a4:	3740      	adds	r7, #64	; 0x40
 81022a6:	46bd      	mov	sp, r7
 81022a8:	bd80      	pop	{r7, pc}
	...

081022ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81022ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 81022e4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81022b0:	f7fe f9e8 	bl	8100684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81022b4:	480c      	ldr	r0, [pc, #48]	; (81022e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81022b6:	490d      	ldr	r1, [pc, #52]	; (81022ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81022b8:	4a0d      	ldr	r2, [pc, #52]	; (81022f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81022ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81022bc:	e002      	b.n	81022c4 <LoopCopyDataInit>

081022be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81022be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81022c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81022c2:	3304      	adds	r3, #4

081022c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81022c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81022c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81022c8:	d3f9      	bcc.n	81022be <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81022ca:	4a0a      	ldr	r2, [pc, #40]	; (81022f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81022cc:	4c0a      	ldr	r4, [pc, #40]	; (81022f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 81022ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 81022d0:	e001      	b.n	81022d6 <LoopFillZerobss>

081022d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81022d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81022d4:	3204      	adds	r2, #4

081022d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81022d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81022d8:	d3fb      	bcc.n	81022d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81022da:	f006 fff7 	bl	81092cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81022de:	f7fe feb1 	bl	8101044 <main>
  bx  lr
 81022e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81022e4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81022e8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81022ec:	10000078 	.word	0x10000078
  ldr r2, =_sidata
 81022f0:	08109f98 	.word	0x08109f98
  ldr r2, =_sbss
 81022f4:	10000078 	.word	0x10000078
  ldr r4, =_ebss
 81022f8:	100003c0 	.word	0x100003c0

081022fc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81022fc:	e7fe      	b.n	81022fc <ADC3_IRQHandler>
	...

08102300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102300:	b580      	push	{r7, lr}
 8102302:	b082      	sub	sp, #8
 8102304:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8102306:	4b28      	ldr	r3, [pc, #160]	; (81023a8 <HAL_Init+0xa8>)
 8102308:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810230c:	4a26      	ldr	r2, [pc, #152]	; (81023a8 <HAL_Init+0xa8>)
 810230e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102312:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8102316:	4b24      	ldr	r3, [pc, #144]	; (81023a8 <HAL_Init+0xa8>)
 8102318:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 810231c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102320:	603b      	str	r3, [r7, #0]
 8102322:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102324:	4b21      	ldr	r3, [pc, #132]	; (81023ac <HAL_Init+0xac>)
 8102326:	681b      	ldr	r3, [r3, #0]
 8102328:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 810232c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102330:	4a1e      	ldr	r2, [pc, #120]	; (81023ac <HAL_Init+0xac>)
 8102332:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8102336:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102338:	4b1c      	ldr	r3, [pc, #112]	; (81023ac <HAL_Init+0xac>)
 810233a:	681b      	ldr	r3, [r3, #0]
 810233c:	4a1b      	ldr	r2, [pc, #108]	; (81023ac <HAL_Init+0xac>)
 810233e:	f043 0301 	orr.w	r3, r3, #1
 8102342:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102344:	2003      	movs	r0, #3
 8102346:	f001 fa1f 	bl	8103788 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810234a:	f002 fb0d 	bl	8104968 <HAL_RCC_GetSysClockFreq>
 810234e:	4602      	mov	r2, r0
 8102350:	4b15      	ldr	r3, [pc, #84]	; (81023a8 <HAL_Init+0xa8>)
 8102352:	699b      	ldr	r3, [r3, #24]
 8102354:	0a1b      	lsrs	r3, r3, #8
 8102356:	f003 030f 	and.w	r3, r3, #15
 810235a:	4915      	ldr	r1, [pc, #84]	; (81023b0 <HAL_Init+0xb0>)
 810235c:	5ccb      	ldrb	r3, [r1, r3]
 810235e:	f003 031f 	and.w	r3, r3, #31
 8102362:	fa22 f303 	lsr.w	r3, r2, r3
 8102366:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102368:	4b0f      	ldr	r3, [pc, #60]	; (81023a8 <HAL_Init+0xa8>)
 810236a:	699b      	ldr	r3, [r3, #24]
 810236c:	f003 030f 	and.w	r3, r3, #15
 8102370:	4a0f      	ldr	r2, [pc, #60]	; (81023b0 <HAL_Init+0xb0>)
 8102372:	5cd3      	ldrb	r3, [r2, r3]
 8102374:	f003 031f 	and.w	r3, r3, #31
 8102378:	687a      	ldr	r2, [r7, #4]
 810237a:	fa22 f303 	lsr.w	r3, r2, r3
 810237e:	4a0d      	ldr	r2, [pc, #52]	; (81023b4 <HAL_Init+0xb4>)
 8102380:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102382:	4b0c      	ldr	r3, [pc, #48]	; (81023b4 <HAL_Init+0xb4>)
 8102384:	681b      	ldr	r3, [r3, #0]
 8102386:	4a0c      	ldr	r2, [pc, #48]	; (81023b8 <HAL_Init+0xb8>)
 8102388:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810238a:	2000      	movs	r0, #0
 810238c:	f000 f816 	bl	81023bc <HAL_InitTick>
 8102390:	4603      	mov	r3, r0
 8102392:	2b00      	cmp	r3, #0
 8102394:	d001      	beq.n	810239a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8102396:	2301      	movs	r3, #1
 8102398:	e002      	b.n	81023a0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810239a:	f7fe fecd 	bl	8101138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810239e:	2300      	movs	r3, #0
}
 81023a0:	4618      	mov	r0, r3
 81023a2:	3708      	adds	r7, #8
 81023a4:	46bd      	mov	sp, r7
 81023a6:	bd80      	pop	{r7, pc}
 81023a8:	58024400 	.word	0x58024400
 81023ac:	40024400 	.word	0x40024400
 81023b0:	08109f1c 	.word	0x08109f1c
 81023b4:	10000004 	.word	0x10000004
 81023b8:	10000000 	.word	0x10000000

081023bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81023bc:	b580      	push	{r7, lr}
 81023be:	b082      	sub	sp, #8
 81023c0:	af00      	add	r7, sp, #0
 81023c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81023c4:	4b15      	ldr	r3, [pc, #84]	; (810241c <HAL_InitTick+0x60>)
 81023c6:	781b      	ldrb	r3, [r3, #0]
 81023c8:	2b00      	cmp	r3, #0
 81023ca:	d101      	bne.n	81023d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81023cc:	2301      	movs	r3, #1
 81023ce:	e021      	b.n	8102414 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81023d0:	4b13      	ldr	r3, [pc, #76]	; (8102420 <HAL_InitTick+0x64>)
 81023d2:	681a      	ldr	r2, [r3, #0]
 81023d4:	4b11      	ldr	r3, [pc, #68]	; (810241c <HAL_InitTick+0x60>)
 81023d6:	781b      	ldrb	r3, [r3, #0]
 81023d8:	4619      	mov	r1, r3
 81023da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81023de:	fbb3 f3f1 	udiv	r3, r3, r1
 81023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 81023e6:	4618      	mov	r0, r3
 81023e8:	f001 fa01 	bl	81037ee <HAL_SYSTICK_Config>
 81023ec:	4603      	mov	r3, r0
 81023ee:	2b00      	cmp	r3, #0
 81023f0:	d001      	beq.n	81023f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81023f2:	2301      	movs	r3, #1
 81023f4:	e00e      	b.n	8102414 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81023f6:	687b      	ldr	r3, [r7, #4]
 81023f8:	2b0f      	cmp	r3, #15
 81023fa:	d80a      	bhi.n	8102412 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81023fc:	2200      	movs	r2, #0
 81023fe:	6879      	ldr	r1, [r7, #4]
 8102400:	f04f 30ff 	mov.w	r0, #4294967295
 8102404:	f001 f9cb 	bl	810379e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102408:	4a06      	ldr	r2, [pc, #24]	; (8102424 <HAL_InitTick+0x68>)
 810240a:	687b      	ldr	r3, [r7, #4]
 810240c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810240e:	2300      	movs	r3, #0
 8102410:	e000      	b.n	8102414 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102412:	2301      	movs	r3, #1
}
 8102414:	4618      	mov	r0, r3
 8102416:	3708      	adds	r7, #8
 8102418:	46bd      	mov	sp, r7
 810241a:	bd80      	pop	{r7, pc}
 810241c:	10000010 	.word	0x10000010
 8102420:	10000000 	.word	0x10000000
 8102424:	1000000c 	.word	0x1000000c

08102428 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102428:	b480      	push	{r7}
 810242a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810242c:	4b06      	ldr	r3, [pc, #24]	; (8102448 <HAL_IncTick+0x20>)
 810242e:	781b      	ldrb	r3, [r3, #0]
 8102430:	461a      	mov	r2, r3
 8102432:	4b06      	ldr	r3, [pc, #24]	; (810244c <HAL_IncTick+0x24>)
 8102434:	681b      	ldr	r3, [r3, #0]
 8102436:	4413      	add	r3, r2
 8102438:	4a04      	ldr	r2, [pc, #16]	; (810244c <HAL_IncTick+0x24>)
 810243a:	6013      	str	r3, [r2, #0]
}
 810243c:	bf00      	nop
 810243e:	46bd      	mov	sp, r7
 8102440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102444:	4770      	bx	lr
 8102446:	bf00      	nop
 8102448:	10000010 	.word	0x10000010
 810244c:	100003a8 	.word	0x100003a8

08102450 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102450:	b480      	push	{r7}
 8102452:	af00      	add	r7, sp, #0
  return uwTick;
 8102454:	4b03      	ldr	r3, [pc, #12]	; (8102464 <HAL_GetTick+0x14>)
 8102456:	681b      	ldr	r3, [r3, #0]
}
 8102458:	4618      	mov	r0, r3
 810245a:	46bd      	mov	sp, r7
 810245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102460:	4770      	bx	lr
 8102462:	bf00      	nop
 8102464:	100003a8 	.word	0x100003a8

08102468 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102468:	b580      	push	{r7, lr}
 810246a:	b084      	sub	sp, #16
 810246c:	af00      	add	r7, sp, #0
 810246e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102470:	f7ff ffee 	bl	8102450 <HAL_GetTick>
 8102474:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8102476:	687b      	ldr	r3, [r7, #4]
 8102478:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810247a:	68fb      	ldr	r3, [r7, #12]
 810247c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102480:	d005      	beq.n	810248e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102482:	4b0a      	ldr	r3, [pc, #40]	; (81024ac <HAL_Delay+0x44>)
 8102484:	781b      	ldrb	r3, [r3, #0]
 8102486:	461a      	mov	r2, r3
 8102488:	68fb      	ldr	r3, [r7, #12]
 810248a:	4413      	add	r3, r2
 810248c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810248e:	bf00      	nop
 8102490:	f7ff ffde 	bl	8102450 <HAL_GetTick>
 8102494:	4602      	mov	r2, r0
 8102496:	68bb      	ldr	r3, [r7, #8]
 8102498:	1ad3      	subs	r3, r2, r3
 810249a:	68fa      	ldr	r2, [r7, #12]
 810249c:	429a      	cmp	r2, r3
 810249e:	d8f7      	bhi.n	8102490 <HAL_Delay+0x28>
  {
  }
}
 81024a0:	bf00      	nop
 81024a2:	bf00      	nop
 81024a4:	3710      	adds	r7, #16
 81024a6:	46bd      	mov	sp, r7
 81024a8:	bd80      	pop	{r7, pc}
 81024aa:	bf00      	nop
 81024ac:	10000010 	.word	0x10000010

081024b0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 81024b0:	b480      	push	{r7}
 81024b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 81024b4:	4b03      	ldr	r3, [pc, #12]	; (81024c4 <HAL_GetREVID+0x14>)
 81024b6:	681b      	ldr	r3, [r3, #0]
 81024b8:	0c1b      	lsrs	r3, r3, #16
}
 81024ba:	4618      	mov	r0, r3
 81024bc:	46bd      	mov	sp, r7
 81024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024c2:	4770      	bx	lr
 81024c4:	5c001000 	.word	0x5c001000

081024c8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 81024c8:	b480      	push	{r7}
 81024ca:	b083      	sub	sp, #12
 81024cc:	af00      	add	r7, sp, #0
 81024ce:	6078      	str	r0, [r7, #4]
 81024d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 81024d2:	687b      	ldr	r3, [r7, #4]
 81024d4:	689b      	ldr	r3, [r3, #8]
 81024d6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 81024da:	683b      	ldr	r3, [r7, #0]
 81024dc:	431a      	orrs	r2, r3
 81024de:	687b      	ldr	r3, [r7, #4]
 81024e0:	609a      	str	r2, [r3, #8]
}
 81024e2:	bf00      	nop
 81024e4:	370c      	adds	r7, #12
 81024e6:	46bd      	mov	sp, r7
 81024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024ec:	4770      	bx	lr

081024ee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 81024ee:	b480      	push	{r7}
 81024f0:	b083      	sub	sp, #12
 81024f2:	af00      	add	r7, sp, #0
 81024f4:	6078      	str	r0, [r7, #4]
 81024f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 81024f8:	687b      	ldr	r3, [r7, #4]
 81024fa:	689b      	ldr	r3, [r3, #8]
 81024fc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8102500:	683b      	ldr	r3, [r7, #0]
 8102502:	431a      	orrs	r2, r3
 8102504:	687b      	ldr	r3, [r7, #4]
 8102506:	609a      	str	r2, [r3, #8]
}
 8102508:	bf00      	nop
 810250a:	370c      	adds	r7, #12
 810250c:	46bd      	mov	sp, r7
 810250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102512:	4770      	bx	lr

08102514 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102514:	b480      	push	{r7}
 8102516:	b083      	sub	sp, #12
 8102518:	af00      	add	r7, sp, #0
 810251a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 810251c:	687b      	ldr	r3, [r7, #4]
 810251e:	689b      	ldr	r3, [r3, #8]
 8102520:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8102524:	4618      	mov	r0, r3
 8102526:	370c      	adds	r7, #12
 8102528:	46bd      	mov	sp, r7
 810252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810252e:	4770      	bx	lr

08102530 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8102530:	b480      	push	{r7}
 8102532:	b087      	sub	sp, #28
 8102534:	af00      	add	r7, sp, #0
 8102536:	60f8      	str	r0, [r7, #12]
 8102538:	60b9      	str	r1, [r7, #8]
 810253a:	607a      	str	r2, [r7, #4]
 810253c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 810253e:	68fb      	ldr	r3, [r7, #12]
 8102540:	3360      	adds	r3, #96	; 0x60
 8102542:	461a      	mov	r2, r3
 8102544:	68bb      	ldr	r3, [r7, #8]
 8102546:	009b      	lsls	r3, r3, #2
 8102548:	4413      	add	r3, r2
 810254a:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 810254c:	697b      	ldr	r3, [r7, #20]
 810254e:	681b      	ldr	r3, [r3, #0]
 8102550:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8102554:	687b      	ldr	r3, [r7, #4]
 8102556:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 810255a:	683b      	ldr	r3, [r7, #0]
 810255c:	430b      	orrs	r3, r1
 810255e:	431a      	orrs	r2, r3
 8102560:	697b      	ldr	r3, [r7, #20]
 8102562:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8102564:	bf00      	nop
 8102566:	371c      	adds	r7, #28
 8102568:	46bd      	mov	sp, r7
 810256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810256e:	4770      	bx	lr

08102570 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8102570:	b480      	push	{r7}
 8102572:	b085      	sub	sp, #20
 8102574:	af00      	add	r7, sp, #0
 8102576:	60f8      	str	r0, [r7, #12]
 8102578:	60b9      	str	r1, [r7, #8]
 810257a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 810257c:	68fb      	ldr	r3, [r7, #12]
 810257e:	691b      	ldr	r3, [r3, #16]
 8102580:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8102584:	68bb      	ldr	r3, [r7, #8]
 8102586:	f003 031f 	and.w	r3, r3, #31
 810258a:	6879      	ldr	r1, [r7, #4]
 810258c:	fa01 f303 	lsl.w	r3, r1, r3
 8102590:	431a      	orrs	r2, r3
 8102592:	68fb      	ldr	r3, [r7, #12]
 8102594:	611a      	str	r2, [r3, #16]
}
 8102596:	bf00      	nop
 8102598:	3714      	adds	r7, #20
 810259a:	46bd      	mov	sp, r7
 810259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025a0:	4770      	bx	lr

081025a2 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 81025a2:	b480      	push	{r7}
 81025a4:	b087      	sub	sp, #28
 81025a6:	af00      	add	r7, sp, #0
 81025a8:	60f8      	str	r0, [r7, #12]
 81025aa:	60b9      	str	r1, [r7, #8]
 81025ac:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81025ae:	68fb      	ldr	r3, [r7, #12]
 81025b0:	3360      	adds	r3, #96	; 0x60
 81025b2:	461a      	mov	r2, r3
 81025b4:	68bb      	ldr	r3, [r7, #8]
 81025b6:	009b      	lsls	r3, r3, #2
 81025b8:	4413      	add	r3, r2
 81025ba:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 81025bc:	697b      	ldr	r3, [r7, #20]
 81025be:	681b      	ldr	r3, [r3, #0]
 81025c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 81025c4:	687b      	ldr	r3, [r7, #4]
 81025c6:	431a      	orrs	r2, r3
 81025c8:	697b      	ldr	r3, [r7, #20]
 81025ca:	601a      	str	r2, [r3, #0]
  }
}
 81025cc:	bf00      	nop
 81025ce:	371c      	adds	r7, #28
 81025d0:	46bd      	mov	sp, r7
 81025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025d6:	4770      	bx	lr

081025d8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 81025d8:	b480      	push	{r7}
 81025da:	b087      	sub	sp, #28
 81025dc:	af00      	add	r7, sp, #0
 81025de:	60f8      	str	r0, [r7, #12]
 81025e0:	60b9      	str	r1, [r7, #8]
 81025e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 81025e4:	68fb      	ldr	r3, [r7, #12]
 81025e6:	3330      	adds	r3, #48	; 0x30
 81025e8:	461a      	mov	r2, r3
 81025ea:	68bb      	ldr	r3, [r7, #8]
 81025ec:	0a1b      	lsrs	r3, r3, #8
 81025ee:	009b      	lsls	r3, r3, #2
 81025f0:	f003 030c 	and.w	r3, r3, #12
 81025f4:	4413      	add	r3, r2
 81025f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81025f8:	697b      	ldr	r3, [r7, #20]
 81025fa:	681a      	ldr	r2, [r3, #0]
 81025fc:	68bb      	ldr	r3, [r7, #8]
 81025fe:	f003 031f 	and.w	r3, r3, #31
 8102602:	211f      	movs	r1, #31
 8102604:	fa01 f303 	lsl.w	r3, r1, r3
 8102608:	43db      	mvns	r3, r3
 810260a:	401a      	ands	r2, r3
 810260c:	687b      	ldr	r3, [r7, #4]
 810260e:	0e9b      	lsrs	r3, r3, #26
 8102610:	f003 011f 	and.w	r1, r3, #31
 8102614:	68bb      	ldr	r3, [r7, #8]
 8102616:	f003 031f 	and.w	r3, r3, #31
 810261a:	fa01 f303 	lsl.w	r3, r1, r3
 810261e:	431a      	orrs	r2, r3
 8102620:	697b      	ldr	r3, [r7, #20]
 8102622:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8102624:	bf00      	nop
 8102626:	371c      	adds	r7, #28
 8102628:	46bd      	mov	sp, r7
 810262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810262e:	4770      	bx	lr

08102630 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8102630:	b480      	push	{r7}
 8102632:	b087      	sub	sp, #28
 8102634:	af00      	add	r7, sp, #0
 8102636:	60f8      	str	r0, [r7, #12]
 8102638:	60b9      	str	r1, [r7, #8]
 810263a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 810263c:	68fb      	ldr	r3, [r7, #12]
 810263e:	3314      	adds	r3, #20
 8102640:	461a      	mov	r2, r3
 8102642:	68bb      	ldr	r3, [r7, #8]
 8102644:	0e5b      	lsrs	r3, r3, #25
 8102646:	009b      	lsls	r3, r3, #2
 8102648:	f003 0304 	and.w	r3, r3, #4
 810264c:	4413      	add	r3, r2
 810264e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102650:	697b      	ldr	r3, [r7, #20]
 8102652:	681a      	ldr	r2, [r3, #0]
 8102654:	68bb      	ldr	r3, [r7, #8]
 8102656:	0d1b      	lsrs	r3, r3, #20
 8102658:	f003 031f 	and.w	r3, r3, #31
 810265c:	2107      	movs	r1, #7
 810265e:	fa01 f303 	lsl.w	r3, r1, r3
 8102662:	43db      	mvns	r3, r3
 8102664:	401a      	ands	r2, r3
 8102666:	68bb      	ldr	r3, [r7, #8]
 8102668:	0d1b      	lsrs	r3, r3, #20
 810266a:	f003 031f 	and.w	r3, r3, #31
 810266e:	6879      	ldr	r1, [r7, #4]
 8102670:	fa01 f303 	lsl.w	r3, r1, r3
 8102674:	431a      	orrs	r2, r3
 8102676:	697b      	ldr	r3, [r7, #20]
 8102678:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810267a:	bf00      	nop
 810267c:	371c      	adds	r7, #28
 810267e:	46bd      	mov	sp, r7
 8102680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102684:	4770      	bx	lr
	...

08102688 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8102688:	b480      	push	{r7}
 810268a:	b085      	sub	sp, #20
 810268c:	af00      	add	r7, sp, #0
 810268e:	60f8      	str	r0, [r7, #12]
 8102690:	60b9      	str	r1, [r7, #8]
 8102692:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8102694:	68fb      	ldr	r3, [r7, #12]
 8102696:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 810269a:	68bb      	ldr	r3, [r7, #8]
 810269c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81026a0:	43db      	mvns	r3, r3
 81026a2:	401a      	ands	r2, r3
 81026a4:	687b      	ldr	r3, [r7, #4]
 81026a6:	f003 0318 	and.w	r3, r3, #24
 81026aa:	4908      	ldr	r1, [pc, #32]	; (81026cc <LL_ADC_SetChannelSingleDiff+0x44>)
 81026ac:	40d9      	lsrs	r1, r3
 81026ae:	68bb      	ldr	r3, [r7, #8]
 81026b0:	400b      	ands	r3, r1
 81026b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81026b6:	431a      	orrs	r2, r3
 81026b8:	68fb      	ldr	r3, [r7, #12]
 81026ba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 81026be:	bf00      	nop
 81026c0:	3714      	adds	r7, #20
 81026c2:	46bd      	mov	sp, r7
 81026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026c8:	4770      	bx	lr
 81026ca:	bf00      	nop
 81026cc:	000fffff 	.word	0x000fffff

081026d0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 81026d0:	b480      	push	{r7}
 81026d2:	b083      	sub	sp, #12
 81026d4:	af00      	add	r7, sp, #0
 81026d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 81026d8:	687b      	ldr	r3, [r7, #4]
 81026da:	689b      	ldr	r3, [r3, #8]
 81026dc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 81026e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81026e4:	687a      	ldr	r2, [r7, #4]
 81026e6:	6093      	str	r3, [r2, #8]
}
 81026e8:	bf00      	nop
 81026ea:	370c      	adds	r7, #12
 81026ec:	46bd      	mov	sp, r7
 81026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026f2:	4770      	bx	lr

081026f4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 81026f4:	b480      	push	{r7}
 81026f6:	b083      	sub	sp, #12
 81026f8:	af00      	add	r7, sp, #0
 81026fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 81026fc:	687b      	ldr	r3, [r7, #4]
 81026fe:	689b      	ldr	r3, [r3, #8]
 8102700:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102704:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102708:	d101      	bne.n	810270e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 810270a:	2301      	movs	r3, #1
 810270c:	e000      	b.n	8102710 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 810270e:	2300      	movs	r3, #0
}
 8102710:	4618      	mov	r0, r3
 8102712:	370c      	adds	r7, #12
 8102714:	46bd      	mov	sp, r7
 8102716:	f85d 7b04 	ldr.w	r7, [sp], #4
 810271a:	4770      	bx	lr

0810271c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 810271c:	b480      	push	{r7}
 810271e:	b083      	sub	sp, #12
 8102720:	af00      	add	r7, sp, #0
 8102722:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102724:	687b      	ldr	r3, [r7, #4]
 8102726:	689b      	ldr	r3, [r3, #8]
 8102728:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 810272c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102730:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8102734:	687b      	ldr	r3, [r7, #4]
 8102736:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8102738:	bf00      	nop
 810273a:	370c      	adds	r7, #12
 810273c:	46bd      	mov	sp, r7
 810273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102742:	4770      	bx	lr

08102744 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8102744:	b480      	push	{r7}
 8102746:	b083      	sub	sp, #12
 8102748:	af00      	add	r7, sp, #0
 810274a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810274c:	687b      	ldr	r3, [r7, #4]
 810274e:	689b      	ldr	r3, [r3, #8]
 8102750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102754:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102758:	d101      	bne.n	810275e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810275a:	2301      	movs	r3, #1
 810275c:	e000      	b.n	8102760 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810275e:	2300      	movs	r3, #0
}
 8102760:	4618      	mov	r0, r3
 8102762:	370c      	adds	r7, #12
 8102764:	46bd      	mov	sp, r7
 8102766:	f85d 7b04 	ldr.w	r7, [sp], #4
 810276a:	4770      	bx	lr

0810276c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 810276c:	b480      	push	{r7}
 810276e:	b083      	sub	sp, #12
 8102770:	af00      	add	r7, sp, #0
 8102772:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102774:	687b      	ldr	r3, [r7, #4]
 8102776:	689b      	ldr	r3, [r3, #8]
 8102778:	f003 0301 	and.w	r3, r3, #1
 810277c:	2b01      	cmp	r3, #1
 810277e:	d101      	bne.n	8102784 <LL_ADC_IsEnabled+0x18>
 8102780:	2301      	movs	r3, #1
 8102782:	e000      	b.n	8102786 <LL_ADC_IsEnabled+0x1a>
 8102784:	2300      	movs	r3, #0
}
 8102786:	4618      	mov	r0, r3
 8102788:	370c      	adds	r7, #12
 810278a:	46bd      	mov	sp, r7
 810278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102790:	4770      	bx	lr

08102792 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102792:	b480      	push	{r7}
 8102794:	b083      	sub	sp, #12
 8102796:	af00      	add	r7, sp, #0
 8102798:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810279a:	687b      	ldr	r3, [r7, #4]
 810279c:	689b      	ldr	r3, [r3, #8]
 810279e:	f003 0304 	and.w	r3, r3, #4
 81027a2:	2b04      	cmp	r3, #4
 81027a4:	d101      	bne.n	81027aa <LL_ADC_REG_IsConversionOngoing+0x18>
 81027a6:	2301      	movs	r3, #1
 81027a8:	e000      	b.n	81027ac <LL_ADC_REG_IsConversionOngoing+0x1a>
 81027aa:	2300      	movs	r3, #0
}
 81027ac:	4618      	mov	r0, r3
 81027ae:	370c      	adds	r7, #12
 81027b0:	46bd      	mov	sp, r7
 81027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027b6:	4770      	bx	lr

081027b8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 81027b8:	b480      	push	{r7}
 81027ba:	b083      	sub	sp, #12
 81027bc:	af00      	add	r7, sp, #0
 81027be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81027c0:	687b      	ldr	r3, [r7, #4]
 81027c2:	689b      	ldr	r3, [r3, #8]
 81027c4:	f003 0308 	and.w	r3, r3, #8
 81027c8:	2b08      	cmp	r3, #8
 81027ca:	d101      	bne.n	81027d0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81027cc:	2301      	movs	r3, #1
 81027ce:	e000      	b.n	81027d2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81027d0:	2300      	movs	r3, #0
}
 81027d2:	4618      	mov	r0, r3
 81027d4:	370c      	adds	r7, #12
 81027d6:	46bd      	mov	sp, r7
 81027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027dc:	4770      	bx	lr
	...

081027e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 81027e0:	b590      	push	{r4, r7, lr}
 81027e2:	b089      	sub	sp, #36	; 0x24
 81027e4:	af00      	add	r7, sp, #0
 81027e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81027e8:	2300      	movs	r3, #0
 81027ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81027ec:	2300      	movs	r3, #0
 81027ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 81027f0:	687b      	ldr	r3, [r7, #4]
 81027f2:	2b00      	cmp	r3, #0
 81027f4:	d101      	bne.n	81027fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81027f6:	2301      	movs	r3, #1
 81027f8:	e18f      	b.n	8102b1a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81027fa:	687b      	ldr	r3, [r7, #4]
 81027fc:	68db      	ldr	r3, [r3, #12]
 81027fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102804:	2b00      	cmp	r3, #0
 8102806:	d109      	bne.n	810281c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8102808:	6878      	ldr	r0, [r7, #4]
 810280a:	f7fe fd5d 	bl	81012c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 810280e:	687b      	ldr	r3, [r7, #4]
 8102810:	2200      	movs	r2, #0
 8102812:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8102814:	687b      	ldr	r3, [r7, #4]
 8102816:	2200      	movs	r2, #0
 8102818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 810281c:	687b      	ldr	r3, [r7, #4]
 810281e:	681b      	ldr	r3, [r3, #0]
 8102820:	4618      	mov	r0, r3
 8102822:	f7ff ff67 	bl	81026f4 <LL_ADC_IsDeepPowerDownEnabled>
 8102826:	4603      	mov	r3, r0
 8102828:	2b00      	cmp	r3, #0
 810282a:	d004      	beq.n	8102836 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 810282c:	687b      	ldr	r3, [r7, #4]
 810282e:	681b      	ldr	r3, [r3, #0]
 8102830:	4618      	mov	r0, r3
 8102832:	f7ff ff4d 	bl	81026d0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102836:	687b      	ldr	r3, [r7, #4]
 8102838:	681b      	ldr	r3, [r3, #0]
 810283a:	4618      	mov	r0, r3
 810283c:	f7ff ff82 	bl	8102744 <LL_ADC_IsInternalRegulatorEnabled>
 8102840:	4603      	mov	r3, r0
 8102842:	2b00      	cmp	r3, #0
 8102844:	d114      	bne.n	8102870 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102846:	687b      	ldr	r3, [r7, #4]
 8102848:	681b      	ldr	r3, [r3, #0]
 810284a:	4618      	mov	r0, r3
 810284c:	f7ff ff66 	bl	810271c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102850:	4b88      	ldr	r3, [pc, #544]	; (8102a74 <HAL_ADC_Init+0x294>)
 8102852:	681b      	ldr	r3, [r3, #0]
 8102854:	099b      	lsrs	r3, r3, #6
 8102856:	4a88      	ldr	r2, [pc, #544]	; (8102a78 <HAL_ADC_Init+0x298>)
 8102858:	fba2 2303 	umull	r2, r3, r2, r3
 810285c:	099b      	lsrs	r3, r3, #6
 810285e:	3301      	adds	r3, #1
 8102860:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102862:	e002      	b.n	810286a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102864:	68bb      	ldr	r3, [r7, #8]
 8102866:	3b01      	subs	r3, #1
 8102868:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810286a:	68bb      	ldr	r3, [r7, #8]
 810286c:	2b00      	cmp	r3, #0
 810286e:	d1f9      	bne.n	8102864 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	681b      	ldr	r3, [r3, #0]
 8102874:	4618      	mov	r0, r3
 8102876:	f7ff ff65 	bl	8102744 <LL_ADC_IsInternalRegulatorEnabled>
 810287a:	4603      	mov	r3, r0
 810287c:	2b00      	cmp	r3, #0
 810287e:	d10d      	bne.n	810289c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102884:	f043 0210 	orr.w	r2, r3, #16
 8102888:	687b      	ldr	r3, [r7, #4]
 810288a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810288c:	687b      	ldr	r3, [r7, #4]
 810288e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102890:	f043 0201 	orr.w	r2, r3, #1
 8102894:	687b      	ldr	r3, [r7, #4]
 8102896:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8102898:	2301      	movs	r3, #1
 810289a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810289c:	687b      	ldr	r3, [r7, #4]
 810289e:	681b      	ldr	r3, [r3, #0]
 81028a0:	4618      	mov	r0, r3
 81028a2:	f7ff ff76 	bl	8102792 <LL_ADC_REG_IsConversionOngoing>
 81028a6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028ac:	f003 0310 	and.w	r3, r3, #16
 81028b0:	2b00      	cmp	r3, #0
 81028b2:	f040 8129 	bne.w	8102b08 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 81028b6:	697b      	ldr	r3, [r7, #20]
 81028b8:	2b00      	cmp	r3, #0
 81028ba:	f040 8125 	bne.w	8102b08 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81028be:	687b      	ldr	r3, [r7, #4]
 81028c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028c2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 81028c6:	f043 0202 	orr.w	r2, r3, #2
 81028ca:	687b      	ldr	r3, [r7, #4]
 81028cc:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81028ce:	687b      	ldr	r3, [r7, #4]
 81028d0:	681b      	ldr	r3, [r3, #0]
 81028d2:	4618      	mov	r0, r3
 81028d4:	f7ff ff4a 	bl	810276c <LL_ADC_IsEnabled>
 81028d8:	4603      	mov	r3, r0
 81028da:	2b00      	cmp	r3, #0
 81028dc:	d136      	bne.n	810294c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81028de:	687b      	ldr	r3, [r7, #4]
 81028e0:	681b      	ldr	r3, [r3, #0]
 81028e2:	4a66      	ldr	r2, [pc, #408]	; (8102a7c <HAL_ADC_Init+0x29c>)
 81028e4:	4293      	cmp	r3, r2
 81028e6:	d004      	beq.n	81028f2 <HAL_ADC_Init+0x112>
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	681b      	ldr	r3, [r3, #0]
 81028ec:	4a64      	ldr	r2, [pc, #400]	; (8102a80 <HAL_ADC_Init+0x2a0>)
 81028ee:	4293      	cmp	r3, r2
 81028f0:	d10e      	bne.n	8102910 <HAL_ADC_Init+0x130>
 81028f2:	4862      	ldr	r0, [pc, #392]	; (8102a7c <HAL_ADC_Init+0x29c>)
 81028f4:	f7ff ff3a 	bl	810276c <LL_ADC_IsEnabled>
 81028f8:	4604      	mov	r4, r0
 81028fa:	4861      	ldr	r0, [pc, #388]	; (8102a80 <HAL_ADC_Init+0x2a0>)
 81028fc:	f7ff ff36 	bl	810276c <LL_ADC_IsEnabled>
 8102900:	4603      	mov	r3, r0
 8102902:	4323      	orrs	r3, r4
 8102904:	2b00      	cmp	r3, #0
 8102906:	bf0c      	ite	eq
 8102908:	2301      	moveq	r3, #1
 810290a:	2300      	movne	r3, #0
 810290c:	b2db      	uxtb	r3, r3
 810290e:	e008      	b.n	8102922 <HAL_ADC_Init+0x142>
 8102910:	485c      	ldr	r0, [pc, #368]	; (8102a84 <HAL_ADC_Init+0x2a4>)
 8102912:	f7ff ff2b 	bl	810276c <LL_ADC_IsEnabled>
 8102916:	4603      	mov	r3, r0
 8102918:	2b00      	cmp	r3, #0
 810291a:	bf0c      	ite	eq
 810291c:	2301      	moveq	r3, #1
 810291e:	2300      	movne	r3, #0
 8102920:	b2db      	uxtb	r3, r3
 8102922:	2b00      	cmp	r3, #0
 8102924:	d012      	beq.n	810294c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102926:	687b      	ldr	r3, [r7, #4]
 8102928:	681b      	ldr	r3, [r3, #0]
 810292a:	4a54      	ldr	r2, [pc, #336]	; (8102a7c <HAL_ADC_Init+0x29c>)
 810292c:	4293      	cmp	r3, r2
 810292e:	d004      	beq.n	810293a <HAL_ADC_Init+0x15a>
 8102930:	687b      	ldr	r3, [r7, #4]
 8102932:	681b      	ldr	r3, [r3, #0]
 8102934:	4a52      	ldr	r2, [pc, #328]	; (8102a80 <HAL_ADC_Init+0x2a0>)
 8102936:	4293      	cmp	r3, r2
 8102938:	d101      	bne.n	810293e <HAL_ADC_Init+0x15e>
 810293a:	4a53      	ldr	r2, [pc, #332]	; (8102a88 <HAL_ADC_Init+0x2a8>)
 810293c:	e000      	b.n	8102940 <HAL_ADC_Init+0x160>
 810293e:	4a53      	ldr	r2, [pc, #332]	; (8102a8c <HAL_ADC_Init+0x2ac>)
 8102940:	687b      	ldr	r3, [r7, #4]
 8102942:	685b      	ldr	r3, [r3, #4]
 8102944:	4619      	mov	r1, r3
 8102946:	4610      	mov	r0, r2
 8102948:	f7ff fdbe 	bl	81024c8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 810294c:	f7ff fdb0 	bl	81024b0 <HAL_GetREVID>
 8102950:	4603      	mov	r3, r0
 8102952:	f241 0203 	movw	r2, #4099	; 0x1003
 8102956:	4293      	cmp	r3, r2
 8102958:	d914      	bls.n	8102984 <HAL_ADC_Init+0x1a4>
 810295a:	687b      	ldr	r3, [r7, #4]
 810295c:	689b      	ldr	r3, [r3, #8]
 810295e:	2b10      	cmp	r3, #16
 8102960:	d110      	bne.n	8102984 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102962:	687b      	ldr	r3, [r7, #4]
 8102964:	7d5b      	ldrb	r3, [r3, #21]
 8102966:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102968:	687b      	ldr	r3, [r7, #4]
 810296a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810296c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102972:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	7f1b      	ldrb	r3, [r3, #28]
 8102978:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810297a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810297c:	f043 030c 	orr.w	r3, r3, #12
 8102980:	61bb      	str	r3, [r7, #24]
 8102982:	e00d      	b.n	81029a0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102984:	687b      	ldr	r3, [r7, #4]
 8102986:	7d5b      	ldrb	r3, [r3, #21]
 8102988:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810298a:	687b      	ldr	r3, [r7, #4]
 810298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810298e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102994:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102996:	687b      	ldr	r3, [r7, #4]
 8102998:	7f1b      	ldrb	r3, [r3, #28]
 810299a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810299c:	4313      	orrs	r3, r2
 810299e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 81029a0:	687b      	ldr	r3, [r7, #4]
 81029a2:	7f1b      	ldrb	r3, [r3, #28]
 81029a4:	2b01      	cmp	r3, #1
 81029a6:	d106      	bne.n	81029b6 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 81029a8:	687b      	ldr	r3, [r7, #4]
 81029aa:	6a1b      	ldr	r3, [r3, #32]
 81029ac:	3b01      	subs	r3, #1
 81029ae:	045b      	lsls	r3, r3, #17
 81029b0:	69ba      	ldr	r2, [r7, #24]
 81029b2:	4313      	orrs	r3, r2
 81029b4:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 81029b6:	687b      	ldr	r3, [r7, #4]
 81029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81029ba:	2b00      	cmp	r3, #0
 81029bc:	d009      	beq.n	81029d2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81029be:	687b      	ldr	r3, [r7, #4]
 81029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81029c2:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 81029c6:	687b      	ldr	r3, [r7, #4]
 81029c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81029ca:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81029cc:	69ba      	ldr	r2, [r7, #24]
 81029ce:	4313      	orrs	r3, r2
 81029d0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 81029d2:	687b      	ldr	r3, [r7, #4]
 81029d4:	681b      	ldr	r3, [r3, #0]
 81029d6:	68da      	ldr	r2, [r3, #12]
 81029d8:	4b2d      	ldr	r3, [pc, #180]	; (8102a90 <HAL_ADC_Init+0x2b0>)
 81029da:	4013      	ands	r3, r2
 81029dc:	687a      	ldr	r2, [r7, #4]
 81029de:	6812      	ldr	r2, [r2, #0]
 81029e0:	69b9      	ldr	r1, [r7, #24]
 81029e2:	430b      	orrs	r3, r1
 81029e4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81029e6:	687b      	ldr	r3, [r7, #4]
 81029e8:	681b      	ldr	r3, [r3, #0]
 81029ea:	4618      	mov	r0, r3
 81029ec:	f7ff fed1 	bl	8102792 <LL_ADC_REG_IsConversionOngoing>
 81029f0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81029f2:	687b      	ldr	r3, [r7, #4]
 81029f4:	681b      	ldr	r3, [r3, #0]
 81029f6:	4618      	mov	r0, r3
 81029f8:	f7ff fede 	bl	81027b8 <LL_ADC_INJ_IsConversionOngoing>
 81029fc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81029fe:	693b      	ldr	r3, [r7, #16]
 8102a00:	2b00      	cmp	r3, #0
 8102a02:	d15f      	bne.n	8102ac4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102a04:	68fb      	ldr	r3, [r7, #12]
 8102a06:	2b00      	cmp	r3, #0
 8102a08:	d15c      	bne.n	8102ac4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102a0a:	687b      	ldr	r3, [r7, #4]
 8102a0c:	7d1b      	ldrb	r3, [r3, #20]
 8102a0e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102a10:	687b      	ldr	r3, [r7, #4]
 8102a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8102a14:	4313      	orrs	r3, r2
 8102a16:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102a18:	687b      	ldr	r3, [r7, #4]
 8102a1a:	681b      	ldr	r3, [r3, #0]
 8102a1c:	68db      	ldr	r3, [r3, #12]
 8102a1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102a22:	f023 0303 	bic.w	r3, r3, #3
 8102a26:	687a      	ldr	r2, [r7, #4]
 8102a28:	6812      	ldr	r2, [r2, #0]
 8102a2a:	69b9      	ldr	r1, [r7, #24]
 8102a2c:	430b      	orrs	r3, r1
 8102a2e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102a30:	687b      	ldr	r3, [r7, #4]
 8102a32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8102a36:	2b01      	cmp	r3, #1
 8102a38:	d12e      	bne.n	8102a98 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102a3e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102a40:	687b      	ldr	r3, [r7, #4]
 8102a42:	681b      	ldr	r3, [r3, #0]
 8102a44:	691a      	ldr	r2, [r3, #16]
 8102a46:	4b13      	ldr	r3, [pc, #76]	; (8102a94 <HAL_ADC_Init+0x2b4>)
 8102a48:	4013      	ands	r3, r2
 8102a4a:	687a      	ldr	r2, [r7, #4]
 8102a4c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8102a4e:	3a01      	subs	r2, #1
 8102a50:	0411      	lsls	r1, r2, #16
 8102a52:	687a      	ldr	r2, [r7, #4]
 8102a54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8102a56:	4311      	orrs	r1, r2
 8102a58:	687a      	ldr	r2, [r7, #4]
 8102a5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102a5c:	4311      	orrs	r1, r2
 8102a5e:	687a      	ldr	r2, [r7, #4]
 8102a60:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102a62:	430a      	orrs	r2, r1
 8102a64:	431a      	orrs	r2, r3
 8102a66:	687b      	ldr	r3, [r7, #4]
 8102a68:	681b      	ldr	r3, [r3, #0]
 8102a6a:	f042 0201 	orr.w	r2, r2, #1
 8102a6e:	611a      	str	r2, [r3, #16]
 8102a70:	e01a      	b.n	8102aa8 <HAL_ADC_Init+0x2c8>
 8102a72:	bf00      	nop
 8102a74:	10000000 	.word	0x10000000
 8102a78:	053e2d63 	.word	0x053e2d63
 8102a7c:	40022000 	.word	0x40022000
 8102a80:	40022100 	.word	0x40022100
 8102a84:	58026000 	.word	0x58026000
 8102a88:	40022300 	.word	0x40022300
 8102a8c:	58026300 	.word	0x58026300
 8102a90:	fff0c003 	.word	0xfff0c003
 8102a94:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102a98:	687b      	ldr	r3, [r7, #4]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	691a      	ldr	r2, [r3, #16]
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	f022 0201 	bic.w	r2, r2, #1
 8102aa6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	691b      	ldr	r3, [r3, #16]
 8102aae:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	681b      	ldr	r3, [r3, #0]
 8102aba:	430a      	orrs	r2, r1
 8102abc:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8102abe:	6878      	ldr	r0, [r7, #4]
 8102ac0:	f000 fb80 	bl	81031c4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102ac4:	687b      	ldr	r3, [r7, #4]
 8102ac6:	68db      	ldr	r3, [r3, #12]
 8102ac8:	2b01      	cmp	r3, #1
 8102aca:	d10c      	bne.n	8102ae6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102acc:	687b      	ldr	r3, [r7, #4]
 8102ace:	681b      	ldr	r3, [r3, #0]
 8102ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102ad2:	f023 010f 	bic.w	r1, r3, #15
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	699b      	ldr	r3, [r3, #24]
 8102ada:	1e5a      	subs	r2, r3, #1
 8102adc:	687b      	ldr	r3, [r7, #4]
 8102ade:	681b      	ldr	r3, [r3, #0]
 8102ae0:	430a      	orrs	r2, r1
 8102ae2:	631a      	str	r2, [r3, #48]	; 0x30
 8102ae4:	e007      	b.n	8102af6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102ae6:	687b      	ldr	r3, [r7, #4]
 8102ae8:	681b      	ldr	r3, [r3, #0]
 8102aea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8102aec:	687b      	ldr	r3, [r7, #4]
 8102aee:	681b      	ldr	r3, [r3, #0]
 8102af0:	f022 020f 	bic.w	r2, r2, #15
 8102af4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102af6:	687b      	ldr	r3, [r7, #4]
 8102af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102afa:	f023 0303 	bic.w	r3, r3, #3
 8102afe:	f043 0201 	orr.w	r2, r3, #1
 8102b02:	687b      	ldr	r3, [r7, #4]
 8102b04:	655a      	str	r2, [r3, #84]	; 0x54
 8102b06:	e007      	b.n	8102b18 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102b08:	687b      	ldr	r3, [r7, #4]
 8102b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b0c:	f043 0210 	orr.w	r2, r3, #16
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102b14:	2301      	movs	r3, #1
 8102b16:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8102b18:	7ffb      	ldrb	r3, [r7, #31]
}
 8102b1a:	4618      	mov	r0, r3
 8102b1c:	3724      	adds	r7, #36	; 0x24
 8102b1e:	46bd      	mov	sp, r7
 8102b20:	bd90      	pop	{r4, r7, pc}
 8102b22:	bf00      	nop

08102b24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8102b24:	b590      	push	{r4, r7, lr}
 8102b26:	b0a1      	sub	sp, #132	; 0x84
 8102b28:	af00      	add	r7, sp, #0
 8102b2a:	6078      	str	r0, [r7, #4]
 8102b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102b2e:	2300      	movs	r3, #0
 8102b30:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8102b34:	2300      	movs	r3, #0
 8102b36:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8102b38:	683b      	ldr	r3, [r7, #0]
 8102b3a:	68db      	ldr	r3, [r3, #12]
 8102b3c:	4a9d      	ldr	r2, [pc, #628]	; (8102db4 <HAL_ADC_ConfigChannel+0x290>)
 8102b3e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102b40:	687b      	ldr	r3, [r7, #4]
 8102b42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8102b46:	2b01      	cmp	r3, #1
 8102b48:	d101      	bne.n	8102b4e <HAL_ADC_ConfigChannel+0x2a>
 8102b4a:	2302      	movs	r3, #2
 8102b4c:	e321      	b.n	8103192 <HAL_ADC_ConfigChannel+0x66e>
 8102b4e:	687b      	ldr	r3, [r7, #4]
 8102b50:	2201      	movs	r2, #1
 8102b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102b56:	687b      	ldr	r3, [r7, #4]
 8102b58:	681b      	ldr	r3, [r3, #0]
 8102b5a:	4618      	mov	r0, r3
 8102b5c:	f7ff fe19 	bl	8102792 <LL_ADC_REG_IsConversionOngoing>
 8102b60:	4603      	mov	r3, r0
 8102b62:	2b00      	cmp	r3, #0
 8102b64:	f040 8306 	bne.w	8103174 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102b68:	683b      	ldr	r3, [r7, #0]
 8102b6a:	681b      	ldr	r3, [r3, #0]
 8102b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b70:	2b00      	cmp	r3, #0
 8102b72:	d108      	bne.n	8102b86 <HAL_ADC_ConfigChannel+0x62>
 8102b74:	683b      	ldr	r3, [r7, #0]
 8102b76:	681b      	ldr	r3, [r3, #0]
 8102b78:	0e9b      	lsrs	r3, r3, #26
 8102b7a:	f003 031f 	and.w	r3, r3, #31
 8102b7e:	2201      	movs	r2, #1
 8102b80:	fa02 f303 	lsl.w	r3, r2, r3
 8102b84:	e016      	b.n	8102bb4 <HAL_ADC_ConfigChannel+0x90>
 8102b86:	683b      	ldr	r3, [r7, #0]
 8102b88:	681b      	ldr	r3, [r3, #0]
 8102b8a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102b8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8102b8e:	fa93 f3a3 	rbit	r3, r3
 8102b92:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8102b94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8102b96:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8102b98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102b9a:	2b00      	cmp	r3, #0
 8102b9c:	d101      	bne.n	8102ba2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8102b9e:	2320      	movs	r3, #32
 8102ba0:	e003      	b.n	8102baa <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8102ba2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102ba4:	fab3 f383 	clz	r3, r3
 8102ba8:	b2db      	uxtb	r3, r3
 8102baa:	f003 031f 	and.w	r3, r3, #31
 8102bae:	2201      	movs	r2, #1
 8102bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8102bb4:	687a      	ldr	r2, [r7, #4]
 8102bb6:	6812      	ldr	r2, [r2, #0]
 8102bb8:	69d1      	ldr	r1, [r2, #28]
 8102bba:	687a      	ldr	r2, [r7, #4]
 8102bbc:	6812      	ldr	r2, [r2, #0]
 8102bbe:	430b      	orrs	r3, r1
 8102bc0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102bc2:	687b      	ldr	r3, [r7, #4]
 8102bc4:	6818      	ldr	r0, [r3, #0]
 8102bc6:	683b      	ldr	r3, [r7, #0]
 8102bc8:	6859      	ldr	r1, [r3, #4]
 8102bca:	683b      	ldr	r3, [r7, #0]
 8102bcc:	681b      	ldr	r3, [r3, #0]
 8102bce:	461a      	mov	r2, r3
 8102bd0:	f7ff fd02 	bl	81025d8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102bd4:	687b      	ldr	r3, [r7, #4]
 8102bd6:	681b      	ldr	r3, [r3, #0]
 8102bd8:	4618      	mov	r0, r3
 8102bda:	f7ff fdda 	bl	8102792 <LL_ADC_REG_IsConversionOngoing>
 8102bde:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102be0:	687b      	ldr	r3, [r7, #4]
 8102be2:	681b      	ldr	r3, [r3, #0]
 8102be4:	4618      	mov	r0, r3
 8102be6:	f7ff fde7 	bl	81027b8 <LL_ADC_INJ_IsConversionOngoing>
 8102bea:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102bec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8102bee:	2b00      	cmp	r3, #0
 8102bf0:	f040 80b3 	bne.w	8102d5a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102bf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8102bf6:	2b00      	cmp	r3, #0
 8102bf8:	f040 80af 	bne.w	8102d5a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8102bfc:	687b      	ldr	r3, [r7, #4]
 8102bfe:	6818      	ldr	r0, [r3, #0]
 8102c00:	683b      	ldr	r3, [r7, #0]
 8102c02:	6819      	ldr	r1, [r3, #0]
 8102c04:	683b      	ldr	r3, [r7, #0]
 8102c06:	689b      	ldr	r3, [r3, #8]
 8102c08:	461a      	mov	r2, r3
 8102c0a:	f7ff fd11 	bl	8102630 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102c0e:	4b6a      	ldr	r3, [pc, #424]	; (8102db8 <HAL_ADC_ConfigChannel+0x294>)
 8102c10:	681b      	ldr	r3, [r3, #0]
 8102c12:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8102c16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102c1a:	d10b      	bne.n	8102c34 <HAL_ADC_ConfigChannel+0x110>
 8102c1c:	683b      	ldr	r3, [r7, #0]
 8102c1e:	695a      	ldr	r2, [r3, #20]
 8102c20:	687b      	ldr	r3, [r7, #4]
 8102c22:	681b      	ldr	r3, [r3, #0]
 8102c24:	68db      	ldr	r3, [r3, #12]
 8102c26:	089b      	lsrs	r3, r3, #2
 8102c28:	f003 0307 	and.w	r3, r3, #7
 8102c2c:	005b      	lsls	r3, r3, #1
 8102c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8102c32:	e01d      	b.n	8102c70 <HAL_ADC_ConfigChannel+0x14c>
 8102c34:	687b      	ldr	r3, [r7, #4]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	68db      	ldr	r3, [r3, #12]
 8102c3a:	f003 0310 	and.w	r3, r3, #16
 8102c3e:	2b00      	cmp	r3, #0
 8102c40:	d10b      	bne.n	8102c5a <HAL_ADC_ConfigChannel+0x136>
 8102c42:	683b      	ldr	r3, [r7, #0]
 8102c44:	695a      	ldr	r2, [r3, #20]
 8102c46:	687b      	ldr	r3, [r7, #4]
 8102c48:	681b      	ldr	r3, [r3, #0]
 8102c4a:	68db      	ldr	r3, [r3, #12]
 8102c4c:	089b      	lsrs	r3, r3, #2
 8102c4e:	f003 0307 	and.w	r3, r3, #7
 8102c52:	005b      	lsls	r3, r3, #1
 8102c54:	fa02 f303 	lsl.w	r3, r2, r3
 8102c58:	e00a      	b.n	8102c70 <HAL_ADC_ConfigChannel+0x14c>
 8102c5a:	683b      	ldr	r3, [r7, #0]
 8102c5c:	695a      	ldr	r2, [r3, #20]
 8102c5e:	687b      	ldr	r3, [r7, #4]
 8102c60:	681b      	ldr	r3, [r3, #0]
 8102c62:	68db      	ldr	r3, [r3, #12]
 8102c64:	089b      	lsrs	r3, r3, #2
 8102c66:	f003 0304 	and.w	r3, r3, #4
 8102c6a:	005b      	lsls	r3, r3, #1
 8102c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8102c70:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102c72:	683b      	ldr	r3, [r7, #0]
 8102c74:	691b      	ldr	r3, [r3, #16]
 8102c76:	2b04      	cmp	r3, #4
 8102c78:	d027      	beq.n	8102cca <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8102c7a:	687b      	ldr	r3, [r7, #4]
 8102c7c:	6818      	ldr	r0, [r3, #0]
 8102c7e:	683b      	ldr	r3, [r7, #0]
 8102c80:	6919      	ldr	r1, [r3, #16]
 8102c82:	683b      	ldr	r3, [r7, #0]
 8102c84:	681a      	ldr	r2, [r3, #0]
 8102c86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102c88:	f7ff fc52 	bl	8102530 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102c8c:	687b      	ldr	r3, [r7, #4]
 8102c8e:	6818      	ldr	r0, [r3, #0]
 8102c90:	683b      	ldr	r3, [r7, #0]
 8102c92:	6919      	ldr	r1, [r3, #16]
 8102c94:	683b      	ldr	r3, [r7, #0]
 8102c96:	7e5b      	ldrb	r3, [r3, #25]
 8102c98:	2b01      	cmp	r3, #1
 8102c9a:	d102      	bne.n	8102ca2 <HAL_ADC_ConfigChannel+0x17e>
 8102c9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8102ca0:	e000      	b.n	8102ca4 <HAL_ADC_ConfigChannel+0x180>
 8102ca2:	2300      	movs	r3, #0
 8102ca4:	461a      	mov	r2, r3
 8102ca6:	f7ff fc7c 	bl	81025a2 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	6818      	ldr	r0, [r3, #0]
 8102cae:	683b      	ldr	r3, [r7, #0]
 8102cb0:	6919      	ldr	r1, [r3, #16]
 8102cb2:	683b      	ldr	r3, [r7, #0]
 8102cb4:	7e1b      	ldrb	r3, [r3, #24]
 8102cb6:	2b01      	cmp	r3, #1
 8102cb8:	d102      	bne.n	8102cc0 <HAL_ADC_ConfigChannel+0x19c>
 8102cba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8102cbe:	e000      	b.n	8102cc2 <HAL_ADC_ConfigChannel+0x19e>
 8102cc0:	2300      	movs	r3, #0
 8102cc2:	461a      	mov	r2, r3
 8102cc4:	f7ff fc54 	bl	8102570 <LL_ADC_SetDataRightShift>
 8102cc8:	e047      	b.n	8102d5a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102cca:	687b      	ldr	r3, [r7, #4]
 8102ccc:	681b      	ldr	r3, [r3, #0]
 8102cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102cd0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102cd4:	683b      	ldr	r3, [r7, #0]
 8102cd6:	681b      	ldr	r3, [r3, #0]
 8102cd8:	069b      	lsls	r3, r3, #26
 8102cda:	429a      	cmp	r2, r3
 8102cdc:	d107      	bne.n	8102cee <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102cde:	687b      	ldr	r3, [r7, #4]
 8102ce0:	681b      	ldr	r3, [r3, #0]
 8102ce2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8102ce4:	687b      	ldr	r3, [r7, #4]
 8102ce6:	681b      	ldr	r3, [r3, #0]
 8102ce8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102cec:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102cee:	687b      	ldr	r3, [r7, #4]
 8102cf0:	681b      	ldr	r3, [r3, #0]
 8102cf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102cf4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102cf8:	683b      	ldr	r3, [r7, #0]
 8102cfa:	681b      	ldr	r3, [r3, #0]
 8102cfc:	069b      	lsls	r3, r3, #26
 8102cfe:	429a      	cmp	r2, r3
 8102d00:	d107      	bne.n	8102d12 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102d02:	687b      	ldr	r3, [r7, #4]
 8102d04:	681b      	ldr	r3, [r3, #0]
 8102d06:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	681b      	ldr	r3, [r3, #0]
 8102d0c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102d10:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	681b      	ldr	r3, [r3, #0]
 8102d16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102d18:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102d1c:	683b      	ldr	r3, [r7, #0]
 8102d1e:	681b      	ldr	r3, [r3, #0]
 8102d20:	069b      	lsls	r3, r3, #26
 8102d22:	429a      	cmp	r2, r3
 8102d24:	d107      	bne.n	8102d36 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102d26:	687b      	ldr	r3, [r7, #4]
 8102d28:	681b      	ldr	r3, [r3, #0]
 8102d2a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8102d2c:	687b      	ldr	r3, [r7, #4]
 8102d2e:	681b      	ldr	r3, [r3, #0]
 8102d30:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102d34:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102d36:	687b      	ldr	r3, [r7, #4]
 8102d38:	681b      	ldr	r3, [r3, #0]
 8102d3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102d3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102d40:	683b      	ldr	r3, [r7, #0]
 8102d42:	681b      	ldr	r3, [r3, #0]
 8102d44:	069b      	lsls	r3, r3, #26
 8102d46:	429a      	cmp	r2, r3
 8102d48:	d107      	bne.n	8102d5a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102d4a:	687b      	ldr	r3, [r7, #4]
 8102d4c:	681b      	ldr	r3, [r3, #0]
 8102d4e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8102d50:	687b      	ldr	r3, [r7, #4]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102d58:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102d5a:	687b      	ldr	r3, [r7, #4]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	4618      	mov	r0, r3
 8102d60:	f7ff fd04 	bl	810276c <LL_ADC_IsEnabled>
 8102d64:	4603      	mov	r3, r0
 8102d66:	2b00      	cmp	r3, #0
 8102d68:	f040 820d 	bne.w	8103186 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	6818      	ldr	r0, [r3, #0]
 8102d70:	683b      	ldr	r3, [r7, #0]
 8102d72:	6819      	ldr	r1, [r3, #0]
 8102d74:	683b      	ldr	r3, [r7, #0]
 8102d76:	68db      	ldr	r3, [r3, #12]
 8102d78:	461a      	mov	r2, r3
 8102d7a:	f7ff fc85 	bl	8102688 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102d7e:	683b      	ldr	r3, [r7, #0]
 8102d80:	68db      	ldr	r3, [r3, #12]
 8102d82:	4a0c      	ldr	r2, [pc, #48]	; (8102db4 <HAL_ADC_ConfigChannel+0x290>)
 8102d84:	4293      	cmp	r3, r2
 8102d86:	f040 8133 	bne.w	8102ff0 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102d8a:	687b      	ldr	r3, [r7, #4]
 8102d8c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102d8e:	683b      	ldr	r3, [r7, #0]
 8102d90:	681b      	ldr	r3, [r3, #0]
 8102d92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102d96:	2b00      	cmp	r3, #0
 8102d98:	d110      	bne.n	8102dbc <HAL_ADC_ConfigChannel+0x298>
 8102d9a:	683b      	ldr	r3, [r7, #0]
 8102d9c:	681b      	ldr	r3, [r3, #0]
 8102d9e:	0e9b      	lsrs	r3, r3, #26
 8102da0:	3301      	adds	r3, #1
 8102da2:	f003 031f 	and.w	r3, r3, #31
 8102da6:	2b09      	cmp	r3, #9
 8102da8:	bf94      	ite	ls
 8102daa:	2301      	movls	r3, #1
 8102dac:	2300      	movhi	r3, #0
 8102dae:	b2db      	uxtb	r3, r3
 8102db0:	e01e      	b.n	8102df0 <HAL_ADC_ConfigChannel+0x2cc>
 8102db2:	bf00      	nop
 8102db4:	47ff0000 	.word	0x47ff0000
 8102db8:	5c001000 	.word	0x5c001000
 8102dbc:	683b      	ldr	r3, [r7, #0]
 8102dbe:	681b      	ldr	r3, [r3, #0]
 8102dc0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102dc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8102dc4:	fa93 f3a3 	rbit	r3, r3
 8102dc8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8102dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8102dcc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8102dce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102dd0:	2b00      	cmp	r3, #0
 8102dd2:	d101      	bne.n	8102dd8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8102dd4:	2320      	movs	r3, #32
 8102dd6:	e003      	b.n	8102de0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8102dd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102dda:	fab3 f383 	clz	r3, r3
 8102dde:	b2db      	uxtb	r3, r3
 8102de0:	3301      	adds	r3, #1
 8102de2:	f003 031f 	and.w	r3, r3, #31
 8102de6:	2b09      	cmp	r3, #9
 8102de8:	bf94      	ite	ls
 8102dea:	2301      	movls	r3, #1
 8102dec:	2300      	movhi	r3, #0
 8102dee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102df0:	2b00      	cmp	r3, #0
 8102df2:	d079      	beq.n	8102ee8 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102df4:	683b      	ldr	r3, [r7, #0]
 8102df6:	681b      	ldr	r3, [r3, #0]
 8102df8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102dfc:	2b00      	cmp	r3, #0
 8102dfe:	d107      	bne.n	8102e10 <HAL_ADC_ConfigChannel+0x2ec>
 8102e00:	683b      	ldr	r3, [r7, #0]
 8102e02:	681b      	ldr	r3, [r3, #0]
 8102e04:	0e9b      	lsrs	r3, r3, #26
 8102e06:	3301      	adds	r3, #1
 8102e08:	069b      	lsls	r3, r3, #26
 8102e0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102e0e:	e015      	b.n	8102e3c <HAL_ADC_ConfigChannel+0x318>
 8102e10:	683b      	ldr	r3, [r7, #0]
 8102e12:	681b      	ldr	r3, [r3, #0]
 8102e14:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8102e18:	fa93 f3a3 	rbit	r3, r3
 8102e1c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8102e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8102e20:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8102e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102e24:	2b00      	cmp	r3, #0
 8102e26:	d101      	bne.n	8102e2c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8102e28:	2320      	movs	r3, #32
 8102e2a:	e003      	b.n	8102e34 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8102e2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102e2e:	fab3 f383 	clz	r3, r3
 8102e32:	b2db      	uxtb	r3, r3
 8102e34:	3301      	adds	r3, #1
 8102e36:	069b      	lsls	r3, r3, #26
 8102e38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102e3c:	683b      	ldr	r3, [r7, #0]
 8102e3e:	681b      	ldr	r3, [r3, #0]
 8102e40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102e44:	2b00      	cmp	r3, #0
 8102e46:	d109      	bne.n	8102e5c <HAL_ADC_ConfigChannel+0x338>
 8102e48:	683b      	ldr	r3, [r7, #0]
 8102e4a:	681b      	ldr	r3, [r3, #0]
 8102e4c:	0e9b      	lsrs	r3, r3, #26
 8102e4e:	3301      	adds	r3, #1
 8102e50:	f003 031f 	and.w	r3, r3, #31
 8102e54:	2101      	movs	r1, #1
 8102e56:	fa01 f303 	lsl.w	r3, r1, r3
 8102e5a:	e017      	b.n	8102e8c <HAL_ADC_ConfigChannel+0x368>
 8102e5c:	683b      	ldr	r3, [r7, #0]
 8102e5e:	681b      	ldr	r3, [r3, #0]
 8102e60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102e62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8102e64:	fa93 f3a3 	rbit	r3, r3
 8102e68:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8102e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8102e6c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8102e6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102e70:	2b00      	cmp	r3, #0
 8102e72:	d101      	bne.n	8102e78 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8102e74:	2320      	movs	r3, #32
 8102e76:	e003      	b.n	8102e80 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8102e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102e7a:	fab3 f383 	clz	r3, r3
 8102e7e:	b2db      	uxtb	r3, r3
 8102e80:	3301      	adds	r3, #1
 8102e82:	f003 031f 	and.w	r3, r3, #31
 8102e86:	2101      	movs	r1, #1
 8102e88:	fa01 f303 	lsl.w	r3, r1, r3
 8102e8c:	ea42 0103 	orr.w	r1, r2, r3
 8102e90:	683b      	ldr	r3, [r7, #0]
 8102e92:	681b      	ldr	r3, [r3, #0]
 8102e94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102e98:	2b00      	cmp	r3, #0
 8102e9a:	d10a      	bne.n	8102eb2 <HAL_ADC_ConfigChannel+0x38e>
 8102e9c:	683b      	ldr	r3, [r7, #0]
 8102e9e:	681b      	ldr	r3, [r3, #0]
 8102ea0:	0e9b      	lsrs	r3, r3, #26
 8102ea2:	3301      	adds	r3, #1
 8102ea4:	f003 021f 	and.w	r2, r3, #31
 8102ea8:	4613      	mov	r3, r2
 8102eaa:	005b      	lsls	r3, r3, #1
 8102eac:	4413      	add	r3, r2
 8102eae:	051b      	lsls	r3, r3, #20
 8102eb0:	e018      	b.n	8102ee4 <HAL_ADC_ConfigChannel+0x3c0>
 8102eb2:	683b      	ldr	r3, [r7, #0]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102eba:	fa93 f3a3 	rbit	r3, r3
 8102ebe:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8102ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102ec2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8102ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102ec6:	2b00      	cmp	r3, #0
 8102ec8:	d101      	bne.n	8102ece <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8102eca:	2320      	movs	r3, #32
 8102ecc:	e003      	b.n	8102ed6 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8102ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102ed0:	fab3 f383 	clz	r3, r3
 8102ed4:	b2db      	uxtb	r3, r3
 8102ed6:	3301      	adds	r3, #1
 8102ed8:	f003 021f 	and.w	r2, r3, #31
 8102edc:	4613      	mov	r3, r2
 8102ede:	005b      	lsls	r3, r3, #1
 8102ee0:	4413      	add	r3, r2
 8102ee2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102ee4:	430b      	orrs	r3, r1
 8102ee6:	e07e      	b.n	8102fe6 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102ee8:	683b      	ldr	r3, [r7, #0]
 8102eea:	681b      	ldr	r3, [r3, #0]
 8102eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102ef0:	2b00      	cmp	r3, #0
 8102ef2:	d107      	bne.n	8102f04 <HAL_ADC_ConfigChannel+0x3e0>
 8102ef4:	683b      	ldr	r3, [r7, #0]
 8102ef6:	681b      	ldr	r3, [r3, #0]
 8102ef8:	0e9b      	lsrs	r3, r3, #26
 8102efa:	3301      	adds	r3, #1
 8102efc:	069b      	lsls	r3, r3, #26
 8102efe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102f02:	e015      	b.n	8102f30 <HAL_ADC_ConfigChannel+0x40c>
 8102f04:	683b      	ldr	r3, [r7, #0]
 8102f06:	681b      	ldr	r3, [r3, #0]
 8102f08:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102f0c:	fa93 f3a3 	rbit	r3, r3
 8102f10:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8102f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102f14:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8102f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102f18:	2b00      	cmp	r3, #0
 8102f1a:	d101      	bne.n	8102f20 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8102f1c:	2320      	movs	r3, #32
 8102f1e:	e003      	b.n	8102f28 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8102f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102f22:	fab3 f383 	clz	r3, r3
 8102f26:	b2db      	uxtb	r3, r3
 8102f28:	3301      	adds	r3, #1
 8102f2a:	069b      	lsls	r3, r3, #26
 8102f2c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102f30:	683b      	ldr	r3, [r7, #0]
 8102f32:	681b      	ldr	r3, [r3, #0]
 8102f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102f38:	2b00      	cmp	r3, #0
 8102f3a:	d109      	bne.n	8102f50 <HAL_ADC_ConfigChannel+0x42c>
 8102f3c:	683b      	ldr	r3, [r7, #0]
 8102f3e:	681b      	ldr	r3, [r3, #0]
 8102f40:	0e9b      	lsrs	r3, r3, #26
 8102f42:	3301      	adds	r3, #1
 8102f44:	f003 031f 	and.w	r3, r3, #31
 8102f48:	2101      	movs	r1, #1
 8102f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8102f4e:	e017      	b.n	8102f80 <HAL_ADC_ConfigChannel+0x45c>
 8102f50:	683b      	ldr	r3, [r7, #0]
 8102f52:	681b      	ldr	r3, [r3, #0]
 8102f54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102f56:	69fb      	ldr	r3, [r7, #28]
 8102f58:	fa93 f3a3 	rbit	r3, r3
 8102f5c:	61bb      	str	r3, [r7, #24]
  return result;
 8102f5e:	69bb      	ldr	r3, [r7, #24]
 8102f60:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8102f62:	6a3b      	ldr	r3, [r7, #32]
 8102f64:	2b00      	cmp	r3, #0
 8102f66:	d101      	bne.n	8102f6c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8102f68:	2320      	movs	r3, #32
 8102f6a:	e003      	b.n	8102f74 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8102f6c:	6a3b      	ldr	r3, [r7, #32]
 8102f6e:	fab3 f383 	clz	r3, r3
 8102f72:	b2db      	uxtb	r3, r3
 8102f74:	3301      	adds	r3, #1
 8102f76:	f003 031f 	and.w	r3, r3, #31
 8102f7a:	2101      	movs	r1, #1
 8102f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8102f80:	ea42 0103 	orr.w	r1, r2, r3
 8102f84:	683b      	ldr	r3, [r7, #0]
 8102f86:	681b      	ldr	r3, [r3, #0]
 8102f88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102f8c:	2b00      	cmp	r3, #0
 8102f8e:	d10d      	bne.n	8102fac <HAL_ADC_ConfigChannel+0x488>
 8102f90:	683b      	ldr	r3, [r7, #0]
 8102f92:	681b      	ldr	r3, [r3, #0]
 8102f94:	0e9b      	lsrs	r3, r3, #26
 8102f96:	3301      	adds	r3, #1
 8102f98:	f003 021f 	and.w	r2, r3, #31
 8102f9c:	4613      	mov	r3, r2
 8102f9e:	005b      	lsls	r3, r3, #1
 8102fa0:	4413      	add	r3, r2
 8102fa2:	3b1e      	subs	r3, #30
 8102fa4:	051b      	lsls	r3, r3, #20
 8102fa6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102faa:	e01b      	b.n	8102fe4 <HAL_ADC_ConfigChannel+0x4c0>
 8102fac:	683b      	ldr	r3, [r7, #0]
 8102fae:	681b      	ldr	r3, [r3, #0]
 8102fb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102fb2:	693b      	ldr	r3, [r7, #16]
 8102fb4:	fa93 f3a3 	rbit	r3, r3
 8102fb8:	60fb      	str	r3, [r7, #12]
  return result;
 8102fba:	68fb      	ldr	r3, [r7, #12]
 8102fbc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8102fbe:	697b      	ldr	r3, [r7, #20]
 8102fc0:	2b00      	cmp	r3, #0
 8102fc2:	d101      	bne.n	8102fc8 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8102fc4:	2320      	movs	r3, #32
 8102fc6:	e003      	b.n	8102fd0 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8102fc8:	697b      	ldr	r3, [r7, #20]
 8102fca:	fab3 f383 	clz	r3, r3
 8102fce:	b2db      	uxtb	r3, r3
 8102fd0:	3301      	adds	r3, #1
 8102fd2:	f003 021f 	and.w	r2, r3, #31
 8102fd6:	4613      	mov	r3, r2
 8102fd8:	005b      	lsls	r3, r3, #1
 8102fda:	4413      	add	r3, r2
 8102fdc:	3b1e      	subs	r3, #30
 8102fde:	051b      	lsls	r3, r3, #20
 8102fe0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102fe4:	430b      	orrs	r3, r1
 8102fe6:	683a      	ldr	r2, [r7, #0]
 8102fe8:	6892      	ldr	r2, [r2, #8]
 8102fea:	4619      	mov	r1, r3
 8102fec:	f7ff fb20 	bl	8102630 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8102ff0:	683b      	ldr	r3, [r7, #0]
 8102ff2:	681b      	ldr	r3, [r3, #0]
 8102ff4:	2b00      	cmp	r3, #0
 8102ff6:	f280 80c6 	bge.w	8103186 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102ffa:	687b      	ldr	r3, [r7, #4]
 8102ffc:	681b      	ldr	r3, [r3, #0]
 8102ffe:	4a67      	ldr	r2, [pc, #412]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 8103000:	4293      	cmp	r3, r2
 8103002:	d004      	beq.n	810300e <HAL_ADC_ConfigChannel+0x4ea>
 8103004:	687b      	ldr	r3, [r7, #4]
 8103006:	681b      	ldr	r3, [r3, #0]
 8103008:	4a65      	ldr	r2, [pc, #404]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 810300a:	4293      	cmp	r3, r2
 810300c:	d101      	bne.n	8103012 <HAL_ADC_ConfigChannel+0x4ee>
 810300e:	4b65      	ldr	r3, [pc, #404]	; (81031a4 <HAL_ADC_ConfigChannel+0x680>)
 8103010:	e000      	b.n	8103014 <HAL_ADC_ConfigChannel+0x4f0>
 8103012:	4b65      	ldr	r3, [pc, #404]	; (81031a8 <HAL_ADC_ConfigChannel+0x684>)
 8103014:	4618      	mov	r0, r3
 8103016:	f7ff fa7d 	bl	8102514 <LL_ADC_GetCommonPathInternalCh>
 810301a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	681b      	ldr	r3, [r3, #0]
 8103020:	4a5e      	ldr	r2, [pc, #376]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 8103022:	4293      	cmp	r3, r2
 8103024:	d004      	beq.n	8103030 <HAL_ADC_ConfigChannel+0x50c>
 8103026:	687b      	ldr	r3, [r7, #4]
 8103028:	681b      	ldr	r3, [r3, #0]
 810302a:	4a5d      	ldr	r2, [pc, #372]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 810302c:	4293      	cmp	r3, r2
 810302e:	d10e      	bne.n	810304e <HAL_ADC_ConfigChannel+0x52a>
 8103030:	485a      	ldr	r0, [pc, #360]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 8103032:	f7ff fb9b 	bl	810276c <LL_ADC_IsEnabled>
 8103036:	4604      	mov	r4, r0
 8103038:	4859      	ldr	r0, [pc, #356]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 810303a:	f7ff fb97 	bl	810276c <LL_ADC_IsEnabled>
 810303e:	4603      	mov	r3, r0
 8103040:	4323      	orrs	r3, r4
 8103042:	2b00      	cmp	r3, #0
 8103044:	bf0c      	ite	eq
 8103046:	2301      	moveq	r3, #1
 8103048:	2300      	movne	r3, #0
 810304a:	b2db      	uxtb	r3, r3
 810304c:	e008      	b.n	8103060 <HAL_ADC_ConfigChannel+0x53c>
 810304e:	4857      	ldr	r0, [pc, #348]	; (81031ac <HAL_ADC_ConfigChannel+0x688>)
 8103050:	f7ff fb8c 	bl	810276c <LL_ADC_IsEnabled>
 8103054:	4603      	mov	r3, r0
 8103056:	2b00      	cmp	r3, #0
 8103058:	bf0c      	ite	eq
 810305a:	2301      	moveq	r3, #1
 810305c:	2300      	movne	r3, #0
 810305e:	b2db      	uxtb	r3, r3
 8103060:	2b00      	cmp	r3, #0
 8103062:	d07d      	beq.n	8103160 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8103064:	683b      	ldr	r3, [r7, #0]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	4a51      	ldr	r2, [pc, #324]	; (81031b0 <HAL_ADC_ConfigChannel+0x68c>)
 810306a:	4293      	cmp	r3, r2
 810306c:	d130      	bne.n	81030d0 <HAL_ADC_ConfigChannel+0x5ac>
 810306e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103074:	2b00      	cmp	r3, #0
 8103076:	d12b      	bne.n	81030d0 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8103078:	687b      	ldr	r3, [r7, #4]
 810307a:	681b      	ldr	r3, [r3, #0]
 810307c:	4a4b      	ldr	r2, [pc, #300]	; (81031ac <HAL_ADC_ConfigChannel+0x688>)
 810307e:	4293      	cmp	r3, r2
 8103080:	f040 8081 	bne.w	8103186 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8103084:	687b      	ldr	r3, [r7, #4]
 8103086:	681b      	ldr	r3, [r3, #0]
 8103088:	4a44      	ldr	r2, [pc, #272]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 810308a:	4293      	cmp	r3, r2
 810308c:	d004      	beq.n	8103098 <HAL_ADC_ConfigChannel+0x574>
 810308e:	687b      	ldr	r3, [r7, #4]
 8103090:	681b      	ldr	r3, [r3, #0]
 8103092:	4a43      	ldr	r2, [pc, #268]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 8103094:	4293      	cmp	r3, r2
 8103096:	d101      	bne.n	810309c <HAL_ADC_ConfigChannel+0x578>
 8103098:	4a42      	ldr	r2, [pc, #264]	; (81031a4 <HAL_ADC_ConfigChannel+0x680>)
 810309a:	e000      	b.n	810309e <HAL_ADC_ConfigChannel+0x57a>
 810309c:	4a42      	ldr	r2, [pc, #264]	; (81031a8 <HAL_ADC_ConfigChannel+0x684>)
 810309e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81030a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81030a4:	4619      	mov	r1, r3
 81030a6:	4610      	mov	r0, r2
 81030a8:	f7ff fa21 	bl	81024ee <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 81030ac:	4b41      	ldr	r3, [pc, #260]	; (81031b4 <HAL_ADC_ConfigChannel+0x690>)
 81030ae:	681b      	ldr	r3, [r3, #0]
 81030b0:	099b      	lsrs	r3, r3, #6
 81030b2:	4a41      	ldr	r2, [pc, #260]	; (81031b8 <HAL_ADC_ConfigChannel+0x694>)
 81030b4:	fba2 2303 	umull	r2, r3, r2, r3
 81030b8:	099b      	lsrs	r3, r3, #6
 81030ba:	3301      	adds	r3, #1
 81030bc:	005b      	lsls	r3, r3, #1
 81030be:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 81030c0:	e002      	b.n	81030c8 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 81030c2:	68bb      	ldr	r3, [r7, #8]
 81030c4:	3b01      	subs	r3, #1
 81030c6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 81030c8:	68bb      	ldr	r3, [r7, #8]
 81030ca:	2b00      	cmp	r3, #0
 81030cc:	d1f9      	bne.n	81030c2 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 81030ce:	e05a      	b.n	8103186 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 81030d0:	683b      	ldr	r3, [r7, #0]
 81030d2:	681b      	ldr	r3, [r3, #0]
 81030d4:	4a39      	ldr	r2, [pc, #228]	; (81031bc <HAL_ADC_ConfigChannel+0x698>)
 81030d6:	4293      	cmp	r3, r2
 81030d8:	d11e      	bne.n	8103118 <HAL_ADC_ConfigChannel+0x5f4>
 81030da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81030dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81030e0:	2b00      	cmp	r3, #0
 81030e2:	d119      	bne.n	8103118 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 81030e4:	687b      	ldr	r3, [r7, #4]
 81030e6:	681b      	ldr	r3, [r3, #0]
 81030e8:	4a30      	ldr	r2, [pc, #192]	; (81031ac <HAL_ADC_ConfigChannel+0x688>)
 81030ea:	4293      	cmp	r3, r2
 81030ec:	d14b      	bne.n	8103186 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 81030ee:	687b      	ldr	r3, [r7, #4]
 81030f0:	681b      	ldr	r3, [r3, #0]
 81030f2:	4a2a      	ldr	r2, [pc, #168]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 81030f4:	4293      	cmp	r3, r2
 81030f6:	d004      	beq.n	8103102 <HAL_ADC_ConfigChannel+0x5de>
 81030f8:	687b      	ldr	r3, [r7, #4]
 81030fa:	681b      	ldr	r3, [r3, #0]
 81030fc:	4a28      	ldr	r2, [pc, #160]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 81030fe:	4293      	cmp	r3, r2
 8103100:	d101      	bne.n	8103106 <HAL_ADC_ConfigChannel+0x5e2>
 8103102:	4a28      	ldr	r2, [pc, #160]	; (81031a4 <HAL_ADC_ConfigChannel+0x680>)
 8103104:	e000      	b.n	8103108 <HAL_ADC_ConfigChannel+0x5e4>
 8103106:	4a28      	ldr	r2, [pc, #160]	; (81031a8 <HAL_ADC_ConfigChannel+0x684>)
 8103108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810310a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 810310e:	4619      	mov	r1, r3
 8103110:	4610      	mov	r0, r2
 8103112:	f7ff f9ec 	bl	81024ee <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103116:	e036      	b.n	8103186 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8103118:	683b      	ldr	r3, [r7, #0]
 810311a:	681b      	ldr	r3, [r3, #0]
 810311c:	4a28      	ldr	r2, [pc, #160]	; (81031c0 <HAL_ADC_ConfigChannel+0x69c>)
 810311e:	4293      	cmp	r3, r2
 8103120:	d131      	bne.n	8103186 <HAL_ADC_ConfigChannel+0x662>
 8103122:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103124:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103128:	2b00      	cmp	r3, #0
 810312a:	d12c      	bne.n	8103186 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	4a1e      	ldr	r2, [pc, #120]	; (81031ac <HAL_ADC_ConfigChannel+0x688>)
 8103132:	4293      	cmp	r3, r2
 8103134:	d127      	bne.n	8103186 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8103136:	687b      	ldr	r3, [r7, #4]
 8103138:	681b      	ldr	r3, [r3, #0]
 810313a:	4a18      	ldr	r2, [pc, #96]	; (810319c <HAL_ADC_ConfigChannel+0x678>)
 810313c:	4293      	cmp	r3, r2
 810313e:	d004      	beq.n	810314a <HAL_ADC_ConfigChannel+0x626>
 8103140:	687b      	ldr	r3, [r7, #4]
 8103142:	681b      	ldr	r3, [r3, #0]
 8103144:	4a16      	ldr	r2, [pc, #88]	; (81031a0 <HAL_ADC_ConfigChannel+0x67c>)
 8103146:	4293      	cmp	r3, r2
 8103148:	d101      	bne.n	810314e <HAL_ADC_ConfigChannel+0x62a>
 810314a:	4a16      	ldr	r2, [pc, #88]	; (81031a4 <HAL_ADC_ConfigChannel+0x680>)
 810314c:	e000      	b.n	8103150 <HAL_ADC_ConfigChannel+0x62c>
 810314e:	4a16      	ldr	r2, [pc, #88]	; (81031a8 <HAL_ADC_ConfigChannel+0x684>)
 8103150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103152:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8103156:	4619      	mov	r1, r3
 8103158:	4610      	mov	r0, r2
 810315a:	f7ff f9c8 	bl	81024ee <LL_ADC_SetCommonPathInternalCh>
 810315e:	e012      	b.n	8103186 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103164:	f043 0220 	orr.w	r2, r3, #32
 8103168:	687b      	ldr	r3, [r7, #4]
 810316a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 810316c:	2301      	movs	r3, #1
 810316e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8103172:	e008      	b.n	8103186 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103174:	687b      	ldr	r3, [r7, #4]
 8103176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103178:	f043 0220 	orr.w	r2, r3, #32
 810317c:	687b      	ldr	r3, [r7, #4]
 810317e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103180:	2301      	movs	r3, #1
 8103182:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103186:	687b      	ldr	r3, [r7, #4]
 8103188:	2200      	movs	r2, #0
 810318a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 810318e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8103192:	4618      	mov	r0, r3
 8103194:	3784      	adds	r7, #132	; 0x84
 8103196:	46bd      	mov	sp, r7
 8103198:	bd90      	pop	{r4, r7, pc}
 810319a:	bf00      	nop
 810319c:	40022000 	.word	0x40022000
 81031a0:	40022100 	.word	0x40022100
 81031a4:	40022300 	.word	0x40022300
 81031a8:	58026300 	.word	0x58026300
 81031ac:	58026000 	.word	0x58026000
 81031b0:	cb840000 	.word	0xcb840000
 81031b4:	10000000 	.word	0x10000000
 81031b8:	053e2d63 	.word	0x053e2d63
 81031bc:	c7520000 	.word	0xc7520000
 81031c0:	cfb80000 	.word	0xcfb80000

081031c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 81031c4:	b580      	push	{r7, lr}
 81031c6:	b084      	sub	sp, #16
 81031c8:	af00      	add	r7, sp, #0
 81031ca:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 81031cc:	687b      	ldr	r3, [r7, #4]
 81031ce:	681b      	ldr	r3, [r3, #0]
 81031d0:	4a79      	ldr	r2, [pc, #484]	; (81033b8 <ADC_ConfigureBoostMode+0x1f4>)
 81031d2:	4293      	cmp	r3, r2
 81031d4:	d004      	beq.n	81031e0 <ADC_ConfigureBoostMode+0x1c>
 81031d6:	687b      	ldr	r3, [r7, #4]
 81031d8:	681b      	ldr	r3, [r3, #0]
 81031da:	4a78      	ldr	r2, [pc, #480]	; (81033bc <ADC_ConfigureBoostMode+0x1f8>)
 81031dc:	4293      	cmp	r3, r2
 81031de:	d109      	bne.n	81031f4 <ADC_ConfigureBoostMode+0x30>
 81031e0:	4b77      	ldr	r3, [pc, #476]	; (81033c0 <ADC_ConfigureBoostMode+0x1fc>)
 81031e2:	689b      	ldr	r3, [r3, #8]
 81031e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81031e8:	2b00      	cmp	r3, #0
 81031ea:	bf14      	ite	ne
 81031ec:	2301      	movne	r3, #1
 81031ee:	2300      	moveq	r3, #0
 81031f0:	b2db      	uxtb	r3, r3
 81031f2:	e008      	b.n	8103206 <ADC_ConfigureBoostMode+0x42>
 81031f4:	4b73      	ldr	r3, [pc, #460]	; (81033c4 <ADC_ConfigureBoostMode+0x200>)
 81031f6:	689b      	ldr	r3, [r3, #8]
 81031f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81031fc:	2b00      	cmp	r3, #0
 81031fe:	bf14      	ite	ne
 8103200:	2301      	movne	r3, #1
 8103202:	2300      	moveq	r3, #0
 8103204:	b2db      	uxtb	r3, r3
 8103206:	2b00      	cmp	r3, #0
 8103208:	d01c      	beq.n	8103244 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 810320a:	f001 fd27 	bl	8104c5c <HAL_RCC_GetHCLKFreq>
 810320e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103210:	687b      	ldr	r3, [r7, #4]
 8103212:	685b      	ldr	r3, [r3, #4]
 8103214:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103218:	d010      	beq.n	810323c <ADC_ConfigureBoostMode+0x78>
 810321a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810321e:	d871      	bhi.n	8103304 <ADC_ConfigureBoostMode+0x140>
 8103220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103224:	d002      	beq.n	810322c <ADC_ConfigureBoostMode+0x68>
 8103226:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810322a:	d16b      	bne.n	8103304 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	685b      	ldr	r3, [r3, #4]
 8103230:	0c1b      	lsrs	r3, r3, #16
 8103232:	68fa      	ldr	r2, [r7, #12]
 8103234:	fbb2 f3f3 	udiv	r3, r2, r3
 8103238:	60fb      	str	r3, [r7, #12]
        break;
 810323a:	e066      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 810323c:	68fb      	ldr	r3, [r7, #12]
 810323e:	089b      	lsrs	r3, r3, #2
 8103240:	60fb      	str	r3, [r7, #12]
        break;
 8103242:	e062      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8103244:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8103248:	f002 fcac 	bl	8105ba4 <HAL_RCCEx_GetPeriphCLKFreq>
 810324c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 810324e:	687b      	ldr	r3, [r7, #4]
 8103250:	685b      	ldr	r3, [r3, #4]
 8103252:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103256:	d051      	beq.n	81032fc <ADC_ConfigureBoostMode+0x138>
 8103258:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 810325c:	d854      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 810325e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103262:	d047      	beq.n	81032f4 <ADC_ConfigureBoostMode+0x130>
 8103264:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103268:	d84e      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 810326a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 810326e:	d03d      	beq.n	81032ec <ADC_ConfigureBoostMode+0x128>
 8103270:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103274:	d848      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 8103276:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810327a:	d033      	beq.n	81032e4 <ADC_ConfigureBoostMode+0x120>
 810327c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103280:	d842      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 8103282:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103286:	d029      	beq.n	81032dc <ADC_ConfigureBoostMode+0x118>
 8103288:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 810328c:	d83c      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 810328e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103292:	d01a      	beq.n	81032ca <ADC_ConfigureBoostMode+0x106>
 8103294:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103298:	d836      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 810329a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 810329e:	d014      	beq.n	81032ca <ADC_ConfigureBoostMode+0x106>
 81032a0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 81032a4:	d830      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 81032a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81032aa:	d00e      	beq.n	81032ca <ADC_ConfigureBoostMode+0x106>
 81032ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81032b0:	d82a      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 81032b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 81032b6:	d008      	beq.n	81032ca <ADC_ConfigureBoostMode+0x106>
 81032b8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 81032bc:	d824      	bhi.n	8103308 <ADC_ConfigureBoostMode+0x144>
 81032be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81032c2:	d002      	beq.n	81032ca <ADC_ConfigureBoostMode+0x106>
 81032c4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 81032c8:	d11e      	bne.n	8103308 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 81032ca:	687b      	ldr	r3, [r7, #4]
 81032cc:	685b      	ldr	r3, [r3, #4]
 81032ce:	0c9b      	lsrs	r3, r3, #18
 81032d0:	005b      	lsls	r3, r3, #1
 81032d2:	68fa      	ldr	r2, [r7, #12]
 81032d4:	fbb2 f3f3 	udiv	r3, r2, r3
 81032d8:	60fb      	str	r3, [r7, #12]
        break;
 81032da:	e016      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 81032dc:	68fb      	ldr	r3, [r7, #12]
 81032de:	091b      	lsrs	r3, r3, #4
 81032e0:	60fb      	str	r3, [r7, #12]
        break;
 81032e2:	e012      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 81032e4:	68fb      	ldr	r3, [r7, #12]
 81032e6:	095b      	lsrs	r3, r3, #5
 81032e8:	60fb      	str	r3, [r7, #12]
        break;
 81032ea:	e00e      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 81032ec:	68fb      	ldr	r3, [r7, #12]
 81032ee:	099b      	lsrs	r3, r3, #6
 81032f0:	60fb      	str	r3, [r7, #12]
        break;
 81032f2:	e00a      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 81032f4:	68fb      	ldr	r3, [r7, #12]
 81032f6:	09db      	lsrs	r3, r3, #7
 81032f8:	60fb      	str	r3, [r7, #12]
        break;
 81032fa:	e006      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 81032fc:	68fb      	ldr	r3, [r7, #12]
 81032fe:	0a1b      	lsrs	r3, r3, #8
 8103300:	60fb      	str	r3, [r7, #12]
        break;
 8103302:	e002      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
        break;
 8103304:	bf00      	nop
 8103306:	e000      	b.n	810330a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8103308:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810330a:	f7ff f8d1 	bl	81024b0 <HAL_GetREVID>
 810330e:	4603      	mov	r3, r0
 8103310:	f241 0203 	movw	r2, #4099	; 0x1003
 8103314:	4293      	cmp	r3, r2
 8103316:	d815      	bhi.n	8103344 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8103318:	68fb      	ldr	r3, [r7, #12]
 810331a:	4a2b      	ldr	r2, [pc, #172]	; (81033c8 <ADC_ConfigureBoostMode+0x204>)
 810331c:	4293      	cmp	r3, r2
 810331e:	d908      	bls.n	8103332 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103320:	687b      	ldr	r3, [r7, #4]
 8103322:	681b      	ldr	r3, [r3, #0]
 8103324:	689a      	ldr	r2, [r3, #8]
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	681b      	ldr	r3, [r3, #0]
 810332a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810332e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8103330:	e03e      	b.n	81033b0 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103332:	687b      	ldr	r3, [r7, #4]
 8103334:	681b      	ldr	r3, [r3, #0]
 8103336:	689a      	ldr	r2, [r3, #8]
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8103340:	609a      	str	r2, [r3, #8]
}
 8103342:	e035      	b.n	81033b0 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8103344:	68fb      	ldr	r3, [r7, #12]
 8103346:	085b      	lsrs	r3, r3, #1
 8103348:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 810334a:	68fb      	ldr	r3, [r7, #12]
 810334c:	4a1f      	ldr	r2, [pc, #124]	; (81033cc <ADC_ConfigureBoostMode+0x208>)
 810334e:	4293      	cmp	r3, r2
 8103350:	d808      	bhi.n	8103364 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8103352:	687b      	ldr	r3, [r7, #4]
 8103354:	681b      	ldr	r3, [r3, #0]
 8103356:	689a      	ldr	r2, [r3, #8]
 8103358:	687b      	ldr	r3, [r7, #4]
 810335a:	681b      	ldr	r3, [r3, #0]
 810335c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8103360:	609a      	str	r2, [r3, #8]
}
 8103362:	e025      	b.n	81033b0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8103364:	68fb      	ldr	r3, [r7, #12]
 8103366:	4a1a      	ldr	r2, [pc, #104]	; (81033d0 <ADC_ConfigureBoostMode+0x20c>)
 8103368:	4293      	cmp	r3, r2
 810336a:	d80a      	bhi.n	8103382 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 810336c:	687b      	ldr	r3, [r7, #4]
 810336e:	681b      	ldr	r3, [r3, #0]
 8103370:	689b      	ldr	r3, [r3, #8]
 8103372:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103376:	687b      	ldr	r3, [r7, #4]
 8103378:	681b      	ldr	r3, [r3, #0]
 810337a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810337e:	609a      	str	r2, [r3, #8]
}
 8103380:	e016      	b.n	81033b0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8103382:	68fb      	ldr	r3, [r7, #12]
 8103384:	4a13      	ldr	r2, [pc, #76]	; (81033d4 <ADC_ConfigureBoostMode+0x210>)
 8103386:	4293      	cmp	r3, r2
 8103388:	d80a      	bhi.n	81033a0 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 810338a:	687b      	ldr	r3, [r7, #4]
 810338c:	681b      	ldr	r3, [r3, #0]
 810338e:	689b      	ldr	r3, [r3, #8]
 8103390:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	681b      	ldr	r3, [r3, #0]
 8103398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810339c:	609a      	str	r2, [r3, #8]
}
 810339e:	e007      	b.n	81033b0 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 81033a0:	687b      	ldr	r3, [r7, #4]
 81033a2:	681b      	ldr	r3, [r3, #0]
 81033a4:	689a      	ldr	r2, [r3, #8]
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	681b      	ldr	r3, [r3, #0]
 81033aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 81033ae:	609a      	str	r2, [r3, #8]
}
 81033b0:	bf00      	nop
 81033b2:	3710      	adds	r7, #16
 81033b4:	46bd      	mov	sp, r7
 81033b6:	bd80      	pop	{r7, pc}
 81033b8:	40022000 	.word	0x40022000
 81033bc:	40022100 	.word	0x40022100
 81033c0:	40022300 	.word	0x40022300
 81033c4:	58026300 	.word	0x58026300
 81033c8:	01312d00 	.word	0x01312d00
 81033cc:	005f5e10 	.word	0x005f5e10
 81033d0:	00bebc20 	.word	0x00bebc20
 81033d4:	017d7840 	.word	0x017d7840

081033d8 <LL_ADC_IsEnabled>:
{
 81033d8:	b480      	push	{r7}
 81033da:	b083      	sub	sp, #12
 81033dc:	af00      	add	r7, sp, #0
 81033de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	689b      	ldr	r3, [r3, #8]
 81033e4:	f003 0301 	and.w	r3, r3, #1
 81033e8:	2b01      	cmp	r3, #1
 81033ea:	d101      	bne.n	81033f0 <LL_ADC_IsEnabled+0x18>
 81033ec:	2301      	movs	r3, #1
 81033ee:	e000      	b.n	81033f2 <LL_ADC_IsEnabled+0x1a>
 81033f0:	2300      	movs	r3, #0
}
 81033f2:	4618      	mov	r0, r3
 81033f4:	370c      	adds	r7, #12
 81033f6:	46bd      	mov	sp, r7
 81033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033fc:	4770      	bx	lr

081033fe <LL_ADC_REG_IsConversionOngoing>:
{
 81033fe:	b480      	push	{r7}
 8103400:	b083      	sub	sp, #12
 8103402:	af00      	add	r7, sp, #0
 8103404:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8103406:	687b      	ldr	r3, [r7, #4]
 8103408:	689b      	ldr	r3, [r3, #8]
 810340a:	f003 0304 	and.w	r3, r3, #4
 810340e:	2b04      	cmp	r3, #4
 8103410:	d101      	bne.n	8103416 <LL_ADC_REG_IsConversionOngoing+0x18>
 8103412:	2301      	movs	r3, #1
 8103414:	e000      	b.n	8103418 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8103416:	2300      	movs	r3, #0
}
 8103418:	4618      	mov	r0, r3
 810341a:	370c      	adds	r7, #12
 810341c:	46bd      	mov	sp, r7
 810341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103422:	4770      	bx	lr

08103424 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8103424:	b590      	push	{r4, r7, lr}
 8103426:	b09f      	sub	sp, #124	; 0x7c
 8103428:	af00      	add	r7, sp, #0
 810342a:	6078      	str	r0, [r7, #4]
 810342c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810342e:	2300      	movs	r3, #0
 8103430:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8103434:	687b      	ldr	r3, [r7, #4]
 8103436:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 810343a:	2b01      	cmp	r3, #1
 810343c:	d101      	bne.n	8103442 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 810343e:	2302      	movs	r3, #2
 8103440:	e0c4      	b.n	81035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 8103442:	687b      	ldr	r3, [r7, #4]
 8103444:	2201      	movs	r2, #1
 8103446:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 810344a:	2300      	movs	r3, #0
 810344c:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 810344e:	2300      	movs	r3, #0
 8103450:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8103452:	687b      	ldr	r3, [r7, #4]
 8103454:	681b      	ldr	r3, [r3, #0]
 8103456:	4a5f      	ldr	r2, [pc, #380]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103458:	4293      	cmp	r3, r2
 810345a:	d102      	bne.n	8103462 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 810345c:	4b5e      	ldr	r3, [pc, #376]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810345e:	60bb      	str	r3, [r7, #8]
 8103460:	e001      	b.n	8103466 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8103462:	2300      	movs	r3, #0
 8103464:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8103466:	68bb      	ldr	r3, [r7, #8]
 8103468:	2b00      	cmp	r3, #0
 810346a:	d10b      	bne.n	8103484 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810346c:	687b      	ldr	r3, [r7, #4]
 810346e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103470:	f043 0220 	orr.w	r2, r3, #32
 8103474:	687b      	ldr	r3, [r7, #4]
 8103476:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8103478:	687b      	ldr	r3, [r7, #4]
 810347a:	2200      	movs	r2, #0
 810347c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8103480:	2301      	movs	r3, #1
 8103482:	e0a3      	b.n	81035cc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8103484:	68bb      	ldr	r3, [r7, #8]
 8103486:	4618      	mov	r0, r3
 8103488:	f7ff ffb9 	bl	81033fe <LL_ADC_REG_IsConversionOngoing>
 810348c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810348e:	687b      	ldr	r3, [r7, #4]
 8103490:	681b      	ldr	r3, [r3, #0]
 8103492:	4618      	mov	r0, r3
 8103494:	f7ff ffb3 	bl	81033fe <LL_ADC_REG_IsConversionOngoing>
 8103498:	4603      	mov	r3, r0
 810349a:	2b00      	cmp	r3, #0
 810349c:	f040 8085 	bne.w	81035aa <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 81034a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 81034a2:	2b00      	cmp	r3, #0
 81034a4:	f040 8081 	bne.w	81035aa <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 81034a8:	687b      	ldr	r3, [r7, #4]
 81034aa:	681b      	ldr	r3, [r3, #0]
 81034ac:	4a49      	ldr	r2, [pc, #292]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034ae:	4293      	cmp	r3, r2
 81034b0:	d004      	beq.n	81034bc <HAL_ADCEx_MultiModeConfigChannel+0x98>
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	681b      	ldr	r3, [r3, #0]
 81034b6:	4a48      	ldr	r2, [pc, #288]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034b8:	4293      	cmp	r3, r2
 81034ba:	d101      	bne.n	81034c0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 81034bc:	4b47      	ldr	r3, [pc, #284]	; (81035dc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 81034be:	e000      	b.n	81034c2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 81034c0:	4b47      	ldr	r3, [pc, #284]	; (81035e0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 81034c2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81034c4:	683b      	ldr	r3, [r7, #0]
 81034c6:	681b      	ldr	r3, [r3, #0]
 81034c8:	2b00      	cmp	r3, #0
 81034ca:	d03b      	beq.n	8103544 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 81034cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81034ce:	689b      	ldr	r3, [r3, #8]
 81034d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81034d4:	683b      	ldr	r3, [r7, #0]
 81034d6:	685b      	ldr	r3, [r3, #4]
 81034d8:	431a      	orrs	r2, r3
 81034da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81034dc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81034de:	687b      	ldr	r3, [r7, #4]
 81034e0:	681b      	ldr	r3, [r3, #0]
 81034e2:	4a3c      	ldr	r2, [pc, #240]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034e4:	4293      	cmp	r3, r2
 81034e6:	d004      	beq.n	81034f2 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 81034e8:	687b      	ldr	r3, [r7, #4]
 81034ea:	681b      	ldr	r3, [r3, #0]
 81034ec:	4a3a      	ldr	r2, [pc, #232]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034ee:	4293      	cmp	r3, r2
 81034f0:	d10e      	bne.n	8103510 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 81034f2:	4838      	ldr	r0, [pc, #224]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034f4:	f7ff ff70 	bl	81033d8 <LL_ADC_IsEnabled>
 81034f8:	4604      	mov	r4, r0
 81034fa:	4837      	ldr	r0, [pc, #220]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034fc:	f7ff ff6c 	bl	81033d8 <LL_ADC_IsEnabled>
 8103500:	4603      	mov	r3, r0
 8103502:	4323      	orrs	r3, r4
 8103504:	2b00      	cmp	r3, #0
 8103506:	bf0c      	ite	eq
 8103508:	2301      	moveq	r3, #1
 810350a:	2300      	movne	r3, #0
 810350c:	b2db      	uxtb	r3, r3
 810350e:	e008      	b.n	8103522 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8103510:	4834      	ldr	r0, [pc, #208]	; (81035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103512:	f7ff ff61 	bl	81033d8 <LL_ADC_IsEnabled>
 8103516:	4603      	mov	r3, r0
 8103518:	2b00      	cmp	r3, #0
 810351a:	bf0c      	ite	eq
 810351c:	2301      	moveq	r3, #1
 810351e:	2300      	movne	r3, #0
 8103520:	b2db      	uxtb	r3, r3
 8103522:	2b00      	cmp	r3, #0
 8103524:	d04b      	beq.n	81035be <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8103526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103528:	689b      	ldr	r3, [r3, #8]
 810352a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 810352e:	f023 030f 	bic.w	r3, r3, #15
 8103532:	683a      	ldr	r2, [r7, #0]
 8103534:	6811      	ldr	r1, [r2, #0]
 8103536:	683a      	ldr	r2, [r7, #0]
 8103538:	6892      	ldr	r2, [r2, #8]
 810353a:	430a      	orrs	r2, r1
 810353c:	431a      	orrs	r2, r3
 810353e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103540:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103542:	e03c      	b.n	81035be <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8103544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103546:	689b      	ldr	r3, [r3, #8]
 8103548:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 810354c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810354e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8103550:	687b      	ldr	r3, [r7, #4]
 8103552:	681b      	ldr	r3, [r3, #0]
 8103554:	4a1f      	ldr	r2, [pc, #124]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103556:	4293      	cmp	r3, r2
 8103558:	d004      	beq.n	8103564 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 810355a:	687b      	ldr	r3, [r7, #4]
 810355c:	681b      	ldr	r3, [r3, #0]
 810355e:	4a1e      	ldr	r2, [pc, #120]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103560:	4293      	cmp	r3, r2
 8103562:	d10e      	bne.n	8103582 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8103564:	481b      	ldr	r0, [pc, #108]	; (81035d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103566:	f7ff ff37 	bl	81033d8 <LL_ADC_IsEnabled>
 810356a:	4604      	mov	r4, r0
 810356c:	481a      	ldr	r0, [pc, #104]	; (81035d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810356e:	f7ff ff33 	bl	81033d8 <LL_ADC_IsEnabled>
 8103572:	4603      	mov	r3, r0
 8103574:	4323      	orrs	r3, r4
 8103576:	2b00      	cmp	r3, #0
 8103578:	bf0c      	ite	eq
 810357a:	2301      	moveq	r3, #1
 810357c:	2300      	movne	r3, #0
 810357e:	b2db      	uxtb	r3, r3
 8103580:	e008      	b.n	8103594 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8103582:	4818      	ldr	r0, [pc, #96]	; (81035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103584:	f7ff ff28 	bl	81033d8 <LL_ADC_IsEnabled>
 8103588:	4603      	mov	r3, r0
 810358a:	2b00      	cmp	r3, #0
 810358c:	bf0c      	ite	eq
 810358e:	2301      	moveq	r3, #1
 8103590:	2300      	movne	r3, #0
 8103592:	b2db      	uxtb	r3, r3
 8103594:	2b00      	cmp	r3, #0
 8103596:	d012      	beq.n	81035be <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8103598:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810359a:	689b      	ldr	r3, [r3, #8]
 810359c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81035a0:	f023 030f 	bic.w	r3, r3, #15
 81035a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 81035a6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81035a8:	e009      	b.n	81035be <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81035ae:	f043 0220 	orr.w	r2, r3, #32
 81035b2:	687b      	ldr	r3, [r7, #4]
 81035b4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81035b6:	2301      	movs	r3, #1
 81035b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 81035bc:	e000      	b.n	81035c0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81035be:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	2200      	movs	r2, #0
 81035c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 81035c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 81035cc:	4618      	mov	r0, r3
 81035ce:	377c      	adds	r7, #124	; 0x7c
 81035d0:	46bd      	mov	sp, r7
 81035d2:	bd90      	pop	{r4, r7, pc}
 81035d4:	40022000 	.word	0x40022000
 81035d8:	40022100 	.word	0x40022100
 81035dc:	40022300 	.word	0x40022300
 81035e0:	58026300 	.word	0x58026300
 81035e4:	58026000 	.word	0x58026000

081035e8 <__NVIC_SetPriorityGrouping>:
{
 81035e8:	b480      	push	{r7}
 81035ea:	b085      	sub	sp, #20
 81035ec:	af00      	add	r7, sp, #0
 81035ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81035f0:	687b      	ldr	r3, [r7, #4]
 81035f2:	f003 0307 	and.w	r3, r3, #7
 81035f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81035f8:	4b0c      	ldr	r3, [pc, #48]	; (810362c <__NVIC_SetPriorityGrouping+0x44>)
 81035fa:	68db      	ldr	r3, [r3, #12]
 81035fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81035fe:	68ba      	ldr	r2, [r7, #8]
 8103600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8103604:	4013      	ands	r3, r2
 8103606:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8103608:	68fb      	ldr	r3, [r7, #12]
 810360a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810360c:	68bb      	ldr	r3, [r7, #8]
 810360e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8103610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8103614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 810361a:	4a04      	ldr	r2, [pc, #16]	; (810362c <__NVIC_SetPriorityGrouping+0x44>)
 810361c:	68bb      	ldr	r3, [r7, #8]
 810361e:	60d3      	str	r3, [r2, #12]
}
 8103620:	bf00      	nop
 8103622:	3714      	adds	r7, #20
 8103624:	46bd      	mov	sp, r7
 8103626:	f85d 7b04 	ldr.w	r7, [sp], #4
 810362a:	4770      	bx	lr
 810362c:	e000ed00 	.word	0xe000ed00

08103630 <__NVIC_GetPriorityGrouping>:
{
 8103630:	b480      	push	{r7}
 8103632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8103634:	4b04      	ldr	r3, [pc, #16]	; (8103648 <__NVIC_GetPriorityGrouping+0x18>)
 8103636:	68db      	ldr	r3, [r3, #12]
 8103638:	0a1b      	lsrs	r3, r3, #8
 810363a:	f003 0307 	and.w	r3, r3, #7
}
 810363e:	4618      	mov	r0, r3
 8103640:	46bd      	mov	sp, r7
 8103642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103646:	4770      	bx	lr
 8103648:	e000ed00 	.word	0xe000ed00

0810364c <__NVIC_EnableIRQ>:
{
 810364c:	b480      	push	{r7}
 810364e:	b083      	sub	sp, #12
 8103650:	af00      	add	r7, sp, #0
 8103652:	4603      	mov	r3, r0
 8103654:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103656:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810365a:	2b00      	cmp	r3, #0
 810365c:	db0b      	blt.n	8103676 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810365e:	88fb      	ldrh	r3, [r7, #6]
 8103660:	f003 021f 	and.w	r2, r3, #31
 8103664:	4907      	ldr	r1, [pc, #28]	; (8103684 <__NVIC_EnableIRQ+0x38>)
 8103666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810366a:	095b      	lsrs	r3, r3, #5
 810366c:	2001      	movs	r0, #1
 810366e:	fa00 f202 	lsl.w	r2, r0, r2
 8103672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8103676:	bf00      	nop
 8103678:	370c      	adds	r7, #12
 810367a:	46bd      	mov	sp, r7
 810367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103680:	4770      	bx	lr
 8103682:	bf00      	nop
 8103684:	e000e100 	.word	0xe000e100

08103688 <__NVIC_SetPriority>:
{
 8103688:	b480      	push	{r7}
 810368a:	b083      	sub	sp, #12
 810368c:	af00      	add	r7, sp, #0
 810368e:	4603      	mov	r3, r0
 8103690:	6039      	str	r1, [r7, #0]
 8103692:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103698:	2b00      	cmp	r3, #0
 810369a:	db0a      	blt.n	81036b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810369c:	683b      	ldr	r3, [r7, #0]
 810369e:	b2da      	uxtb	r2, r3
 81036a0:	490c      	ldr	r1, [pc, #48]	; (81036d4 <__NVIC_SetPriority+0x4c>)
 81036a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81036a6:	0112      	lsls	r2, r2, #4
 81036a8:	b2d2      	uxtb	r2, r2
 81036aa:	440b      	add	r3, r1
 81036ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 81036b0:	e00a      	b.n	81036c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81036b2:	683b      	ldr	r3, [r7, #0]
 81036b4:	b2da      	uxtb	r2, r3
 81036b6:	4908      	ldr	r1, [pc, #32]	; (81036d8 <__NVIC_SetPriority+0x50>)
 81036b8:	88fb      	ldrh	r3, [r7, #6]
 81036ba:	f003 030f 	and.w	r3, r3, #15
 81036be:	3b04      	subs	r3, #4
 81036c0:	0112      	lsls	r2, r2, #4
 81036c2:	b2d2      	uxtb	r2, r2
 81036c4:	440b      	add	r3, r1
 81036c6:	761a      	strb	r2, [r3, #24]
}
 81036c8:	bf00      	nop
 81036ca:	370c      	adds	r7, #12
 81036cc:	46bd      	mov	sp, r7
 81036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81036d2:	4770      	bx	lr
 81036d4:	e000e100 	.word	0xe000e100
 81036d8:	e000ed00 	.word	0xe000ed00

081036dc <NVIC_EncodePriority>:
{
 81036dc:	b480      	push	{r7}
 81036de:	b089      	sub	sp, #36	; 0x24
 81036e0:	af00      	add	r7, sp, #0
 81036e2:	60f8      	str	r0, [r7, #12]
 81036e4:	60b9      	str	r1, [r7, #8]
 81036e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81036e8:	68fb      	ldr	r3, [r7, #12]
 81036ea:	f003 0307 	and.w	r3, r3, #7
 81036ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81036f0:	69fb      	ldr	r3, [r7, #28]
 81036f2:	f1c3 0307 	rsb	r3, r3, #7
 81036f6:	2b04      	cmp	r3, #4
 81036f8:	bf28      	it	cs
 81036fa:	2304      	movcs	r3, #4
 81036fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81036fe:	69fb      	ldr	r3, [r7, #28]
 8103700:	3304      	adds	r3, #4
 8103702:	2b06      	cmp	r3, #6
 8103704:	d902      	bls.n	810370c <NVIC_EncodePriority+0x30>
 8103706:	69fb      	ldr	r3, [r7, #28]
 8103708:	3b03      	subs	r3, #3
 810370a:	e000      	b.n	810370e <NVIC_EncodePriority+0x32>
 810370c:	2300      	movs	r3, #0
 810370e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103710:	f04f 32ff 	mov.w	r2, #4294967295
 8103714:	69bb      	ldr	r3, [r7, #24]
 8103716:	fa02 f303 	lsl.w	r3, r2, r3
 810371a:	43da      	mvns	r2, r3
 810371c:	68bb      	ldr	r3, [r7, #8]
 810371e:	401a      	ands	r2, r3
 8103720:	697b      	ldr	r3, [r7, #20]
 8103722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103724:	f04f 31ff 	mov.w	r1, #4294967295
 8103728:	697b      	ldr	r3, [r7, #20]
 810372a:	fa01 f303 	lsl.w	r3, r1, r3
 810372e:	43d9      	mvns	r1, r3
 8103730:	687b      	ldr	r3, [r7, #4]
 8103732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103734:	4313      	orrs	r3, r2
}
 8103736:	4618      	mov	r0, r3
 8103738:	3724      	adds	r7, #36	; 0x24
 810373a:	46bd      	mov	sp, r7
 810373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103740:	4770      	bx	lr
	...

08103744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103744:	b580      	push	{r7, lr}
 8103746:	b082      	sub	sp, #8
 8103748:	af00      	add	r7, sp, #0
 810374a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810374c:	687b      	ldr	r3, [r7, #4]
 810374e:	3b01      	subs	r3, #1
 8103750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8103754:	d301      	bcc.n	810375a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8103756:	2301      	movs	r3, #1
 8103758:	e00f      	b.n	810377a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810375a:	4a0a      	ldr	r2, [pc, #40]	; (8103784 <SysTick_Config+0x40>)
 810375c:	687b      	ldr	r3, [r7, #4]
 810375e:	3b01      	subs	r3, #1
 8103760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103762:	210f      	movs	r1, #15
 8103764:	f04f 30ff 	mov.w	r0, #4294967295
 8103768:	f7ff ff8e 	bl	8103688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810376c:	4b05      	ldr	r3, [pc, #20]	; (8103784 <SysTick_Config+0x40>)
 810376e:	2200      	movs	r2, #0
 8103770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103772:	4b04      	ldr	r3, [pc, #16]	; (8103784 <SysTick_Config+0x40>)
 8103774:	2207      	movs	r2, #7
 8103776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103778:	2300      	movs	r3, #0
}
 810377a:	4618      	mov	r0, r3
 810377c:	3708      	adds	r7, #8
 810377e:	46bd      	mov	sp, r7
 8103780:	bd80      	pop	{r7, pc}
 8103782:	bf00      	nop
 8103784:	e000e010 	.word	0xe000e010

08103788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103788:	b580      	push	{r7, lr}
 810378a:	b082      	sub	sp, #8
 810378c:	af00      	add	r7, sp, #0
 810378e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103790:	6878      	ldr	r0, [r7, #4]
 8103792:	f7ff ff29 	bl	81035e8 <__NVIC_SetPriorityGrouping>
}
 8103796:	bf00      	nop
 8103798:	3708      	adds	r7, #8
 810379a:	46bd      	mov	sp, r7
 810379c:	bd80      	pop	{r7, pc}

0810379e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810379e:	b580      	push	{r7, lr}
 81037a0:	b086      	sub	sp, #24
 81037a2:	af00      	add	r7, sp, #0
 81037a4:	4603      	mov	r3, r0
 81037a6:	60b9      	str	r1, [r7, #8]
 81037a8:	607a      	str	r2, [r7, #4]
 81037aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81037ac:	f7ff ff40 	bl	8103630 <__NVIC_GetPriorityGrouping>
 81037b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81037b2:	687a      	ldr	r2, [r7, #4]
 81037b4:	68b9      	ldr	r1, [r7, #8]
 81037b6:	6978      	ldr	r0, [r7, #20]
 81037b8:	f7ff ff90 	bl	81036dc <NVIC_EncodePriority>
 81037bc:	4602      	mov	r2, r0
 81037be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81037c2:	4611      	mov	r1, r2
 81037c4:	4618      	mov	r0, r3
 81037c6:	f7ff ff5f 	bl	8103688 <__NVIC_SetPriority>
}
 81037ca:	bf00      	nop
 81037cc:	3718      	adds	r7, #24
 81037ce:	46bd      	mov	sp, r7
 81037d0:	bd80      	pop	{r7, pc}

081037d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81037d2:	b580      	push	{r7, lr}
 81037d4:	b082      	sub	sp, #8
 81037d6:	af00      	add	r7, sp, #0
 81037d8:	4603      	mov	r3, r0
 81037da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81037dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81037e0:	4618      	mov	r0, r3
 81037e2:	f7ff ff33 	bl	810364c <__NVIC_EnableIRQ>
}
 81037e6:	bf00      	nop
 81037e8:	3708      	adds	r7, #8
 81037ea:	46bd      	mov	sp, r7
 81037ec:	bd80      	pop	{r7, pc}

081037ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81037ee:	b580      	push	{r7, lr}
 81037f0:	b082      	sub	sp, #8
 81037f2:	af00      	add	r7, sp, #0
 81037f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81037f6:	6878      	ldr	r0, [r7, #4]
 81037f8:	f7ff ffa4 	bl	8103744 <SysTick_Config>
 81037fc:	4603      	mov	r3, r0
}
 81037fe:	4618      	mov	r0, r3
 8103800:	3708      	adds	r7, #8
 8103802:	46bd      	mov	sp, r7
 8103804:	bd80      	pop	{r7, pc}
	...

08103808 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103808:	b480      	push	{r7}
 810380a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 810380c:	4b07      	ldr	r3, [pc, #28]	; (810382c <HAL_GetCurrentCPUID+0x24>)
 810380e:	681b      	ldr	r3, [r3, #0]
 8103810:	091b      	lsrs	r3, r3, #4
 8103812:	f003 030f 	and.w	r3, r3, #15
 8103816:	2b07      	cmp	r3, #7
 8103818:	d101      	bne.n	810381e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 810381a:	2303      	movs	r3, #3
 810381c:	e000      	b.n	8103820 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 810381e:	2301      	movs	r3, #1
  }
}
 8103820:	4618      	mov	r0, r3
 8103822:	46bd      	mov	sp, r7
 8103824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103828:	4770      	bx	lr
 810382a:	bf00      	nop
 810382c:	e000ed00 	.word	0xe000ed00

08103830 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8103830:	b480      	push	{r7}
 8103832:	b089      	sub	sp, #36	; 0x24
 8103834:	af00      	add	r7, sp, #0
 8103836:	6078      	str	r0, [r7, #4]
 8103838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810383a:	2300      	movs	r3, #0
 810383c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810383e:	4b89      	ldr	r3, [pc, #548]	; (8103a64 <HAL_GPIO_Init+0x234>)
 8103840:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103842:	e194      	b.n	8103b6e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103844:	683b      	ldr	r3, [r7, #0]
 8103846:	681a      	ldr	r2, [r3, #0]
 8103848:	2101      	movs	r1, #1
 810384a:	69fb      	ldr	r3, [r7, #28]
 810384c:	fa01 f303 	lsl.w	r3, r1, r3
 8103850:	4013      	ands	r3, r2
 8103852:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103854:	693b      	ldr	r3, [r7, #16]
 8103856:	2b00      	cmp	r3, #0
 8103858:	f000 8186 	beq.w	8103b68 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810385c:	683b      	ldr	r3, [r7, #0]
 810385e:	685b      	ldr	r3, [r3, #4]
 8103860:	f003 0303 	and.w	r3, r3, #3
 8103864:	2b01      	cmp	r3, #1
 8103866:	d005      	beq.n	8103874 <HAL_GPIO_Init+0x44>
 8103868:	683b      	ldr	r3, [r7, #0]
 810386a:	685b      	ldr	r3, [r3, #4]
 810386c:	f003 0303 	and.w	r3, r3, #3
 8103870:	2b02      	cmp	r3, #2
 8103872:	d130      	bne.n	81038d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103874:	687b      	ldr	r3, [r7, #4]
 8103876:	689b      	ldr	r3, [r3, #8]
 8103878:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810387a:	69fb      	ldr	r3, [r7, #28]
 810387c:	005b      	lsls	r3, r3, #1
 810387e:	2203      	movs	r2, #3
 8103880:	fa02 f303 	lsl.w	r3, r2, r3
 8103884:	43db      	mvns	r3, r3
 8103886:	69ba      	ldr	r2, [r7, #24]
 8103888:	4013      	ands	r3, r2
 810388a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810388c:	683b      	ldr	r3, [r7, #0]
 810388e:	68da      	ldr	r2, [r3, #12]
 8103890:	69fb      	ldr	r3, [r7, #28]
 8103892:	005b      	lsls	r3, r3, #1
 8103894:	fa02 f303 	lsl.w	r3, r2, r3
 8103898:	69ba      	ldr	r2, [r7, #24]
 810389a:	4313      	orrs	r3, r2
 810389c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810389e:	687b      	ldr	r3, [r7, #4]
 81038a0:	69ba      	ldr	r2, [r7, #24]
 81038a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81038a4:	687b      	ldr	r3, [r7, #4]
 81038a6:	685b      	ldr	r3, [r3, #4]
 81038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81038aa:	2201      	movs	r2, #1
 81038ac:	69fb      	ldr	r3, [r7, #28]
 81038ae:	fa02 f303 	lsl.w	r3, r2, r3
 81038b2:	43db      	mvns	r3, r3
 81038b4:	69ba      	ldr	r2, [r7, #24]
 81038b6:	4013      	ands	r3, r2
 81038b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81038ba:	683b      	ldr	r3, [r7, #0]
 81038bc:	685b      	ldr	r3, [r3, #4]
 81038be:	091b      	lsrs	r3, r3, #4
 81038c0:	f003 0201 	and.w	r2, r3, #1
 81038c4:	69fb      	ldr	r3, [r7, #28]
 81038c6:	fa02 f303 	lsl.w	r3, r2, r3
 81038ca:	69ba      	ldr	r2, [r7, #24]
 81038cc:	4313      	orrs	r3, r2
 81038ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81038d0:	687b      	ldr	r3, [r7, #4]
 81038d2:	69ba      	ldr	r2, [r7, #24]
 81038d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81038d6:	683b      	ldr	r3, [r7, #0]
 81038d8:	685b      	ldr	r3, [r3, #4]
 81038da:	f003 0303 	and.w	r3, r3, #3
 81038de:	2b03      	cmp	r3, #3
 81038e0:	d017      	beq.n	8103912 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81038e2:	687b      	ldr	r3, [r7, #4]
 81038e4:	68db      	ldr	r3, [r3, #12]
 81038e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81038e8:	69fb      	ldr	r3, [r7, #28]
 81038ea:	005b      	lsls	r3, r3, #1
 81038ec:	2203      	movs	r2, #3
 81038ee:	fa02 f303 	lsl.w	r3, r2, r3
 81038f2:	43db      	mvns	r3, r3
 81038f4:	69ba      	ldr	r2, [r7, #24]
 81038f6:	4013      	ands	r3, r2
 81038f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81038fa:	683b      	ldr	r3, [r7, #0]
 81038fc:	689a      	ldr	r2, [r3, #8]
 81038fe:	69fb      	ldr	r3, [r7, #28]
 8103900:	005b      	lsls	r3, r3, #1
 8103902:	fa02 f303 	lsl.w	r3, r2, r3
 8103906:	69ba      	ldr	r2, [r7, #24]
 8103908:	4313      	orrs	r3, r2
 810390a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	69ba      	ldr	r2, [r7, #24]
 8103910:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8103912:	683b      	ldr	r3, [r7, #0]
 8103914:	685b      	ldr	r3, [r3, #4]
 8103916:	f003 0303 	and.w	r3, r3, #3
 810391a:	2b02      	cmp	r3, #2
 810391c:	d123      	bne.n	8103966 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 810391e:	69fb      	ldr	r3, [r7, #28]
 8103920:	08da      	lsrs	r2, r3, #3
 8103922:	687b      	ldr	r3, [r7, #4]
 8103924:	3208      	adds	r2, #8
 8103926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 810392c:	69fb      	ldr	r3, [r7, #28]
 810392e:	f003 0307 	and.w	r3, r3, #7
 8103932:	009b      	lsls	r3, r3, #2
 8103934:	220f      	movs	r2, #15
 8103936:	fa02 f303 	lsl.w	r3, r2, r3
 810393a:	43db      	mvns	r3, r3
 810393c:	69ba      	ldr	r2, [r7, #24]
 810393e:	4013      	ands	r3, r2
 8103940:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8103942:	683b      	ldr	r3, [r7, #0]
 8103944:	691a      	ldr	r2, [r3, #16]
 8103946:	69fb      	ldr	r3, [r7, #28]
 8103948:	f003 0307 	and.w	r3, r3, #7
 810394c:	009b      	lsls	r3, r3, #2
 810394e:	fa02 f303 	lsl.w	r3, r2, r3
 8103952:	69ba      	ldr	r2, [r7, #24]
 8103954:	4313      	orrs	r3, r2
 8103956:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103958:	69fb      	ldr	r3, [r7, #28]
 810395a:	08da      	lsrs	r2, r3, #3
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	3208      	adds	r2, #8
 8103960:	69b9      	ldr	r1, [r7, #24]
 8103962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	681b      	ldr	r3, [r3, #0]
 810396a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 810396c:	69fb      	ldr	r3, [r7, #28]
 810396e:	005b      	lsls	r3, r3, #1
 8103970:	2203      	movs	r2, #3
 8103972:	fa02 f303 	lsl.w	r3, r2, r3
 8103976:	43db      	mvns	r3, r3
 8103978:	69ba      	ldr	r2, [r7, #24]
 810397a:	4013      	ands	r3, r2
 810397c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810397e:	683b      	ldr	r3, [r7, #0]
 8103980:	685b      	ldr	r3, [r3, #4]
 8103982:	f003 0203 	and.w	r2, r3, #3
 8103986:	69fb      	ldr	r3, [r7, #28]
 8103988:	005b      	lsls	r3, r3, #1
 810398a:	fa02 f303 	lsl.w	r3, r2, r3
 810398e:	69ba      	ldr	r2, [r7, #24]
 8103990:	4313      	orrs	r3, r2
 8103992:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103994:	687b      	ldr	r3, [r7, #4]
 8103996:	69ba      	ldr	r2, [r7, #24]
 8103998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810399a:	683b      	ldr	r3, [r7, #0]
 810399c:	685b      	ldr	r3, [r3, #4]
 810399e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81039a2:	2b00      	cmp	r3, #0
 81039a4:	f000 80e0 	beq.w	8103b68 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81039a8:	4b2f      	ldr	r3, [pc, #188]	; (8103a68 <HAL_GPIO_Init+0x238>)
 81039aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81039ae:	4a2e      	ldr	r2, [pc, #184]	; (8103a68 <HAL_GPIO_Init+0x238>)
 81039b0:	f043 0302 	orr.w	r3, r3, #2
 81039b4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81039b8:	4b2b      	ldr	r3, [pc, #172]	; (8103a68 <HAL_GPIO_Init+0x238>)
 81039ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81039be:	f003 0302 	and.w	r3, r3, #2
 81039c2:	60fb      	str	r3, [r7, #12]
 81039c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81039c6:	4a29      	ldr	r2, [pc, #164]	; (8103a6c <HAL_GPIO_Init+0x23c>)
 81039c8:	69fb      	ldr	r3, [r7, #28]
 81039ca:	089b      	lsrs	r3, r3, #2
 81039cc:	3302      	adds	r3, #2
 81039ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81039d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81039d4:	69fb      	ldr	r3, [r7, #28]
 81039d6:	f003 0303 	and.w	r3, r3, #3
 81039da:	009b      	lsls	r3, r3, #2
 81039dc:	220f      	movs	r2, #15
 81039de:	fa02 f303 	lsl.w	r3, r2, r3
 81039e2:	43db      	mvns	r3, r3
 81039e4:	69ba      	ldr	r2, [r7, #24]
 81039e6:	4013      	ands	r3, r2
 81039e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81039ea:	687b      	ldr	r3, [r7, #4]
 81039ec:	4a20      	ldr	r2, [pc, #128]	; (8103a70 <HAL_GPIO_Init+0x240>)
 81039ee:	4293      	cmp	r3, r2
 81039f0:	d052      	beq.n	8103a98 <HAL_GPIO_Init+0x268>
 81039f2:	687b      	ldr	r3, [r7, #4]
 81039f4:	4a1f      	ldr	r2, [pc, #124]	; (8103a74 <HAL_GPIO_Init+0x244>)
 81039f6:	4293      	cmp	r3, r2
 81039f8:	d031      	beq.n	8103a5e <HAL_GPIO_Init+0x22e>
 81039fa:	687b      	ldr	r3, [r7, #4]
 81039fc:	4a1e      	ldr	r2, [pc, #120]	; (8103a78 <HAL_GPIO_Init+0x248>)
 81039fe:	4293      	cmp	r3, r2
 8103a00:	d02b      	beq.n	8103a5a <HAL_GPIO_Init+0x22a>
 8103a02:	687b      	ldr	r3, [r7, #4]
 8103a04:	4a1d      	ldr	r2, [pc, #116]	; (8103a7c <HAL_GPIO_Init+0x24c>)
 8103a06:	4293      	cmp	r3, r2
 8103a08:	d025      	beq.n	8103a56 <HAL_GPIO_Init+0x226>
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	4a1c      	ldr	r2, [pc, #112]	; (8103a80 <HAL_GPIO_Init+0x250>)
 8103a0e:	4293      	cmp	r3, r2
 8103a10:	d01f      	beq.n	8103a52 <HAL_GPIO_Init+0x222>
 8103a12:	687b      	ldr	r3, [r7, #4]
 8103a14:	4a1b      	ldr	r2, [pc, #108]	; (8103a84 <HAL_GPIO_Init+0x254>)
 8103a16:	4293      	cmp	r3, r2
 8103a18:	d019      	beq.n	8103a4e <HAL_GPIO_Init+0x21e>
 8103a1a:	687b      	ldr	r3, [r7, #4]
 8103a1c:	4a1a      	ldr	r2, [pc, #104]	; (8103a88 <HAL_GPIO_Init+0x258>)
 8103a1e:	4293      	cmp	r3, r2
 8103a20:	d013      	beq.n	8103a4a <HAL_GPIO_Init+0x21a>
 8103a22:	687b      	ldr	r3, [r7, #4]
 8103a24:	4a19      	ldr	r2, [pc, #100]	; (8103a8c <HAL_GPIO_Init+0x25c>)
 8103a26:	4293      	cmp	r3, r2
 8103a28:	d00d      	beq.n	8103a46 <HAL_GPIO_Init+0x216>
 8103a2a:	687b      	ldr	r3, [r7, #4]
 8103a2c:	4a18      	ldr	r2, [pc, #96]	; (8103a90 <HAL_GPIO_Init+0x260>)
 8103a2e:	4293      	cmp	r3, r2
 8103a30:	d007      	beq.n	8103a42 <HAL_GPIO_Init+0x212>
 8103a32:	687b      	ldr	r3, [r7, #4]
 8103a34:	4a17      	ldr	r2, [pc, #92]	; (8103a94 <HAL_GPIO_Init+0x264>)
 8103a36:	4293      	cmp	r3, r2
 8103a38:	d101      	bne.n	8103a3e <HAL_GPIO_Init+0x20e>
 8103a3a:	2309      	movs	r3, #9
 8103a3c:	e02d      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a3e:	230a      	movs	r3, #10
 8103a40:	e02b      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a42:	2308      	movs	r3, #8
 8103a44:	e029      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a46:	2307      	movs	r3, #7
 8103a48:	e027      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a4a:	2306      	movs	r3, #6
 8103a4c:	e025      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a4e:	2305      	movs	r3, #5
 8103a50:	e023      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a52:	2304      	movs	r3, #4
 8103a54:	e021      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a56:	2303      	movs	r3, #3
 8103a58:	e01f      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a5a:	2302      	movs	r3, #2
 8103a5c:	e01d      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a5e:	2301      	movs	r3, #1
 8103a60:	e01b      	b.n	8103a9a <HAL_GPIO_Init+0x26a>
 8103a62:	bf00      	nop
 8103a64:	580000c0 	.word	0x580000c0
 8103a68:	58024400 	.word	0x58024400
 8103a6c:	58000400 	.word	0x58000400
 8103a70:	58020000 	.word	0x58020000
 8103a74:	58020400 	.word	0x58020400
 8103a78:	58020800 	.word	0x58020800
 8103a7c:	58020c00 	.word	0x58020c00
 8103a80:	58021000 	.word	0x58021000
 8103a84:	58021400 	.word	0x58021400
 8103a88:	58021800 	.word	0x58021800
 8103a8c:	58021c00 	.word	0x58021c00
 8103a90:	58022000 	.word	0x58022000
 8103a94:	58022400 	.word	0x58022400
 8103a98:	2300      	movs	r3, #0
 8103a9a:	69fa      	ldr	r2, [r7, #28]
 8103a9c:	f002 0203 	and.w	r2, r2, #3
 8103aa0:	0092      	lsls	r2, r2, #2
 8103aa2:	4093      	lsls	r3, r2
 8103aa4:	69ba      	ldr	r2, [r7, #24]
 8103aa6:	4313      	orrs	r3, r2
 8103aa8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8103aaa:	4938      	ldr	r1, [pc, #224]	; (8103b8c <HAL_GPIO_Init+0x35c>)
 8103aac:	69fb      	ldr	r3, [r7, #28]
 8103aae:	089b      	lsrs	r3, r3, #2
 8103ab0:	3302      	adds	r3, #2
 8103ab2:	69ba      	ldr	r2, [r7, #24]
 8103ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8103ab8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103abc:	681b      	ldr	r3, [r3, #0]
 8103abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103ac0:	693b      	ldr	r3, [r7, #16]
 8103ac2:	43db      	mvns	r3, r3
 8103ac4:	69ba      	ldr	r2, [r7, #24]
 8103ac6:	4013      	ands	r3, r2
 8103ac8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103aca:	683b      	ldr	r3, [r7, #0]
 8103acc:	685b      	ldr	r3, [r3, #4]
 8103ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103ad2:	2b00      	cmp	r3, #0
 8103ad4:	d003      	beq.n	8103ade <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8103ad6:	69ba      	ldr	r2, [r7, #24]
 8103ad8:	693b      	ldr	r3, [r7, #16]
 8103ada:	4313      	orrs	r3, r2
 8103adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103ade:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103ae2:	69bb      	ldr	r3, [r7, #24]
 8103ae4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8103ae6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103aea:	685b      	ldr	r3, [r3, #4]
 8103aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103aee:	693b      	ldr	r3, [r7, #16]
 8103af0:	43db      	mvns	r3, r3
 8103af2:	69ba      	ldr	r2, [r7, #24]
 8103af4:	4013      	ands	r3, r2
 8103af6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103af8:	683b      	ldr	r3, [r7, #0]
 8103afa:	685b      	ldr	r3, [r3, #4]
 8103afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103b00:	2b00      	cmp	r3, #0
 8103b02:	d003      	beq.n	8103b0c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103b04:	69ba      	ldr	r2, [r7, #24]
 8103b06:	693b      	ldr	r3, [r7, #16]
 8103b08:	4313      	orrs	r3, r2
 8103b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103b0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103b10:	69bb      	ldr	r3, [r7, #24]
 8103b12:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103b14:	697b      	ldr	r3, [r7, #20]
 8103b16:	685b      	ldr	r3, [r3, #4]
 8103b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103b1a:	693b      	ldr	r3, [r7, #16]
 8103b1c:	43db      	mvns	r3, r3
 8103b1e:	69ba      	ldr	r2, [r7, #24]
 8103b20:	4013      	ands	r3, r2
 8103b22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103b24:	683b      	ldr	r3, [r7, #0]
 8103b26:	685b      	ldr	r3, [r3, #4]
 8103b28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103b2c:	2b00      	cmp	r3, #0
 8103b2e:	d003      	beq.n	8103b38 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8103b30:	69ba      	ldr	r2, [r7, #24]
 8103b32:	693b      	ldr	r3, [r7, #16]
 8103b34:	4313      	orrs	r3, r2
 8103b36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103b38:	697b      	ldr	r3, [r7, #20]
 8103b3a:	69ba      	ldr	r2, [r7, #24]
 8103b3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8103b3e:	697b      	ldr	r3, [r7, #20]
 8103b40:	681b      	ldr	r3, [r3, #0]
 8103b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103b44:	693b      	ldr	r3, [r7, #16]
 8103b46:	43db      	mvns	r3, r3
 8103b48:	69ba      	ldr	r2, [r7, #24]
 8103b4a:	4013      	ands	r3, r2
 8103b4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103b4e:	683b      	ldr	r3, [r7, #0]
 8103b50:	685b      	ldr	r3, [r3, #4]
 8103b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103b56:	2b00      	cmp	r3, #0
 8103b58:	d003      	beq.n	8103b62 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103b5a:	69ba      	ldr	r2, [r7, #24]
 8103b5c:	693b      	ldr	r3, [r7, #16]
 8103b5e:	4313      	orrs	r3, r2
 8103b60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103b62:	697b      	ldr	r3, [r7, #20]
 8103b64:	69ba      	ldr	r2, [r7, #24]
 8103b66:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8103b68:	69fb      	ldr	r3, [r7, #28]
 8103b6a:	3301      	adds	r3, #1
 8103b6c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103b6e:	683b      	ldr	r3, [r7, #0]
 8103b70:	681a      	ldr	r2, [r3, #0]
 8103b72:	69fb      	ldr	r3, [r7, #28]
 8103b74:	fa22 f303 	lsr.w	r3, r2, r3
 8103b78:	2b00      	cmp	r3, #0
 8103b7a:	f47f ae63 	bne.w	8103844 <HAL_GPIO_Init+0x14>
  }
}
 8103b7e:	bf00      	nop
 8103b80:	bf00      	nop
 8103b82:	3724      	adds	r7, #36	; 0x24
 8103b84:	46bd      	mov	sp, r7
 8103b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b8a:	4770      	bx	lr
 8103b8c:	58000400 	.word	0x58000400

08103b90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8103b90:	b480      	push	{r7}
 8103b92:	b085      	sub	sp, #20
 8103b94:	af00      	add	r7, sp, #0
 8103b96:	6078      	str	r0, [r7, #4]
 8103b98:	460b      	mov	r3, r1
 8103b9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8103b9c:	687b      	ldr	r3, [r7, #4]
 8103b9e:	691a      	ldr	r2, [r3, #16]
 8103ba0:	887b      	ldrh	r3, [r7, #2]
 8103ba2:	4013      	ands	r3, r2
 8103ba4:	2b00      	cmp	r3, #0
 8103ba6:	d002      	beq.n	8103bae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8103ba8:	2301      	movs	r3, #1
 8103baa:	73fb      	strb	r3, [r7, #15]
 8103bac:	e001      	b.n	8103bb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8103bae:	2300      	movs	r3, #0
 8103bb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8103bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8103bb4:	4618      	mov	r0, r3
 8103bb6:	3714      	adds	r7, #20
 8103bb8:	46bd      	mov	sp, r7
 8103bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bbe:	4770      	bx	lr

08103bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103bc0:	b480      	push	{r7}
 8103bc2:	b083      	sub	sp, #12
 8103bc4:	af00      	add	r7, sp, #0
 8103bc6:	6078      	str	r0, [r7, #4]
 8103bc8:	460b      	mov	r3, r1
 8103bca:	807b      	strh	r3, [r7, #2]
 8103bcc:	4613      	mov	r3, r2
 8103bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103bd0:	787b      	ldrb	r3, [r7, #1]
 8103bd2:	2b00      	cmp	r3, #0
 8103bd4:	d003      	beq.n	8103bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8103bd6:	887a      	ldrh	r2, [r7, #2]
 8103bd8:	687b      	ldr	r3, [r7, #4]
 8103bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8103bdc:	e003      	b.n	8103be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8103bde:	887b      	ldrh	r3, [r7, #2]
 8103be0:	041a      	lsls	r2, r3, #16
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	619a      	str	r2, [r3, #24]
}
 8103be6:	bf00      	nop
 8103be8:	370c      	adds	r7, #12
 8103bea:	46bd      	mov	sp, r7
 8103bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103bf0:	4770      	bx	lr
	...

08103bf4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103bf4:	b480      	push	{r7}
 8103bf6:	b083      	sub	sp, #12
 8103bf8:	af00      	add	r7, sp, #0
 8103bfa:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103bfc:	4b05      	ldr	r3, [pc, #20]	; (8103c14 <HAL_HSEM_ActivateNotification+0x20>)
 8103bfe:	681a      	ldr	r2, [r3, #0]
 8103c00:	4904      	ldr	r1, [pc, #16]	; (8103c14 <HAL_HSEM_ActivateNotification+0x20>)
 8103c02:	687b      	ldr	r3, [r7, #4]
 8103c04:	4313      	orrs	r3, r2
 8103c06:	600b      	str	r3, [r1, #0]
#endif
}
 8103c08:	bf00      	nop
 8103c0a:	370c      	adds	r7, #12
 8103c0c:	46bd      	mov	sp, r7
 8103c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c12:	4770      	bx	lr
 8103c14:	58026510 	.word	0x58026510

08103c18 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8103c18:	b580      	push	{r7, lr}
 8103c1a:	b082      	sub	sp, #8
 8103c1c:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8103c1e:	4b0a      	ldr	r3, [pc, #40]	; (8103c48 <HAL_HSEM_IRQHandler+0x30>)
 8103c20:	68db      	ldr	r3, [r3, #12]
 8103c22:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8103c24:	4b08      	ldr	r3, [pc, #32]	; (8103c48 <HAL_HSEM_IRQHandler+0x30>)
 8103c26:	681a      	ldr	r2, [r3, #0]
 8103c28:	687b      	ldr	r3, [r7, #4]
 8103c2a:	43db      	mvns	r3, r3
 8103c2c:	4906      	ldr	r1, [pc, #24]	; (8103c48 <HAL_HSEM_IRQHandler+0x30>)
 8103c2e:	4013      	ands	r3, r2
 8103c30:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8103c32:	4a05      	ldr	r2, [pc, #20]	; (8103c48 <HAL_HSEM_IRQHandler+0x30>)
 8103c34:	687b      	ldr	r3, [r7, #4]
 8103c36:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8103c38:	6878      	ldr	r0, [r7, #4]
 8103c3a:	f000 f807 	bl	8103c4c <HAL_HSEM_FreeCallback>
}
 8103c3e:	bf00      	nop
 8103c40:	3708      	adds	r7, #8
 8103c42:	46bd      	mov	sp, r7
 8103c44:	bd80      	pop	{r7, pc}
 8103c46:	bf00      	nop
 8103c48:	58026510 	.word	0x58026510

08103c4c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8103c4c:	b480      	push	{r7}
 8103c4e:	b083      	sub	sp, #12
 8103c50:	af00      	add	r7, sp, #0
 8103c52:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8103c54:	bf00      	nop
 8103c56:	370c      	adds	r7, #12
 8103c58:	46bd      	mov	sp, r7
 8103c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103c5e:	4770      	bx	lr

08103c60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8103c60:	b580      	push	{r7, lr}
 8103c62:	b082      	sub	sp, #8
 8103c64:	af00      	add	r7, sp, #0
 8103c66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8103c68:	687b      	ldr	r3, [r7, #4]
 8103c6a:	2b00      	cmp	r3, #0
 8103c6c:	d101      	bne.n	8103c72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8103c6e:	2301      	movs	r3, #1
 8103c70:	e081      	b.n	8103d76 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103c78:	b2db      	uxtb	r3, r3
 8103c7a:	2b00      	cmp	r3, #0
 8103c7c:	d106      	bne.n	8103c8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8103c7e:	687b      	ldr	r3, [r7, #4]
 8103c80:	2200      	movs	r2, #0
 8103c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8103c86:	6878      	ldr	r0, [r7, #4]
 8103c88:	f7fd fdcc 	bl	8101824 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8103c8c:	687b      	ldr	r3, [r7, #4]
 8103c8e:	2224      	movs	r2, #36	; 0x24
 8103c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8103c94:	687b      	ldr	r3, [r7, #4]
 8103c96:	681b      	ldr	r3, [r3, #0]
 8103c98:	681a      	ldr	r2, [r3, #0]
 8103c9a:	687b      	ldr	r3, [r7, #4]
 8103c9c:	681b      	ldr	r3, [r3, #0]
 8103c9e:	f022 0201 	bic.w	r2, r2, #1
 8103ca2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8103ca4:	687b      	ldr	r3, [r7, #4]
 8103ca6:	685a      	ldr	r2, [r3, #4]
 8103ca8:	687b      	ldr	r3, [r7, #4]
 8103caa:	681b      	ldr	r3, [r3, #0]
 8103cac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8103cb0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8103cb2:	687b      	ldr	r3, [r7, #4]
 8103cb4:	681b      	ldr	r3, [r3, #0]
 8103cb6:	689a      	ldr	r2, [r3, #8]
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	681b      	ldr	r3, [r3, #0]
 8103cbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8103cc0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8103cc2:	687b      	ldr	r3, [r7, #4]
 8103cc4:	68db      	ldr	r3, [r3, #12]
 8103cc6:	2b01      	cmp	r3, #1
 8103cc8:	d107      	bne.n	8103cda <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8103cca:	687b      	ldr	r3, [r7, #4]
 8103ccc:	689a      	ldr	r2, [r3, #8]
 8103cce:	687b      	ldr	r3, [r7, #4]
 8103cd0:	681b      	ldr	r3, [r3, #0]
 8103cd2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8103cd6:	609a      	str	r2, [r3, #8]
 8103cd8:	e006      	b.n	8103ce8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8103cda:	687b      	ldr	r3, [r7, #4]
 8103cdc:	689a      	ldr	r2, [r3, #8]
 8103cde:	687b      	ldr	r3, [r7, #4]
 8103ce0:	681b      	ldr	r3, [r3, #0]
 8103ce2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8103ce6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8103ce8:	687b      	ldr	r3, [r7, #4]
 8103cea:	68db      	ldr	r3, [r3, #12]
 8103cec:	2b02      	cmp	r3, #2
 8103cee:	d104      	bne.n	8103cfa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8103cf0:	687b      	ldr	r3, [r7, #4]
 8103cf2:	681b      	ldr	r3, [r3, #0]
 8103cf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8103cf8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8103cfa:	687b      	ldr	r3, [r7, #4]
 8103cfc:	681b      	ldr	r3, [r3, #0]
 8103cfe:	685b      	ldr	r3, [r3, #4]
 8103d00:	687a      	ldr	r2, [r7, #4]
 8103d02:	6812      	ldr	r2, [r2, #0]
 8103d04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8103d08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8103d0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8103d0e:	687b      	ldr	r3, [r7, #4]
 8103d10:	681b      	ldr	r3, [r3, #0]
 8103d12:	68da      	ldr	r2, [r3, #12]
 8103d14:	687b      	ldr	r3, [r7, #4]
 8103d16:	681b      	ldr	r3, [r3, #0]
 8103d18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8103d1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103d1e:	687b      	ldr	r3, [r7, #4]
 8103d20:	691a      	ldr	r2, [r3, #16]
 8103d22:	687b      	ldr	r3, [r7, #4]
 8103d24:	695b      	ldr	r3, [r3, #20]
 8103d26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8103d2a:	687b      	ldr	r3, [r7, #4]
 8103d2c:	699b      	ldr	r3, [r3, #24]
 8103d2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103d30:	687b      	ldr	r3, [r7, #4]
 8103d32:	681b      	ldr	r3, [r3, #0]
 8103d34:	430a      	orrs	r2, r1
 8103d36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8103d38:	687b      	ldr	r3, [r7, #4]
 8103d3a:	69d9      	ldr	r1, [r3, #28]
 8103d3c:	687b      	ldr	r3, [r7, #4]
 8103d3e:	6a1a      	ldr	r2, [r3, #32]
 8103d40:	687b      	ldr	r3, [r7, #4]
 8103d42:	681b      	ldr	r3, [r3, #0]
 8103d44:	430a      	orrs	r2, r1
 8103d46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8103d48:	687b      	ldr	r3, [r7, #4]
 8103d4a:	681b      	ldr	r3, [r3, #0]
 8103d4c:	681a      	ldr	r2, [r3, #0]
 8103d4e:	687b      	ldr	r3, [r7, #4]
 8103d50:	681b      	ldr	r3, [r3, #0]
 8103d52:	f042 0201 	orr.w	r2, r2, #1
 8103d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103d58:	687b      	ldr	r3, [r7, #4]
 8103d5a:	2200      	movs	r2, #0
 8103d5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8103d5e:	687b      	ldr	r3, [r7, #4]
 8103d60:	2220      	movs	r2, #32
 8103d62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8103d66:	687b      	ldr	r3, [r7, #4]
 8103d68:	2200      	movs	r2, #0
 8103d6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	2200      	movs	r2, #0
 8103d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8103d74:	2300      	movs	r3, #0
}
 8103d76:	4618      	mov	r0, r3
 8103d78:	3708      	adds	r7, #8
 8103d7a:	46bd      	mov	sp, r7
 8103d7c:	bd80      	pop	{r7, pc}
	...

08103d80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103d80:	b580      	push	{r7, lr}
 8103d82:	b088      	sub	sp, #32
 8103d84:	af02      	add	r7, sp, #8
 8103d86:	60f8      	str	r0, [r7, #12]
 8103d88:	4608      	mov	r0, r1
 8103d8a:	4611      	mov	r1, r2
 8103d8c:	461a      	mov	r2, r3
 8103d8e:	4603      	mov	r3, r0
 8103d90:	817b      	strh	r3, [r7, #10]
 8103d92:	460b      	mov	r3, r1
 8103d94:	813b      	strh	r3, [r7, #8]
 8103d96:	4613      	mov	r3, r2
 8103d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103d9a:	68fb      	ldr	r3, [r7, #12]
 8103d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103da0:	b2db      	uxtb	r3, r3
 8103da2:	2b20      	cmp	r3, #32
 8103da4:	f040 80f9 	bne.w	8103f9a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8103da8:	6a3b      	ldr	r3, [r7, #32]
 8103daa:	2b00      	cmp	r3, #0
 8103dac:	d002      	beq.n	8103db4 <HAL_I2C_Mem_Write+0x34>
 8103dae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8103db0:	2b00      	cmp	r3, #0
 8103db2:	d105      	bne.n	8103dc0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8103db4:	68fb      	ldr	r3, [r7, #12]
 8103db6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8103dba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8103dbc:	2301      	movs	r3, #1
 8103dbe:	e0ed      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103dc0:	68fb      	ldr	r3, [r7, #12]
 8103dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103dc6:	2b01      	cmp	r3, #1
 8103dc8:	d101      	bne.n	8103dce <HAL_I2C_Mem_Write+0x4e>
 8103dca:	2302      	movs	r3, #2
 8103dcc:	e0e6      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
 8103dce:	68fb      	ldr	r3, [r7, #12]
 8103dd0:	2201      	movs	r2, #1
 8103dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8103dd6:	f7fe fb3b 	bl	8102450 <HAL_GetTick>
 8103dda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8103ddc:	697b      	ldr	r3, [r7, #20]
 8103dde:	9300      	str	r3, [sp, #0]
 8103de0:	2319      	movs	r3, #25
 8103de2:	2201      	movs	r2, #1
 8103de4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103de8:	68f8      	ldr	r0, [r7, #12]
 8103dea:	f000 fac3 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 8103dee:	4603      	mov	r3, r0
 8103df0:	2b00      	cmp	r3, #0
 8103df2:	d001      	beq.n	8103df8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8103df4:	2301      	movs	r3, #1
 8103df6:	e0d1      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8103df8:	68fb      	ldr	r3, [r7, #12]
 8103dfa:	2221      	movs	r2, #33	; 0x21
 8103dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8103e00:	68fb      	ldr	r3, [r7, #12]
 8103e02:	2240      	movs	r2, #64	; 0x40
 8103e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103e08:	68fb      	ldr	r3, [r7, #12]
 8103e0a:	2200      	movs	r2, #0
 8103e0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8103e0e:	68fb      	ldr	r3, [r7, #12]
 8103e10:	6a3a      	ldr	r2, [r7, #32]
 8103e12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8103e14:	68fb      	ldr	r3, [r7, #12]
 8103e16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8103e18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8103e1a:	68fb      	ldr	r3, [r7, #12]
 8103e1c:	2200      	movs	r2, #0
 8103e1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8103e20:	88f8      	ldrh	r0, [r7, #6]
 8103e22:	893a      	ldrh	r2, [r7, #8]
 8103e24:	8979      	ldrh	r1, [r7, #10]
 8103e26:	697b      	ldr	r3, [r7, #20]
 8103e28:	9301      	str	r3, [sp, #4]
 8103e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103e2c:	9300      	str	r3, [sp, #0]
 8103e2e:	4603      	mov	r3, r0
 8103e30:	68f8      	ldr	r0, [r7, #12]
 8103e32:	f000 f9d3 	bl	81041dc <I2C_RequestMemoryWrite>
 8103e36:	4603      	mov	r3, r0
 8103e38:	2b00      	cmp	r3, #0
 8103e3a:	d005      	beq.n	8103e48 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8103e3c:	68fb      	ldr	r3, [r7, #12]
 8103e3e:	2200      	movs	r2, #0
 8103e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8103e44:	2301      	movs	r3, #1
 8103e46:	e0a9      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103e48:	68fb      	ldr	r3, [r7, #12]
 8103e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103e4c:	b29b      	uxth	r3, r3
 8103e4e:	2bff      	cmp	r3, #255	; 0xff
 8103e50:	d90e      	bls.n	8103e70 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8103e52:	68fb      	ldr	r3, [r7, #12]
 8103e54:	22ff      	movs	r2, #255	; 0xff
 8103e56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8103e58:	68fb      	ldr	r3, [r7, #12]
 8103e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103e5c:	b2da      	uxtb	r2, r3
 8103e5e:	8979      	ldrh	r1, [r7, #10]
 8103e60:	2300      	movs	r3, #0
 8103e62:	9300      	str	r3, [sp, #0]
 8103e64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103e68:	68f8      	ldr	r0, [r7, #12]
 8103e6a:	f000 fc2b 	bl	81046c4 <I2C_TransferConfig>
 8103e6e:	e00f      	b.n	8103e90 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8103e70:	68fb      	ldr	r3, [r7, #12]
 8103e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103e74:	b29a      	uxth	r2, r3
 8103e76:	68fb      	ldr	r3, [r7, #12]
 8103e78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8103e7a:	68fb      	ldr	r3, [r7, #12]
 8103e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103e7e:	b2da      	uxtb	r2, r3
 8103e80:	8979      	ldrh	r1, [r7, #10]
 8103e82:	2300      	movs	r3, #0
 8103e84:	9300      	str	r3, [sp, #0]
 8103e86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103e8a:	68f8      	ldr	r0, [r7, #12]
 8103e8c:	f000 fc1a 	bl	81046c4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103e90:	697a      	ldr	r2, [r7, #20]
 8103e92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8103e94:	68f8      	ldr	r0, [r7, #12]
 8103e96:	f000 faad 	bl	81043f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8103e9a:	4603      	mov	r3, r0
 8103e9c:	2b00      	cmp	r3, #0
 8103e9e:	d001      	beq.n	8103ea4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8103ea0:	2301      	movs	r3, #1
 8103ea2:	e07b      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8103ea4:	68fb      	ldr	r3, [r7, #12]
 8103ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103ea8:	781a      	ldrb	r2, [r3, #0]
 8103eaa:	68fb      	ldr	r3, [r7, #12]
 8103eac:	681b      	ldr	r3, [r3, #0]
 8103eae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103eb0:	68fb      	ldr	r3, [r7, #12]
 8103eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103eb4:	1c5a      	adds	r2, r3, #1
 8103eb6:	68fb      	ldr	r3, [r7, #12]
 8103eb8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8103eba:	68fb      	ldr	r3, [r7, #12]
 8103ebc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103ebe:	b29b      	uxth	r3, r3
 8103ec0:	3b01      	subs	r3, #1
 8103ec2:	b29a      	uxth	r2, r3
 8103ec4:	68fb      	ldr	r3, [r7, #12]
 8103ec6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8103ec8:	68fb      	ldr	r3, [r7, #12]
 8103eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103ecc:	3b01      	subs	r3, #1
 8103ece:	b29a      	uxth	r2, r3
 8103ed0:	68fb      	ldr	r3, [r7, #12]
 8103ed2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8103ed4:	68fb      	ldr	r3, [r7, #12]
 8103ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103ed8:	b29b      	uxth	r3, r3
 8103eda:	2b00      	cmp	r3, #0
 8103edc:	d034      	beq.n	8103f48 <HAL_I2C_Mem_Write+0x1c8>
 8103ede:	68fb      	ldr	r3, [r7, #12]
 8103ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103ee2:	2b00      	cmp	r3, #0
 8103ee4:	d130      	bne.n	8103f48 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8103ee6:	697b      	ldr	r3, [r7, #20]
 8103ee8:	9300      	str	r3, [sp, #0]
 8103eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103eec:	2200      	movs	r2, #0
 8103eee:	2180      	movs	r1, #128	; 0x80
 8103ef0:	68f8      	ldr	r0, [r7, #12]
 8103ef2:	f000 fa3f 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 8103ef6:	4603      	mov	r3, r0
 8103ef8:	2b00      	cmp	r3, #0
 8103efa:	d001      	beq.n	8103f00 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8103efc:	2301      	movs	r3, #1
 8103efe:	e04d      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103f00:	68fb      	ldr	r3, [r7, #12]
 8103f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103f04:	b29b      	uxth	r3, r3
 8103f06:	2bff      	cmp	r3, #255	; 0xff
 8103f08:	d90e      	bls.n	8103f28 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8103f0a:	68fb      	ldr	r3, [r7, #12]
 8103f0c:	22ff      	movs	r2, #255	; 0xff
 8103f0e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8103f10:	68fb      	ldr	r3, [r7, #12]
 8103f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103f14:	b2da      	uxtb	r2, r3
 8103f16:	8979      	ldrh	r1, [r7, #10]
 8103f18:	2300      	movs	r3, #0
 8103f1a:	9300      	str	r3, [sp, #0]
 8103f1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103f20:	68f8      	ldr	r0, [r7, #12]
 8103f22:	f000 fbcf 	bl	81046c4 <I2C_TransferConfig>
 8103f26:	e00f      	b.n	8103f48 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8103f28:	68fb      	ldr	r3, [r7, #12]
 8103f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103f2c:	b29a      	uxth	r2, r3
 8103f2e:	68fb      	ldr	r3, [r7, #12]
 8103f30:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103f32:	68fb      	ldr	r3, [r7, #12]
 8103f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103f36:	b2da      	uxtb	r2, r3
 8103f38:	8979      	ldrh	r1, [r7, #10]
 8103f3a:	2300      	movs	r3, #0
 8103f3c:	9300      	str	r3, [sp, #0]
 8103f3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103f42:	68f8      	ldr	r0, [r7, #12]
 8103f44:	f000 fbbe 	bl	81046c4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103f4c:	b29b      	uxth	r3, r3
 8103f4e:	2b00      	cmp	r3, #0
 8103f50:	d19e      	bne.n	8103e90 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103f52:	697a      	ldr	r2, [r7, #20]
 8103f54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8103f56:	68f8      	ldr	r0, [r7, #12]
 8103f58:	f000 fa8c 	bl	8104474 <I2C_WaitOnSTOPFlagUntilTimeout>
 8103f5c:	4603      	mov	r3, r0
 8103f5e:	2b00      	cmp	r3, #0
 8103f60:	d001      	beq.n	8103f66 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8103f62:	2301      	movs	r3, #1
 8103f64:	e01a      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103f66:	68fb      	ldr	r3, [r7, #12]
 8103f68:	681b      	ldr	r3, [r3, #0]
 8103f6a:	2220      	movs	r2, #32
 8103f6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103f6e:	68fb      	ldr	r3, [r7, #12]
 8103f70:	681b      	ldr	r3, [r3, #0]
 8103f72:	6859      	ldr	r1, [r3, #4]
 8103f74:	68fb      	ldr	r3, [r7, #12]
 8103f76:	681a      	ldr	r2, [r3, #0]
 8103f78:	4b0a      	ldr	r3, [pc, #40]	; (8103fa4 <HAL_I2C_Mem_Write+0x224>)
 8103f7a:	400b      	ands	r3, r1
 8103f7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103f7e:	68fb      	ldr	r3, [r7, #12]
 8103f80:	2220      	movs	r2, #32
 8103f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103f86:	68fb      	ldr	r3, [r7, #12]
 8103f88:	2200      	movs	r2, #0
 8103f8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103f8e:	68fb      	ldr	r3, [r7, #12]
 8103f90:	2200      	movs	r2, #0
 8103f92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103f96:	2300      	movs	r3, #0
 8103f98:	e000      	b.n	8103f9c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8103f9a:	2302      	movs	r3, #2
  }
}
 8103f9c:	4618      	mov	r0, r3
 8103f9e:	3718      	adds	r7, #24
 8103fa0:	46bd      	mov	sp, r7
 8103fa2:	bd80      	pop	{r7, pc}
 8103fa4:	fe00e800 	.word	0xfe00e800

08103fa8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103fa8:	b580      	push	{r7, lr}
 8103faa:	b088      	sub	sp, #32
 8103fac:	af02      	add	r7, sp, #8
 8103fae:	60f8      	str	r0, [r7, #12]
 8103fb0:	4608      	mov	r0, r1
 8103fb2:	4611      	mov	r1, r2
 8103fb4:	461a      	mov	r2, r3
 8103fb6:	4603      	mov	r3, r0
 8103fb8:	817b      	strh	r3, [r7, #10]
 8103fba:	460b      	mov	r3, r1
 8103fbc:	813b      	strh	r3, [r7, #8]
 8103fbe:	4613      	mov	r3, r2
 8103fc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103fc2:	68fb      	ldr	r3, [r7, #12]
 8103fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103fc8:	b2db      	uxtb	r3, r3
 8103fca:	2b20      	cmp	r3, #32
 8103fcc:	f040 80fd 	bne.w	81041ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8103fd0:	6a3b      	ldr	r3, [r7, #32]
 8103fd2:	2b00      	cmp	r3, #0
 8103fd4:	d002      	beq.n	8103fdc <HAL_I2C_Mem_Read+0x34>
 8103fd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8103fd8:	2b00      	cmp	r3, #0
 8103fda:	d105      	bne.n	8103fe8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8103fe2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8103fe4:	2301      	movs	r3, #1
 8103fe6:	e0f1      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103fe8:	68fb      	ldr	r3, [r7, #12]
 8103fea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103fee:	2b01      	cmp	r3, #1
 8103ff0:	d101      	bne.n	8103ff6 <HAL_I2C_Mem_Read+0x4e>
 8103ff2:	2302      	movs	r3, #2
 8103ff4:	e0ea      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
 8103ff6:	68fb      	ldr	r3, [r7, #12]
 8103ff8:	2201      	movs	r2, #1
 8103ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8103ffe:	f7fe fa27 	bl	8102450 <HAL_GetTick>
 8104002:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8104004:	697b      	ldr	r3, [r7, #20]
 8104006:	9300      	str	r3, [sp, #0]
 8104008:	2319      	movs	r3, #25
 810400a:	2201      	movs	r2, #1
 810400c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8104010:	68f8      	ldr	r0, [r7, #12]
 8104012:	f000 f9af 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 8104016:	4603      	mov	r3, r0
 8104018:	2b00      	cmp	r3, #0
 810401a:	d001      	beq.n	8104020 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 810401c:	2301      	movs	r3, #1
 810401e:	e0d5      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8104020:	68fb      	ldr	r3, [r7, #12]
 8104022:	2222      	movs	r2, #34	; 0x22
 8104024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8104028:	68fb      	ldr	r3, [r7, #12]
 810402a:	2240      	movs	r2, #64	; 0x40
 810402c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8104030:	68fb      	ldr	r3, [r7, #12]
 8104032:	2200      	movs	r2, #0
 8104034:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8104036:	68fb      	ldr	r3, [r7, #12]
 8104038:	6a3a      	ldr	r2, [r7, #32]
 810403a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 810403c:	68fb      	ldr	r3, [r7, #12]
 810403e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8104040:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8104042:	68fb      	ldr	r3, [r7, #12]
 8104044:	2200      	movs	r2, #0
 8104046:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8104048:	88f8      	ldrh	r0, [r7, #6]
 810404a:	893a      	ldrh	r2, [r7, #8]
 810404c:	8979      	ldrh	r1, [r7, #10]
 810404e:	697b      	ldr	r3, [r7, #20]
 8104050:	9301      	str	r3, [sp, #4]
 8104052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104054:	9300      	str	r3, [sp, #0]
 8104056:	4603      	mov	r3, r0
 8104058:	68f8      	ldr	r0, [r7, #12]
 810405a:	f000 f913 	bl	8104284 <I2C_RequestMemoryRead>
 810405e:	4603      	mov	r3, r0
 8104060:	2b00      	cmp	r3, #0
 8104062:	d005      	beq.n	8104070 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8104064:	68fb      	ldr	r3, [r7, #12]
 8104066:	2200      	movs	r2, #0
 8104068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 810406c:	2301      	movs	r3, #1
 810406e:	e0ad      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8104070:	68fb      	ldr	r3, [r7, #12]
 8104072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8104074:	b29b      	uxth	r3, r3
 8104076:	2bff      	cmp	r3, #255	; 0xff
 8104078:	d90e      	bls.n	8104098 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 810407a:	68fb      	ldr	r3, [r7, #12]
 810407c:	22ff      	movs	r2, #255	; 0xff
 810407e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8104080:	68fb      	ldr	r3, [r7, #12]
 8104082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8104084:	b2da      	uxtb	r2, r3
 8104086:	8979      	ldrh	r1, [r7, #10]
 8104088:	4b52      	ldr	r3, [pc, #328]	; (81041d4 <HAL_I2C_Mem_Read+0x22c>)
 810408a:	9300      	str	r3, [sp, #0]
 810408c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8104090:	68f8      	ldr	r0, [r7, #12]
 8104092:	f000 fb17 	bl	81046c4 <I2C_TransferConfig>
 8104096:	e00f      	b.n	81040b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8104098:	68fb      	ldr	r3, [r7, #12]
 810409a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810409c:	b29a      	uxth	r2, r3
 810409e:	68fb      	ldr	r3, [r7, #12]
 81040a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81040a2:	68fb      	ldr	r3, [r7, #12]
 81040a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81040a6:	b2da      	uxtb	r2, r3
 81040a8:	8979      	ldrh	r1, [r7, #10]
 81040aa:	4b4a      	ldr	r3, [pc, #296]	; (81041d4 <HAL_I2C_Mem_Read+0x22c>)
 81040ac:	9300      	str	r3, [sp, #0]
 81040ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81040b2:	68f8      	ldr	r0, [r7, #12]
 81040b4:	f000 fb06 	bl	81046c4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 81040b8:	697b      	ldr	r3, [r7, #20]
 81040ba:	9300      	str	r3, [sp, #0]
 81040bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040be:	2200      	movs	r2, #0
 81040c0:	2104      	movs	r1, #4
 81040c2:	68f8      	ldr	r0, [r7, #12]
 81040c4:	f000 f956 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 81040c8:	4603      	mov	r3, r0
 81040ca:	2b00      	cmp	r3, #0
 81040cc:	d001      	beq.n	81040d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 81040ce:	2301      	movs	r3, #1
 81040d0:	e07c      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 81040d2:	68fb      	ldr	r3, [r7, #12]
 81040d4:	681b      	ldr	r3, [r3, #0]
 81040d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81040d8:	68fb      	ldr	r3, [r7, #12]
 81040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81040dc:	b2d2      	uxtb	r2, r2
 81040de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 81040e0:	68fb      	ldr	r3, [r7, #12]
 81040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81040e4:	1c5a      	adds	r2, r3, #1
 81040e6:	68fb      	ldr	r3, [r7, #12]
 81040e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 81040ea:	68fb      	ldr	r3, [r7, #12]
 81040ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 81040ee:	3b01      	subs	r3, #1
 81040f0:	b29a      	uxth	r2, r3
 81040f2:	68fb      	ldr	r3, [r7, #12]
 81040f4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 81040f6:	68fb      	ldr	r3, [r7, #12]
 81040f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 81040fa:	b29b      	uxth	r3, r3
 81040fc:	3b01      	subs	r3, #1
 81040fe:	b29a      	uxth	r2, r3
 8104100:	68fb      	ldr	r3, [r7, #12]
 8104102:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8104104:	68fb      	ldr	r3, [r7, #12]
 8104106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8104108:	b29b      	uxth	r3, r3
 810410a:	2b00      	cmp	r3, #0
 810410c:	d034      	beq.n	8104178 <HAL_I2C_Mem_Read+0x1d0>
 810410e:	68fb      	ldr	r3, [r7, #12]
 8104110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8104112:	2b00      	cmp	r3, #0
 8104114:	d130      	bne.n	8104178 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8104116:	697b      	ldr	r3, [r7, #20]
 8104118:	9300      	str	r3, [sp, #0]
 810411a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810411c:	2200      	movs	r2, #0
 810411e:	2180      	movs	r1, #128	; 0x80
 8104120:	68f8      	ldr	r0, [r7, #12]
 8104122:	f000 f927 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 8104126:	4603      	mov	r3, r0
 8104128:	2b00      	cmp	r3, #0
 810412a:	d001      	beq.n	8104130 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 810412c:	2301      	movs	r3, #1
 810412e:	e04d      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8104130:	68fb      	ldr	r3, [r7, #12]
 8104132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8104134:	b29b      	uxth	r3, r3
 8104136:	2bff      	cmp	r3, #255	; 0xff
 8104138:	d90e      	bls.n	8104158 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810413a:	68fb      	ldr	r3, [r7, #12]
 810413c:	22ff      	movs	r2, #255	; 0xff
 810413e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8104140:	68fb      	ldr	r3, [r7, #12]
 8104142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8104144:	b2da      	uxtb	r2, r3
 8104146:	8979      	ldrh	r1, [r7, #10]
 8104148:	2300      	movs	r3, #0
 810414a:	9300      	str	r3, [sp, #0]
 810414c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8104150:	68f8      	ldr	r0, [r7, #12]
 8104152:	f000 fab7 	bl	81046c4 <I2C_TransferConfig>
 8104156:	e00f      	b.n	8104178 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8104158:	68fb      	ldr	r3, [r7, #12]
 810415a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810415c:	b29a      	uxth	r2, r3
 810415e:	68fb      	ldr	r3, [r7, #12]
 8104160:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8104162:	68fb      	ldr	r3, [r7, #12]
 8104164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8104166:	b2da      	uxtb	r2, r3
 8104168:	8979      	ldrh	r1, [r7, #10]
 810416a:	2300      	movs	r3, #0
 810416c:	9300      	str	r3, [sp, #0]
 810416e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8104172:	68f8      	ldr	r0, [r7, #12]
 8104174:	f000 faa6 	bl	81046c4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8104178:	68fb      	ldr	r3, [r7, #12]
 810417a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 810417c:	b29b      	uxth	r3, r3
 810417e:	2b00      	cmp	r3, #0
 8104180:	d19a      	bne.n	81040b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8104182:	697a      	ldr	r2, [r7, #20]
 8104184:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8104186:	68f8      	ldr	r0, [r7, #12]
 8104188:	f000 f974 	bl	8104474 <I2C_WaitOnSTOPFlagUntilTimeout>
 810418c:	4603      	mov	r3, r0
 810418e:	2b00      	cmp	r3, #0
 8104190:	d001      	beq.n	8104196 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8104192:	2301      	movs	r3, #1
 8104194:	e01a      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8104196:	68fb      	ldr	r3, [r7, #12]
 8104198:	681b      	ldr	r3, [r3, #0]
 810419a:	2220      	movs	r2, #32
 810419c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810419e:	68fb      	ldr	r3, [r7, #12]
 81041a0:	681b      	ldr	r3, [r3, #0]
 81041a2:	6859      	ldr	r1, [r3, #4]
 81041a4:	68fb      	ldr	r3, [r7, #12]
 81041a6:	681a      	ldr	r2, [r3, #0]
 81041a8:	4b0b      	ldr	r3, [pc, #44]	; (81041d8 <HAL_I2C_Mem_Read+0x230>)
 81041aa:	400b      	ands	r3, r1
 81041ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81041ae:	68fb      	ldr	r3, [r7, #12]
 81041b0:	2220      	movs	r2, #32
 81041b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 81041b6:	68fb      	ldr	r3, [r7, #12]
 81041b8:	2200      	movs	r2, #0
 81041ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81041be:	68fb      	ldr	r3, [r7, #12]
 81041c0:	2200      	movs	r2, #0
 81041c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81041c6:	2300      	movs	r3, #0
 81041c8:	e000      	b.n	81041cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 81041ca:	2302      	movs	r3, #2
  }
}
 81041cc:	4618      	mov	r0, r3
 81041ce:	3718      	adds	r7, #24
 81041d0:	46bd      	mov	sp, r7
 81041d2:	bd80      	pop	{r7, pc}
 81041d4:	80002400 	.word	0x80002400
 81041d8:	fe00e800 	.word	0xfe00e800

081041dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 81041dc:	b580      	push	{r7, lr}
 81041de:	b086      	sub	sp, #24
 81041e0:	af02      	add	r7, sp, #8
 81041e2:	60f8      	str	r0, [r7, #12]
 81041e4:	4608      	mov	r0, r1
 81041e6:	4611      	mov	r1, r2
 81041e8:	461a      	mov	r2, r3
 81041ea:	4603      	mov	r3, r0
 81041ec:	817b      	strh	r3, [r7, #10]
 81041ee:	460b      	mov	r3, r1
 81041f0:	813b      	strh	r3, [r7, #8]
 81041f2:	4613      	mov	r3, r2
 81041f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 81041f6:	88fb      	ldrh	r3, [r7, #6]
 81041f8:	b2da      	uxtb	r2, r3
 81041fa:	8979      	ldrh	r1, [r7, #10]
 81041fc:	4b20      	ldr	r3, [pc, #128]	; (8104280 <I2C_RequestMemoryWrite+0xa4>)
 81041fe:	9300      	str	r3, [sp, #0]
 8104200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8104204:	68f8      	ldr	r0, [r7, #12]
 8104206:	f000 fa5d 	bl	81046c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810420a:	69fa      	ldr	r2, [r7, #28]
 810420c:	69b9      	ldr	r1, [r7, #24]
 810420e:	68f8      	ldr	r0, [r7, #12]
 8104210:	f000 f8f0 	bl	81043f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8104214:	4603      	mov	r3, r0
 8104216:	2b00      	cmp	r3, #0
 8104218:	d001      	beq.n	810421e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 810421a:	2301      	movs	r3, #1
 810421c:	e02c      	b.n	8104278 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 810421e:	88fb      	ldrh	r3, [r7, #6]
 8104220:	2b01      	cmp	r3, #1
 8104222:	d105      	bne.n	8104230 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8104224:	893b      	ldrh	r3, [r7, #8]
 8104226:	b2da      	uxtb	r2, r3
 8104228:	68fb      	ldr	r3, [r7, #12]
 810422a:	681b      	ldr	r3, [r3, #0]
 810422c:	629a      	str	r2, [r3, #40]	; 0x28
 810422e:	e015      	b.n	810425c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8104230:	893b      	ldrh	r3, [r7, #8]
 8104232:	0a1b      	lsrs	r3, r3, #8
 8104234:	b29b      	uxth	r3, r3
 8104236:	b2da      	uxtb	r2, r3
 8104238:	68fb      	ldr	r3, [r7, #12]
 810423a:	681b      	ldr	r3, [r3, #0]
 810423c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810423e:	69fa      	ldr	r2, [r7, #28]
 8104240:	69b9      	ldr	r1, [r7, #24]
 8104242:	68f8      	ldr	r0, [r7, #12]
 8104244:	f000 f8d6 	bl	81043f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8104248:	4603      	mov	r3, r0
 810424a:	2b00      	cmp	r3, #0
 810424c:	d001      	beq.n	8104252 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 810424e:	2301      	movs	r3, #1
 8104250:	e012      	b.n	8104278 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8104252:	893b      	ldrh	r3, [r7, #8]
 8104254:	b2da      	uxtb	r2, r3
 8104256:	68fb      	ldr	r3, [r7, #12]
 8104258:	681b      	ldr	r3, [r3, #0]
 810425a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 810425c:	69fb      	ldr	r3, [r7, #28]
 810425e:	9300      	str	r3, [sp, #0]
 8104260:	69bb      	ldr	r3, [r7, #24]
 8104262:	2200      	movs	r2, #0
 8104264:	2180      	movs	r1, #128	; 0x80
 8104266:	68f8      	ldr	r0, [r7, #12]
 8104268:	f000 f884 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 810426c:	4603      	mov	r3, r0
 810426e:	2b00      	cmp	r3, #0
 8104270:	d001      	beq.n	8104276 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8104272:	2301      	movs	r3, #1
 8104274:	e000      	b.n	8104278 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8104276:	2300      	movs	r3, #0
}
 8104278:	4618      	mov	r0, r3
 810427a:	3710      	adds	r7, #16
 810427c:	46bd      	mov	sp, r7
 810427e:	bd80      	pop	{r7, pc}
 8104280:	80002000 	.word	0x80002000

08104284 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8104284:	b580      	push	{r7, lr}
 8104286:	b086      	sub	sp, #24
 8104288:	af02      	add	r7, sp, #8
 810428a:	60f8      	str	r0, [r7, #12]
 810428c:	4608      	mov	r0, r1
 810428e:	4611      	mov	r1, r2
 8104290:	461a      	mov	r2, r3
 8104292:	4603      	mov	r3, r0
 8104294:	817b      	strh	r3, [r7, #10]
 8104296:	460b      	mov	r3, r1
 8104298:	813b      	strh	r3, [r7, #8]
 810429a:	4613      	mov	r3, r2
 810429c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810429e:	88fb      	ldrh	r3, [r7, #6]
 81042a0:	b2da      	uxtb	r2, r3
 81042a2:	8979      	ldrh	r1, [r7, #10]
 81042a4:	4b20      	ldr	r3, [pc, #128]	; (8104328 <I2C_RequestMemoryRead+0xa4>)
 81042a6:	9300      	str	r3, [sp, #0]
 81042a8:	2300      	movs	r3, #0
 81042aa:	68f8      	ldr	r0, [r7, #12]
 81042ac:	f000 fa0a 	bl	81046c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81042b0:	69fa      	ldr	r2, [r7, #28]
 81042b2:	69b9      	ldr	r1, [r7, #24]
 81042b4:	68f8      	ldr	r0, [r7, #12]
 81042b6:	f000 f89d 	bl	81043f4 <I2C_WaitOnTXISFlagUntilTimeout>
 81042ba:	4603      	mov	r3, r0
 81042bc:	2b00      	cmp	r3, #0
 81042be:	d001      	beq.n	81042c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 81042c0:	2301      	movs	r3, #1
 81042c2:	e02c      	b.n	810431e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 81042c4:	88fb      	ldrh	r3, [r7, #6]
 81042c6:	2b01      	cmp	r3, #1
 81042c8:	d105      	bne.n	81042d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81042ca:	893b      	ldrh	r3, [r7, #8]
 81042cc:	b2da      	uxtb	r2, r3
 81042ce:	68fb      	ldr	r3, [r7, #12]
 81042d0:	681b      	ldr	r3, [r3, #0]
 81042d2:	629a      	str	r2, [r3, #40]	; 0x28
 81042d4:	e015      	b.n	8104302 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 81042d6:	893b      	ldrh	r3, [r7, #8]
 81042d8:	0a1b      	lsrs	r3, r3, #8
 81042da:	b29b      	uxth	r3, r3
 81042dc:	b2da      	uxtb	r2, r3
 81042de:	68fb      	ldr	r3, [r7, #12]
 81042e0:	681b      	ldr	r3, [r3, #0]
 81042e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81042e4:	69fa      	ldr	r2, [r7, #28]
 81042e6:	69b9      	ldr	r1, [r7, #24]
 81042e8:	68f8      	ldr	r0, [r7, #12]
 81042ea:	f000 f883 	bl	81043f4 <I2C_WaitOnTXISFlagUntilTimeout>
 81042ee:	4603      	mov	r3, r0
 81042f0:	2b00      	cmp	r3, #0
 81042f2:	d001      	beq.n	81042f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 81042f4:	2301      	movs	r3, #1
 81042f6:	e012      	b.n	810431e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81042f8:	893b      	ldrh	r3, [r7, #8]
 81042fa:	b2da      	uxtb	r2, r3
 81042fc:	68fb      	ldr	r3, [r7, #12]
 81042fe:	681b      	ldr	r3, [r3, #0]
 8104300:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8104302:	69fb      	ldr	r3, [r7, #28]
 8104304:	9300      	str	r3, [sp, #0]
 8104306:	69bb      	ldr	r3, [r7, #24]
 8104308:	2200      	movs	r2, #0
 810430a:	2140      	movs	r1, #64	; 0x40
 810430c:	68f8      	ldr	r0, [r7, #12]
 810430e:	f000 f831 	bl	8104374 <I2C_WaitOnFlagUntilTimeout>
 8104312:	4603      	mov	r3, r0
 8104314:	2b00      	cmp	r3, #0
 8104316:	d001      	beq.n	810431c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8104318:	2301      	movs	r3, #1
 810431a:	e000      	b.n	810431e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 810431c:	2300      	movs	r3, #0
}
 810431e:	4618      	mov	r0, r3
 8104320:	3710      	adds	r7, #16
 8104322:	46bd      	mov	sp, r7
 8104324:	bd80      	pop	{r7, pc}
 8104326:	bf00      	nop
 8104328:	80002000 	.word	0x80002000

0810432c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 810432c:	b480      	push	{r7}
 810432e:	b083      	sub	sp, #12
 8104330:	af00      	add	r7, sp, #0
 8104332:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8104334:	687b      	ldr	r3, [r7, #4]
 8104336:	681b      	ldr	r3, [r3, #0]
 8104338:	699b      	ldr	r3, [r3, #24]
 810433a:	f003 0302 	and.w	r3, r3, #2
 810433e:	2b02      	cmp	r3, #2
 8104340:	d103      	bne.n	810434a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8104342:	687b      	ldr	r3, [r7, #4]
 8104344:	681b      	ldr	r3, [r3, #0]
 8104346:	2200      	movs	r2, #0
 8104348:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 810434a:	687b      	ldr	r3, [r7, #4]
 810434c:	681b      	ldr	r3, [r3, #0]
 810434e:	699b      	ldr	r3, [r3, #24]
 8104350:	f003 0301 	and.w	r3, r3, #1
 8104354:	2b01      	cmp	r3, #1
 8104356:	d007      	beq.n	8104368 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8104358:	687b      	ldr	r3, [r7, #4]
 810435a:	681b      	ldr	r3, [r3, #0]
 810435c:	699a      	ldr	r2, [r3, #24]
 810435e:	687b      	ldr	r3, [r7, #4]
 8104360:	681b      	ldr	r3, [r3, #0]
 8104362:	f042 0201 	orr.w	r2, r2, #1
 8104366:	619a      	str	r2, [r3, #24]
  }
}
 8104368:	bf00      	nop
 810436a:	370c      	adds	r7, #12
 810436c:	46bd      	mov	sp, r7
 810436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104372:	4770      	bx	lr

08104374 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8104374:	b580      	push	{r7, lr}
 8104376:	b084      	sub	sp, #16
 8104378:	af00      	add	r7, sp, #0
 810437a:	60f8      	str	r0, [r7, #12]
 810437c:	60b9      	str	r1, [r7, #8]
 810437e:	603b      	str	r3, [r7, #0]
 8104380:	4613      	mov	r3, r2
 8104382:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8104384:	e022      	b.n	81043cc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8104386:	683b      	ldr	r3, [r7, #0]
 8104388:	f1b3 3fff 	cmp.w	r3, #4294967295
 810438c:	d01e      	beq.n	81043cc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810438e:	f7fe f85f 	bl	8102450 <HAL_GetTick>
 8104392:	4602      	mov	r2, r0
 8104394:	69bb      	ldr	r3, [r7, #24]
 8104396:	1ad3      	subs	r3, r2, r3
 8104398:	683a      	ldr	r2, [r7, #0]
 810439a:	429a      	cmp	r2, r3
 810439c:	d302      	bcc.n	81043a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 810439e:	683b      	ldr	r3, [r7, #0]
 81043a0:	2b00      	cmp	r3, #0
 81043a2:	d113      	bne.n	81043cc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81043a4:	68fb      	ldr	r3, [r7, #12]
 81043a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81043a8:	f043 0220 	orr.w	r2, r3, #32
 81043ac:	68fb      	ldr	r3, [r7, #12]
 81043ae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81043b0:	68fb      	ldr	r3, [r7, #12]
 81043b2:	2220      	movs	r2, #32
 81043b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81043b8:	68fb      	ldr	r3, [r7, #12]
 81043ba:	2200      	movs	r2, #0
 81043bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81043c0:	68fb      	ldr	r3, [r7, #12]
 81043c2:	2200      	movs	r2, #0
 81043c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 81043c8:	2301      	movs	r3, #1
 81043ca:	e00f      	b.n	81043ec <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 81043cc:	68fb      	ldr	r3, [r7, #12]
 81043ce:	681b      	ldr	r3, [r3, #0]
 81043d0:	699a      	ldr	r2, [r3, #24]
 81043d2:	68bb      	ldr	r3, [r7, #8]
 81043d4:	4013      	ands	r3, r2
 81043d6:	68ba      	ldr	r2, [r7, #8]
 81043d8:	429a      	cmp	r2, r3
 81043da:	bf0c      	ite	eq
 81043dc:	2301      	moveq	r3, #1
 81043de:	2300      	movne	r3, #0
 81043e0:	b2db      	uxtb	r3, r3
 81043e2:	461a      	mov	r2, r3
 81043e4:	79fb      	ldrb	r3, [r7, #7]
 81043e6:	429a      	cmp	r2, r3
 81043e8:	d0cd      	beq.n	8104386 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 81043ea:	2300      	movs	r3, #0
}
 81043ec:	4618      	mov	r0, r3
 81043ee:	3710      	adds	r7, #16
 81043f0:	46bd      	mov	sp, r7
 81043f2:	bd80      	pop	{r7, pc}

081043f4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 81043f4:	b580      	push	{r7, lr}
 81043f6:	b084      	sub	sp, #16
 81043f8:	af00      	add	r7, sp, #0
 81043fa:	60f8      	str	r0, [r7, #12]
 81043fc:	60b9      	str	r1, [r7, #8]
 81043fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8104400:	e02c      	b.n	810445c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8104402:	687a      	ldr	r2, [r7, #4]
 8104404:	68b9      	ldr	r1, [r7, #8]
 8104406:	68f8      	ldr	r0, [r7, #12]
 8104408:	f000 f870 	bl	81044ec <I2C_IsErrorOccurred>
 810440c:	4603      	mov	r3, r0
 810440e:	2b00      	cmp	r3, #0
 8104410:	d001      	beq.n	8104416 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8104412:	2301      	movs	r3, #1
 8104414:	e02a      	b.n	810446c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8104416:	68bb      	ldr	r3, [r7, #8]
 8104418:	f1b3 3fff 	cmp.w	r3, #4294967295
 810441c:	d01e      	beq.n	810445c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810441e:	f7fe f817 	bl	8102450 <HAL_GetTick>
 8104422:	4602      	mov	r2, r0
 8104424:	687b      	ldr	r3, [r7, #4]
 8104426:	1ad3      	subs	r3, r2, r3
 8104428:	68ba      	ldr	r2, [r7, #8]
 810442a:	429a      	cmp	r2, r3
 810442c:	d302      	bcc.n	8104434 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 810442e:	68bb      	ldr	r3, [r7, #8]
 8104430:	2b00      	cmp	r3, #0
 8104432:	d113      	bne.n	810445c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8104434:	68fb      	ldr	r3, [r7, #12]
 8104436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104438:	f043 0220 	orr.w	r2, r3, #32
 810443c:	68fb      	ldr	r3, [r7, #12]
 810443e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8104440:	68fb      	ldr	r3, [r7, #12]
 8104442:	2220      	movs	r2, #32
 8104444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	2200      	movs	r2, #0
 810444c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8104450:	68fb      	ldr	r3, [r7, #12]
 8104452:	2200      	movs	r2, #0
 8104454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8104458:	2301      	movs	r3, #1
 810445a:	e007      	b.n	810446c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810445c:	68fb      	ldr	r3, [r7, #12]
 810445e:	681b      	ldr	r3, [r3, #0]
 8104460:	699b      	ldr	r3, [r3, #24]
 8104462:	f003 0302 	and.w	r3, r3, #2
 8104466:	2b02      	cmp	r3, #2
 8104468:	d1cb      	bne.n	8104402 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810446a:	2300      	movs	r3, #0
}
 810446c:	4618      	mov	r0, r3
 810446e:	3710      	adds	r7, #16
 8104470:	46bd      	mov	sp, r7
 8104472:	bd80      	pop	{r7, pc}

08104474 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8104474:	b580      	push	{r7, lr}
 8104476:	b084      	sub	sp, #16
 8104478:	af00      	add	r7, sp, #0
 810447a:	60f8      	str	r0, [r7, #12]
 810447c:	60b9      	str	r1, [r7, #8]
 810447e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8104480:	e028      	b.n	81044d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8104482:	687a      	ldr	r2, [r7, #4]
 8104484:	68b9      	ldr	r1, [r7, #8]
 8104486:	68f8      	ldr	r0, [r7, #12]
 8104488:	f000 f830 	bl	81044ec <I2C_IsErrorOccurred>
 810448c:	4603      	mov	r3, r0
 810448e:	2b00      	cmp	r3, #0
 8104490:	d001      	beq.n	8104496 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8104492:	2301      	movs	r3, #1
 8104494:	e026      	b.n	81044e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8104496:	f7fd ffdb 	bl	8102450 <HAL_GetTick>
 810449a:	4602      	mov	r2, r0
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	1ad3      	subs	r3, r2, r3
 81044a0:	68ba      	ldr	r2, [r7, #8]
 81044a2:	429a      	cmp	r2, r3
 81044a4:	d302      	bcc.n	81044ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 81044a6:	68bb      	ldr	r3, [r7, #8]
 81044a8:	2b00      	cmp	r3, #0
 81044aa:	d113      	bne.n	81044d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81044ac:	68fb      	ldr	r3, [r7, #12]
 81044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81044b0:	f043 0220 	orr.w	r2, r3, #32
 81044b4:	68fb      	ldr	r3, [r7, #12]
 81044b6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 81044b8:	68fb      	ldr	r3, [r7, #12]
 81044ba:	2220      	movs	r2, #32
 81044bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 81044c0:	68fb      	ldr	r3, [r7, #12]
 81044c2:	2200      	movs	r2, #0
 81044c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81044c8:	68fb      	ldr	r3, [r7, #12]
 81044ca:	2200      	movs	r2, #0
 81044cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 81044d0:	2301      	movs	r3, #1
 81044d2:	e007      	b.n	81044e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81044d4:	68fb      	ldr	r3, [r7, #12]
 81044d6:	681b      	ldr	r3, [r3, #0]
 81044d8:	699b      	ldr	r3, [r3, #24]
 81044da:	f003 0320 	and.w	r3, r3, #32
 81044de:	2b20      	cmp	r3, #32
 81044e0:	d1cf      	bne.n	8104482 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 81044e2:	2300      	movs	r3, #0
}
 81044e4:	4618      	mov	r0, r3
 81044e6:	3710      	adds	r7, #16
 81044e8:	46bd      	mov	sp, r7
 81044ea:	bd80      	pop	{r7, pc}

081044ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 81044ec:	b580      	push	{r7, lr}
 81044ee:	b08a      	sub	sp, #40	; 0x28
 81044f0:	af00      	add	r7, sp, #0
 81044f2:	60f8      	str	r0, [r7, #12]
 81044f4:	60b9      	str	r1, [r7, #8]
 81044f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 81044f8:	2300      	movs	r3, #0
 81044fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 81044fe:	68fb      	ldr	r3, [r7, #12]
 8104500:	681b      	ldr	r3, [r3, #0]
 8104502:	699b      	ldr	r3, [r3, #24]
 8104504:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8104506:	2300      	movs	r3, #0
 8104508:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 810450a:	687b      	ldr	r3, [r7, #4]
 810450c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 810450e:	69bb      	ldr	r3, [r7, #24]
 8104510:	f003 0310 	and.w	r3, r3, #16
 8104514:	2b00      	cmp	r3, #0
 8104516:	d075      	beq.n	8104604 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8104518:	68fb      	ldr	r3, [r7, #12]
 810451a:	681b      	ldr	r3, [r3, #0]
 810451c:	2210      	movs	r2, #16
 810451e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8104520:	e056      	b.n	81045d0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8104522:	68bb      	ldr	r3, [r7, #8]
 8104524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104528:	d052      	beq.n	81045d0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 810452a:	f7fd ff91 	bl	8102450 <HAL_GetTick>
 810452e:	4602      	mov	r2, r0
 8104530:	69fb      	ldr	r3, [r7, #28]
 8104532:	1ad3      	subs	r3, r2, r3
 8104534:	68ba      	ldr	r2, [r7, #8]
 8104536:	429a      	cmp	r2, r3
 8104538:	d302      	bcc.n	8104540 <I2C_IsErrorOccurred+0x54>
 810453a:	68bb      	ldr	r3, [r7, #8]
 810453c:	2b00      	cmp	r3, #0
 810453e:	d147      	bne.n	81045d0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8104540:	68fb      	ldr	r3, [r7, #12]
 8104542:	681b      	ldr	r3, [r3, #0]
 8104544:	685b      	ldr	r3, [r3, #4]
 8104546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810454a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 810454c:	68fb      	ldr	r3, [r7, #12]
 810454e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8104552:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8104554:	68fb      	ldr	r3, [r7, #12]
 8104556:	681b      	ldr	r3, [r3, #0]
 8104558:	699b      	ldr	r3, [r3, #24]
 810455a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810455e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104562:	d12e      	bne.n	81045c2 <I2C_IsErrorOccurred+0xd6>
 8104564:	697b      	ldr	r3, [r7, #20]
 8104566:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810456a:	d02a      	beq.n	81045c2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 810456c:	7cfb      	ldrb	r3, [r7, #19]
 810456e:	2b20      	cmp	r3, #32
 8104570:	d027      	beq.n	81045c2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8104572:	68fb      	ldr	r3, [r7, #12]
 8104574:	681b      	ldr	r3, [r3, #0]
 8104576:	685a      	ldr	r2, [r3, #4]
 8104578:	68fb      	ldr	r3, [r7, #12]
 810457a:	681b      	ldr	r3, [r3, #0]
 810457c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8104580:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8104582:	f7fd ff65 	bl	8102450 <HAL_GetTick>
 8104586:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8104588:	e01b      	b.n	81045c2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 810458a:	f7fd ff61 	bl	8102450 <HAL_GetTick>
 810458e:	4602      	mov	r2, r0
 8104590:	69fb      	ldr	r3, [r7, #28]
 8104592:	1ad3      	subs	r3, r2, r3
 8104594:	2b19      	cmp	r3, #25
 8104596:	d914      	bls.n	81045c2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8104598:	68fb      	ldr	r3, [r7, #12]
 810459a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810459c:	f043 0220 	orr.w	r2, r3, #32
 81045a0:	68fb      	ldr	r3, [r7, #12]
 81045a2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 81045a4:	68fb      	ldr	r3, [r7, #12]
 81045a6:	2220      	movs	r2, #32
 81045a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 81045ac:	68fb      	ldr	r3, [r7, #12]
 81045ae:	2200      	movs	r2, #0
 81045b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 81045b4:	68fb      	ldr	r3, [r7, #12]
 81045b6:	2200      	movs	r2, #0
 81045b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 81045bc:	2301      	movs	r3, #1
 81045be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 81045c2:	68fb      	ldr	r3, [r7, #12]
 81045c4:	681b      	ldr	r3, [r3, #0]
 81045c6:	699b      	ldr	r3, [r3, #24]
 81045c8:	f003 0320 	and.w	r3, r3, #32
 81045cc:	2b20      	cmp	r3, #32
 81045ce:	d1dc      	bne.n	810458a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81045d0:	68fb      	ldr	r3, [r7, #12]
 81045d2:	681b      	ldr	r3, [r3, #0]
 81045d4:	699b      	ldr	r3, [r3, #24]
 81045d6:	f003 0320 	and.w	r3, r3, #32
 81045da:	2b20      	cmp	r3, #32
 81045dc:	d003      	beq.n	81045e6 <I2C_IsErrorOccurred+0xfa>
 81045de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81045e2:	2b00      	cmp	r3, #0
 81045e4:	d09d      	beq.n	8104522 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 81045e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 81045ea:	2b00      	cmp	r3, #0
 81045ec:	d103      	bne.n	81045f6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81045ee:	68fb      	ldr	r3, [r7, #12]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	2220      	movs	r2, #32
 81045f4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 81045f6:	6a3b      	ldr	r3, [r7, #32]
 81045f8:	f043 0304 	orr.w	r3, r3, #4
 81045fc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 81045fe:	2301      	movs	r3, #1
 8104600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8104604:	68fb      	ldr	r3, [r7, #12]
 8104606:	681b      	ldr	r3, [r3, #0]
 8104608:	699b      	ldr	r3, [r3, #24]
 810460a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 810460c:	69bb      	ldr	r3, [r7, #24]
 810460e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104612:	2b00      	cmp	r3, #0
 8104614:	d00b      	beq.n	810462e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8104616:	6a3b      	ldr	r3, [r7, #32]
 8104618:	f043 0301 	orr.w	r3, r3, #1
 810461c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 810461e:	68fb      	ldr	r3, [r7, #12]
 8104620:	681b      	ldr	r3, [r3, #0]
 8104622:	f44f 7280 	mov.w	r2, #256	; 0x100
 8104626:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8104628:	2301      	movs	r3, #1
 810462a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 810462e:	69bb      	ldr	r3, [r7, #24]
 8104630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8104634:	2b00      	cmp	r3, #0
 8104636:	d00b      	beq.n	8104650 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8104638:	6a3b      	ldr	r3, [r7, #32]
 810463a:	f043 0308 	orr.w	r3, r3, #8
 810463e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8104640:	68fb      	ldr	r3, [r7, #12]
 8104642:	681b      	ldr	r3, [r3, #0]
 8104644:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8104648:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810464a:	2301      	movs	r3, #1
 810464c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8104650:	69bb      	ldr	r3, [r7, #24]
 8104652:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104656:	2b00      	cmp	r3, #0
 8104658:	d00b      	beq.n	8104672 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 810465a:	6a3b      	ldr	r3, [r7, #32]
 810465c:	f043 0302 	orr.w	r3, r3, #2
 8104660:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8104662:	68fb      	ldr	r3, [r7, #12]
 8104664:	681b      	ldr	r3, [r3, #0]
 8104666:	f44f 7200 	mov.w	r2, #512	; 0x200
 810466a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 810466c:	2301      	movs	r3, #1
 810466e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8104672:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8104676:	2b00      	cmp	r3, #0
 8104678:	d01c      	beq.n	81046b4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 810467a:	68f8      	ldr	r0, [r7, #12]
 810467c:	f7ff fe56 	bl	810432c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8104680:	68fb      	ldr	r3, [r7, #12]
 8104682:	681b      	ldr	r3, [r3, #0]
 8104684:	6859      	ldr	r1, [r3, #4]
 8104686:	68fb      	ldr	r3, [r7, #12]
 8104688:	681a      	ldr	r2, [r3, #0]
 810468a:	4b0d      	ldr	r3, [pc, #52]	; (81046c0 <I2C_IsErrorOccurred+0x1d4>)
 810468c:	400b      	ands	r3, r1
 810468e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8104690:	68fb      	ldr	r3, [r7, #12]
 8104692:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8104694:	6a3b      	ldr	r3, [r7, #32]
 8104696:	431a      	orrs	r2, r3
 8104698:	68fb      	ldr	r3, [r7, #12]
 810469a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 810469c:	68fb      	ldr	r3, [r7, #12]
 810469e:	2220      	movs	r2, #32
 81046a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 81046a4:	68fb      	ldr	r3, [r7, #12]
 81046a6:	2200      	movs	r2, #0
 81046a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81046ac:	68fb      	ldr	r3, [r7, #12]
 81046ae:	2200      	movs	r2, #0
 81046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 81046b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 81046b8:	4618      	mov	r0, r3
 81046ba:	3728      	adds	r7, #40	; 0x28
 81046bc:	46bd      	mov	sp, r7
 81046be:	bd80      	pop	{r7, pc}
 81046c0:	fe00e800 	.word	0xfe00e800

081046c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 81046c4:	b480      	push	{r7}
 81046c6:	b087      	sub	sp, #28
 81046c8:	af00      	add	r7, sp, #0
 81046ca:	60f8      	str	r0, [r7, #12]
 81046cc:	607b      	str	r3, [r7, #4]
 81046ce:	460b      	mov	r3, r1
 81046d0:	817b      	strh	r3, [r7, #10]
 81046d2:	4613      	mov	r3, r2
 81046d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81046d6:	897b      	ldrh	r3, [r7, #10]
 81046d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81046dc:	7a7b      	ldrb	r3, [r7, #9]
 81046de:	041b      	lsls	r3, r3, #16
 81046e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81046e4:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 81046e6:	687b      	ldr	r3, [r7, #4]
 81046e8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 81046ea:	6a3b      	ldr	r3, [r7, #32]
 81046ec:	4313      	orrs	r3, r2
 81046ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 81046f2:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 81046f4:	68fb      	ldr	r3, [r7, #12]
 81046f6:	681b      	ldr	r3, [r3, #0]
 81046f8:	685a      	ldr	r2, [r3, #4]
 81046fa:	6a3b      	ldr	r3, [r7, #32]
 81046fc:	0d5b      	lsrs	r3, r3, #21
 81046fe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8104702:	4b08      	ldr	r3, [pc, #32]	; (8104724 <I2C_TransferConfig+0x60>)
 8104704:	430b      	orrs	r3, r1
 8104706:	43db      	mvns	r3, r3
 8104708:	ea02 0103 	and.w	r1, r2, r3
 810470c:	68fb      	ldr	r3, [r7, #12]
 810470e:	681b      	ldr	r3, [r3, #0]
 8104710:	697a      	ldr	r2, [r7, #20]
 8104712:	430a      	orrs	r2, r1
 8104714:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8104716:	bf00      	nop
 8104718:	371c      	adds	r7, #28
 810471a:	46bd      	mov	sp, r7
 810471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104720:	4770      	bx	lr
 8104722:	bf00      	nop
 8104724:	03ff63ff 	.word	0x03ff63ff

08104728 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8104728:	b480      	push	{r7}
 810472a:	b083      	sub	sp, #12
 810472c:	af00      	add	r7, sp, #0
 810472e:	6078      	str	r0, [r7, #4]
 8104730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8104732:	687b      	ldr	r3, [r7, #4]
 8104734:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8104738:	b2db      	uxtb	r3, r3
 810473a:	2b20      	cmp	r3, #32
 810473c:	d138      	bne.n	81047b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 810473e:	687b      	ldr	r3, [r7, #4]
 8104740:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104744:	2b01      	cmp	r3, #1
 8104746:	d101      	bne.n	810474c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8104748:	2302      	movs	r3, #2
 810474a:	e032      	b.n	81047b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 810474c:	687b      	ldr	r3, [r7, #4]
 810474e:	2201      	movs	r2, #1
 8104750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8104754:	687b      	ldr	r3, [r7, #4]
 8104756:	2224      	movs	r2, #36	; 0x24
 8104758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 810475c:	687b      	ldr	r3, [r7, #4]
 810475e:	681b      	ldr	r3, [r3, #0]
 8104760:	681a      	ldr	r2, [r3, #0]
 8104762:	687b      	ldr	r3, [r7, #4]
 8104764:	681b      	ldr	r3, [r3, #0]
 8104766:	f022 0201 	bic.w	r2, r2, #1
 810476a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 810476c:	687b      	ldr	r3, [r7, #4]
 810476e:	681b      	ldr	r3, [r3, #0]
 8104770:	681a      	ldr	r2, [r3, #0]
 8104772:	687b      	ldr	r3, [r7, #4]
 8104774:	681b      	ldr	r3, [r3, #0]
 8104776:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810477a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 810477c:	687b      	ldr	r3, [r7, #4]
 810477e:	681b      	ldr	r3, [r3, #0]
 8104780:	6819      	ldr	r1, [r3, #0]
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	681b      	ldr	r3, [r3, #0]
 8104786:	683a      	ldr	r2, [r7, #0]
 8104788:	430a      	orrs	r2, r1
 810478a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 810478c:	687b      	ldr	r3, [r7, #4]
 810478e:	681b      	ldr	r3, [r3, #0]
 8104790:	681a      	ldr	r2, [r3, #0]
 8104792:	687b      	ldr	r3, [r7, #4]
 8104794:	681b      	ldr	r3, [r3, #0]
 8104796:	f042 0201 	orr.w	r2, r2, #1
 810479a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 810479c:	687b      	ldr	r3, [r7, #4]
 810479e:	2220      	movs	r2, #32
 81047a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81047a4:	687b      	ldr	r3, [r7, #4]
 81047a6:	2200      	movs	r2, #0
 81047a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81047ac:	2300      	movs	r3, #0
 81047ae:	e000      	b.n	81047b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81047b0:	2302      	movs	r3, #2
  }
}
 81047b2:	4618      	mov	r0, r3
 81047b4:	370c      	adds	r7, #12
 81047b6:	46bd      	mov	sp, r7
 81047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047bc:	4770      	bx	lr

081047be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 81047be:	b480      	push	{r7}
 81047c0:	b085      	sub	sp, #20
 81047c2:	af00      	add	r7, sp, #0
 81047c4:	6078      	str	r0, [r7, #4]
 81047c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81047c8:	687b      	ldr	r3, [r7, #4]
 81047ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81047ce:	b2db      	uxtb	r3, r3
 81047d0:	2b20      	cmp	r3, #32
 81047d2:	d139      	bne.n	8104848 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81047d4:	687b      	ldr	r3, [r7, #4]
 81047d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81047da:	2b01      	cmp	r3, #1
 81047dc:	d101      	bne.n	81047e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 81047de:	2302      	movs	r3, #2
 81047e0:	e033      	b.n	810484a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 81047e2:	687b      	ldr	r3, [r7, #4]
 81047e4:	2201      	movs	r2, #1
 81047e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81047ea:	687b      	ldr	r3, [r7, #4]
 81047ec:	2224      	movs	r2, #36	; 0x24
 81047ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81047f2:	687b      	ldr	r3, [r7, #4]
 81047f4:	681b      	ldr	r3, [r3, #0]
 81047f6:	681a      	ldr	r2, [r3, #0]
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	681b      	ldr	r3, [r3, #0]
 81047fc:	f022 0201 	bic.w	r2, r2, #1
 8104800:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8104802:	687b      	ldr	r3, [r7, #4]
 8104804:	681b      	ldr	r3, [r3, #0]
 8104806:	681b      	ldr	r3, [r3, #0]
 8104808:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 810480a:	68fb      	ldr	r3, [r7, #12]
 810480c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8104810:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8104812:	683b      	ldr	r3, [r7, #0]
 8104814:	021b      	lsls	r3, r3, #8
 8104816:	68fa      	ldr	r2, [r7, #12]
 8104818:	4313      	orrs	r3, r2
 810481a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 810481c:	687b      	ldr	r3, [r7, #4]
 810481e:	681b      	ldr	r3, [r3, #0]
 8104820:	68fa      	ldr	r2, [r7, #12]
 8104822:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8104824:	687b      	ldr	r3, [r7, #4]
 8104826:	681b      	ldr	r3, [r3, #0]
 8104828:	681a      	ldr	r2, [r3, #0]
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	681b      	ldr	r3, [r3, #0]
 810482e:	f042 0201 	orr.w	r2, r2, #1
 8104832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8104834:	687b      	ldr	r3, [r7, #4]
 8104836:	2220      	movs	r2, #32
 8104838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	2200      	movs	r2, #0
 8104840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8104844:	2300      	movs	r3, #0
 8104846:	e000      	b.n	810484a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8104848:	2302      	movs	r3, #2
  }
}
 810484a:	4618      	mov	r0, r3
 810484c:	3714      	adds	r7, #20
 810484e:	46bd      	mov	sp, r7
 8104850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104854:	4770      	bx	lr
	...

08104858 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104858:	b580      	push	{r7, lr}
 810485a:	b084      	sub	sp, #16
 810485c:	af00      	add	r7, sp, #0
 810485e:	60f8      	str	r0, [r7, #12]
 8104860:	460b      	mov	r3, r1
 8104862:	607a      	str	r2, [r7, #4]
 8104864:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104866:	4b37      	ldr	r3, [pc, #220]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104868:	681b      	ldr	r3, [r3, #0]
 810486a:	f023 0201 	bic.w	r2, r3, #1
 810486e:	4935      	ldr	r1, [pc, #212]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104870:	68fb      	ldr	r3, [r7, #12]
 8104872:	4313      	orrs	r3, r2
 8104874:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104876:	687b      	ldr	r3, [r7, #4]
 8104878:	2b00      	cmp	r3, #0
 810487a:	d123      	bne.n	81048c4 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810487c:	f7fe ffc4 	bl	8103808 <HAL_GetCurrentCPUID>
 8104880:	4603      	mov	r3, r0
 8104882:	2b03      	cmp	r3, #3
 8104884:	d158      	bne.n	8104938 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104886:	4b2f      	ldr	r3, [pc, #188]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104888:	691b      	ldr	r3, [r3, #16]
 810488a:	4a2e      	ldr	r2, [pc, #184]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 810488c:	f023 0301 	bic.w	r3, r3, #1
 8104890:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104892:	4b2d      	ldr	r3, [pc, #180]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104894:	691b      	ldr	r3, [r3, #16]
 8104896:	4a2c      	ldr	r2, [pc, #176]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104898:	f043 0304 	orr.w	r3, r3, #4
 810489c:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810489e:	f3bf 8f4f 	dsb	sy
}
 81048a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81048a4:	f3bf 8f6f 	isb	sy
}
 81048a8:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81048aa:	7afb      	ldrb	r3, [r7, #11]
 81048ac:	2b01      	cmp	r3, #1
 81048ae:	d101      	bne.n	81048b4 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81048b0:	bf30      	wfi
 81048b2:	e000      	b.n	81048b6 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81048b4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81048b6:	4b24      	ldr	r3, [pc, #144]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81048b8:	691b      	ldr	r3, [r3, #16]
 81048ba:	4a23      	ldr	r2, [pc, #140]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81048bc:	f023 0304 	bic.w	r3, r3, #4
 81048c0:	6113      	str	r3, [r2, #16]
 81048c2:	e03c      	b.n	810493e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81048c4:	687b      	ldr	r3, [r7, #4]
 81048c6:	2b01      	cmp	r3, #1
 81048c8:	d123      	bne.n	8104912 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81048ca:	f7fe ff9d 	bl	8103808 <HAL_GetCurrentCPUID>
 81048ce:	4603      	mov	r3, r0
 81048d0:	2b01      	cmp	r3, #1
 81048d2:	d133      	bne.n	810493c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81048d4:	4b1b      	ldr	r3, [pc, #108]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 81048d6:	695b      	ldr	r3, [r3, #20]
 81048d8:	4a1a      	ldr	r2, [pc, #104]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 81048da:	f023 0302 	bic.w	r3, r3, #2
 81048de:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81048e0:	4b19      	ldr	r3, [pc, #100]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81048e2:	691b      	ldr	r3, [r3, #16]
 81048e4:	4a18      	ldr	r2, [pc, #96]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81048e6:	f043 0304 	orr.w	r3, r3, #4
 81048ea:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81048ec:	f3bf 8f4f 	dsb	sy
}
 81048f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81048f2:	f3bf 8f6f 	isb	sy
}
 81048f6:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81048f8:	7afb      	ldrb	r3, [r7, #11]
 81048fa:	2b01      	cmp	r3, #1
 81048fc:	d101      	bne.n	8104902 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81048fe:	bf30      	wfi
 8104900:	e000      	b.n	8104904 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104902:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104904:	4b10      	ldr	r3, [pc, #64]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104906:	691b      	ldr	r3, [r3, #16]
 8104908:	4a0f      	ldr	r2, [pc, #60]	; (8104948 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810490a:	f023 0304 	bic.w	r3, r3, #4
 810490e:	6113      	str	r3, [r2, #16]
 8104910:	e015      	b.n	810493e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104912:	f7fe ff79 	bl	8103808 <HAL_GetCurrentCPUID>
 8104916:	4603      	mov	r3, r0
 8104918:	2b03      	cmp	r3, #3
 810491a:	d106      	bne.n	810492a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810491c:	4b09      	ldr	r3, [pc, #36]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 810491e:	691b      	ldr	r3, [r3, #16]
 8104920:	4a08      	ldr	r2, [pc, #32]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104922:	f023 0304 	bic.w	r3, r3, #4
 8104926:	6113      	str	r3, [r2, #16]
 8104928:	e009      	b.n	810493e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810492a:	4b06      	ldr	r3, [pc, #24]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 810492c:	695b      	ldr	r3, [r3, #20]
 810492e:	4a05      	ldr	r2, [pc, #20]	; (8104944 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104930:	f023 0304 	bic.w	r3, r3, #4
 8104934:	6153      	str	r3, [r2, #20]
 8104936:	e002      	b.n	810493e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104938:	bf00      	nop
 810493a:	e000      	b.n	810493e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 810493c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810493e:	3710      	adds	r7, #16
 8104940:	46bd      	mov	sp, r7
 8104942:	bd80      	pop	{r7, pc}
 8104944:	58024800 	.word	0x58024800
 8104948:	e000ed00 	.word	0xe000ed00

0810494c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810494c:	b580      	push	{r7, lr}
 810494e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104950:	f7fe ff5a 	bl	8103808 <HAL_GetCurrentCPUID>
 8104954:	4603      	mov	r3, r0
 8104956:	2b03      	cmp	r3, #3
 8104958:	d101      	bne.n	810495e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 810495a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 810495c:	e001      	b.n	8104962 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810495e:	bf40      	sev
    __WFE ();
 8104960:	bf20      	wfe
}
 8104962:	bf00      	nop
 8104964:	bd80      	pop	{r7, pc}
	...

08104968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8104968:	b480      	push	{r7}
 810496a:	b089      	sub	sp, #36	; 0x24
 810496c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810496e:	4bb3      	ldr	r3, [pc, #716]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104970:	691b      	ldr	r3, [r3, #16]
 8104972:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104976:	2b18      	cmp	r3, #24
 8104978:	f200 8155 	bhi.w	8104c26 <HAL_RCC_GetSysClockFreq+0x2be>
 810497c:	a201      	add	r2, pc, #4	; (adr r2, 8104984 <HAL_RCC_GetSysClockFreq+0x1c>)
 810497e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104982:	bf00      	nop
 8104984:	081049e9 	.word	0x081049e9
 8104988:	08104c27 	.word	0x08104c27
 810498c:	08104c27 	.word	0x08104c27
 8104990:	08104c27 	.word	0x08104c27
 8104994:	08104c27 	.word	0x08104c27
 8104998:	08104c27 	.word	0x08104c27
 810499c:	08104c27 	.word	0x08104c27
 81049a0:	08104c27 	.word	0x08104c27
 81049a4:	08104a0f 	.word	0x08104a0f
 81049a8:	08104c27 	.word	0x08104c27
 81049ac:	08104c27 	.word	0x08104c27
 81049b0:	08104c27 	.word	0x08104c27
 81049b4:	08104c27 	.word	0x08104c27
 81049b8:	08104c27 	.word	0x08104c27
 81049bc:	08104c27 	.word	0x08104c27
 81049c0:	08104c27 	.word	0x08104c27
 81049c4:	08104a15 	.word	0x08104a15
 81049c8:	08104c27 	.word	0x08104c27
 81049cc:	08104c27 	.word	0x08104c27
 81049d0:	08104c27 	.word	0x08104c27
 81049d4:	08104c27 	.word	0x08104c27
 81049d8:	08104c27 	.word	0x08104c27
 81049dc:	08104c27 	.word	0x08104c27
 81049e0:	08104c27 	.word	0x08104c27
 81049e4:	08104a1b 	.word	0x08104a1b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81049e8:	4b94      	ldr	r3, [pc, #592]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81049ea:	681b      	ldr	r3, [r3, #0]
 81049ec:	f003 0320 	and.w	r3, r3, #32
 81049f0:	2b00      	cmp	r3, #0
 81049f2:	d009      	beq.n	8104a08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81049f4:	4b91      	ldr	r3, [pc, #580]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81049f6:	681b      	ldr	r3, [r3, #0]
 81049f8:	08db      	lsrs	r3, r3, #3
 81049fa:	f003 0303 	and.w	r3, r3, #3
 81049fe:	4a90      	ldr	r2, [pc, #576]	; (8104c40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104a00:	fa22 f303 	lsr.w	r3, r2, r3
 8104a04:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8104a06:	e111      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8104a08:	4b8d      	ldr	r3, [pc, #564]	; (8104c40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104a0a:	61bb      	str	r3, [r7, #24]
    break;
 8104a0c:	e10e      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8104a0e:	4b8d      	ldr	r3, [pc, #564]	; (8104c44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104a10:	61bb      	str	r3, [r7, #24]
    break;
 8104a12:	e10b      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8104a14:	4b8c      	ldr	r3, [pc, #560]	; (8104c48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8104a16:	61bb      	str	r3, [r7, #24]
    break;
 8104a18:	e108      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104a1a:	4b88      	ldr	r3, [pc, #544]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104a1e:	f003 0303 	and.w	r3, r3, #3
 8104a22:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8104a24:	4b85      	ldr	r3, [pc, #532]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104a28:	091b      	lsrs	r3, r3, #4
 8104a2a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104a2e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104a30:	4b82      	ldr	r3, [pc, #520]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104a34:	f003 0301 	and.w	r3, r3, #1
 8104a38:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8104a3a:	4b80      	ldr	r3, [pc, #512]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8104a3e:	08db      	lsrs	r3, r3, #3
 8104a40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104a44:	68fa      	ldr	r2, [r7, #12]
 8104a46:	fb02 f303 	mul.w	r3, r2, r3
 8104a4a:	ee07 3a90 	vmov	s15, r3
 8104a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a52:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8104a56:	693b      	ldr	r3, [r7, #16]
 8104a58:	2b00      	cmp	r3, #0
 8104a5a:	f000 80e1 	beq.w	8104c20 <HAL_RCC_GetSysClockFreq+0x2b8>
 8104a5e:	697b      	ldr	r3, [r7, #20]
 8104a60:	2b02      	cmp	r3, #2
 8104a62:	f000 8083 	beq.w	8104b6c <HAL_RCC_GetSysClockFreq+0x204>
 8104a66:	697b      	ldr	r3, [r7, #20]
 8104a68:	2b02      	cmp	r3, #2
 8104a6a:	f200 80a1 	bhi.w	8104bb0 <HAL_RCC_GetSysClockFreq+0x248>
 8104a6e:	697b      	ldr	r3, [r7, #20]
 8104a70:	2b00      	cmp	r3, #0
 8104a72:	d003      	beq.n	8104a7c <HAL_RCC_GetSysClockFreq+0x114>
 8104a74:	697b      	ldr	r3, [r7, #20]
 8104a76:	2b01      	cmp	r3, #1
 8104a78:	d056      	beq.n	8104b28 <HAL_RCC_GetSysClockFreq+0x1c0>
 8104a7a:	e099      	b.n	8104bb0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104a7c:	4b6f      	ldr	r3, [pc, #444]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a7e:	681b      	ldr	r3, [r3, #0]
 8104a80:	f003 0320 	and.w	r3, r3, #32
 8104a84:	2b00      	cmp	r3, #0
 8104a86:	d02d      	beq.n	8104ae4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104a88:	4b6c      	ldr	r3, [pc, #432]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a8a:	681b      	ldr	r3, [r3, #0]
 8104a8c:	08db      	lsrs	r3, r3, #3
 8104a8e:	f003 0303 	and.w	r3, r3, #3
 8104a92:	4a6b      	ldr	r2, [pc, #428]	; (8104c40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104a94:	fa22 f303 	lsr.w	r3, r2, r3
 8104a98:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104a9a:	687b      	ldr	r3, [r7, #4]
 8104a9c:	ee07 3a90 	vmov	s15, r3
 8104aa0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104aa4:	693b      	ldr	r3, [r7, #16]
 8104aa6:	ee07 3a90 	vmov	s15, r3
 8104aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ab2:	4b62      	ldr	r3, [pc, #392]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104aba:	ee07 3a90 	vmov	s15, r3
 8104abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ac2:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ac6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8104c4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ad2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104ade:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8104ae2:	e087      	b.n	8104bf4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104ae4:	693b      	ldr	r3, [r7, #16]
 8104ae6:	ee07 3a90 	vmov	s15, r3
 8104aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104aee:	eddf 6a58 	vldr	s13, [pc, #352]	; 8104c50 <HAL_RCC_GetSysClockFreq+0x2e8>
 8104af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104af6:	4b51      	ldr	r3, [pc, #324]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104afe:	ee07 3a90 	vmov	s15, r3
 8104b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b06:	ed97 6a02 	vldr	s12, [r7, #8]
 8104b0a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8104c4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104b26:	e065      	b.n	8104bf4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104b28:	693b      	ldr	r3, [r7, #16]
 8104b2a:	ee07 3a90 	vmov	s15, r3
 8104b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b32:	eddf 6a48 	vldr	s13, [pc, #288]	; 8104c54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b3a:	4b40      	ldr	r3, [pc, #256]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b42:	ee07 3a90 	vmov	s15, r3
 8104b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8104b4e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8104c4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104b6a:	e043      	b.n	8104bf4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104b6c:	693b      	ldr	r3, [r7, #16]
 8104b6e:	ee07 3a90 	vmov	s15, r3
 8104b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b76:	eddf 6a38 	vldr	s13, [pc, #224]	; 8104c58 <HAL_RCC_GetSysClockFreq+0x2f0>
 8104b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b7e:	4b2f      	ldr	r3, [pc, #188]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b86:	ee07 3a90 	vmov	s15, r3
 8104b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104b92:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8104c4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104baa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104bae:	e021      	b.n	8104bf4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104bb0:	693b      	ldr	r3, [r7, #16]
 8104bb2:	ee07 3a90 	vmov	s15, r3
 8104bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bba:	eddf 6a26 	vldr	s13, [pc, #152]	; 8104c54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104bc2:	4b1e      	ldr	r3, [pc, #120]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104bca:	ee07 3a90 	vmov	s15, r3
 8104bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8104bd6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8104c4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104be2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104bee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104bf2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8104bf4:	4b11      	ldr	r3, [pc, #68]	; (8104c3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104bf8:	0a5b      	lsrs	r3, r3, #9
 8104bfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104bfe:	3301      	adds	r3, #1
 8104c00:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8104c02:	683b      	ldr	r3, [r7, #0]
 8104c04:	ee07 3a90 	vmov	s15, r3
 8104c08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104c0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8104c10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104c14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104c18:	ee17 3a90 	vmov	r3, s15
 8104c1c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8104c1e:	e005      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8104c20:	2300      	movs	r3, #0
 8104c22:	61bb      	str	r3, [r7, #24]
    break;
 8104c24:	e002      	b.n	8104c2c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8104c26:	4b07      	ldr	r3, [pc, #28]	; (8104c44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104c28:	61bb      	str	r3, [r7, #24]
    break;
 8104c2a:	bf00      	nop
  }

  return sysclockfreq;
 8104c2c:	69bb      	ldr	r3, [r7, #24]
}
 8104c2e:	4618      	mov	r0, r3
 8104c30:	3724      	adds	r7, #36	; 0x24
 8104c32:	46bd      	mov	sp, r7
 8104c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c38:	4770      	bx	lr
 8104c3a:	bf00      	nop
 8104c3c:	58024400 	.word	0x58024400
 8104c40:	03d09000 	.word	0x03d09000
 8104c44:	003d0900 	.word	0x003d0900
 8104c48:	007a1200 	.word	0x007a1200
 8104c4c:	46000000 	.word	0x46000000
 8104c50:	4c742400 	.word	0x4c742400
 8104c54:	4a742400 	.word	0x4a742400
 8104c58:	4af42400 	.word	0x4af42400

08104c5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104c5c:	b580      	push	{r7, lr}
 8104c5e:	b082      	sub	sp, #8
 8104c60:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104c62:	f7ff fe81 	bl	8104968 <HAL_RCC_GetSysClockFreq>
 8104c66:	4602      	mov	r2, r0
 8104c68:	4b11      	ldr	r3, [pc, #68]	; (8104cb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8104c6a:	699b      	ldr	r3, [r3, #24]
 8104c6c:	0a1b      	lsrs	r3, r3, #8
 8104c6e:	f003 030f 	and.w	r3, r3, #15
 8104c72:	4910      	ldr	r1, [pc, #64]	; (8104cb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8104c74:	5ccb      	ldrb	r3, [r1, r3]
 8104c76:	f003 031f 	and.w	r3, r3, #31
 8104c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8104c7e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104c80:	4b0b      	ldr	r3, [pc, #44]	; (8104cb0 <HAL_RCC_GetHCLKFreq+0x54>)
 8104c82:	699b      	ldr	r3, [r3, #24]
 8104c84:	f003 030f 	and.w	r3, r3, #15
 8104c88:	4a0a      	ldr	r2, [pc, #40]	; (8104cb4 <HAL_RCC_GetHCLKFreq+0x58>)
 8104c8a:	5cd3      	ldrb	r3, [r2, r3]
 8104c8c:	f003 031f 	and.w	r3, r3, #31
 8104c90:	687a      	ldr	r2, [r7, #4]
 8104c92:	fa22 f303 	lsr.w	r3, r2, r3
 8104c96:	4a08      	ldr	r2, [pc, #32]	; (8104cb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104c98:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104c9a:	4b07      	ldr	r3, [pc, #28]	; (8104cb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104c9c:	681b      	ldr	r3, [r3, #0]
 8104c9e:	4a07      	ldr	r2, [pc, #28]	; (8104cbc <HAL_RCC_GetHCLKFreq+0x60>)
 8104ca0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104ca2:	4b05      	ldr	r3, [pc, #20]	; (8104cb8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104ca4:	681b      	ldr	r3, [r3, #0]
}
 8104ca6:	4618      	mov	r0, r3
 8104ca8:	3708      	adds	r7, #8
 8104caa:	46bd      	mov	sp, r7
 8104cac:	bd80      	pop	{r7, pc}
 8104cae:	bf00      	nop
 8104cb0:	58024400 	.word	0x58024400
 8104cb4:	08109f1c 	.word	0x08109f1c
 8104cb8:	10000004 	.word	0x10000004
 8104cbc:	10000000 	.word	0x10000000

08104cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104cc0:	b580      	push	{r7, lr}
 8104cc2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104cc4:	f7ff ffca 	bl	8104c5c <HAL_RCC_GetHCLKFreq>
 8104cc8:	4602      	mov	r2, r0
 8104cca:	4b06      	ldr	r3, [pc, #24]	; (8104ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104ccc:	69db      	ldr	r3, [r3, #28]
 8104cce:	091b      	lsrs	r3, r3, #4
 8104cd0:	f003 0307 	and.w	r3, r3, #7
 8104cd4:	4904      	ldr	r1, [pc, #16]	; (8104ce8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8104cd6:	5ccb      	ldrb	r3, [r1, r3]
 8104cd8:	f003 031f 	and.w	r3, r3, #31
 8104cdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104ce0:	4618      	mov	r0, r3
 8104ce2:	bd80      	pop	{r7, pc}
 8104ce4:	58024400 	.word	0x58024400
 8104ce8:	08109f1c 	.word	0x08109f1c

08104cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104cec:	b580      	push	{r7, lr}
 8104cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104cf0:	f7ff ffb4 	bl	8104c5c <HAL_RCC_GetHCLKFreq>
 8104cf4:	4602      	mov	r2, r0
 8104cf6:	4b06      	ldr	r3, [pc, #24]	; (8104d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104cf8:	69db      	ldr	r3, [r3, #28]
 8104cfa:	0a1b      	lsrs	r3, r3, #8
 8104cfc:	f003 0307 	and.w	r3, r3, #7
 8104d00:	4904      	ldr	r1, [pc, #16]	; (8104d14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104d02:	5ccb      	ldrb	r3, [r1, r3]
 8104d04:	f003 031f 	and.w	r3, r3, #31
 8104d08:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104d0c:	4618      	mov	r0, r3
 8104d0e:	bd80      	pop	{r7, pc}
 8104d10:	58024400 	.word	0x58024400
 8104d14:	08109f1c 	.word	0x08109f1c

08104d18 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104d18:	b580      	push	{r7, lr}
 8104d1a:	b086      	sub	sp, #24
 8104d1c:	af00      	add	r7, sp, #0
 8104d1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104d20:	2300      	movs	r3, #0
 8104d22:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104d24:	2300      	movs	r3, #0
 8104d26:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104d28:	687b      	ldr	r3, [r7, #4]
 8104d2a:	681b      	ldr	r3, [r3, #0]
 8104d2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104d30:	2b00      	cmp	r3, #0
 8104d32:	d03f      	beq.n	8104db4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8104d34:	687b      	ldr	r3, [r7, #4]
 8104d36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104d38:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104d3c:	d02a      	beq.n	8104d94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8104d3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104d42:	d824      	bhi.n	8104d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104d44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104d48:	d018      	beq.n	8104d7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104d4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104d4e:	d81e      	bhi.n	8104d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104d50:	2b00      	cmp	r3, #0
 8104d52:	d003      	beq.n	8104d5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8104d54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104d58:	d007      	beq.n	8104d6a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8104d5a:	e018      	b.n	8104d8e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d5c:	4ba3      	ldr	r3, [pc, #652]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d60:	4aa2      	ldr	r2, [pc, #648]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d66:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104d68:	e015      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104d6a:	687b      	ldr	r3, [r7, #4]
 8104d6c:	3304      	adds	r3, #4
 8104d6e:	2102      	movs	r1, #2
 8104d70:	4618      	mov	r0, r3
 8104d72:	f001 fff9 	bl	8106d68 <RCCEx_PLL2_Config>
 8104d76:	4603      	mov	r3, r0
 8104d78:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104d7a:	e00c      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104d7c:	687b      	ldr	r3, [r7, #4]
 8104d7e:	3324      	adds	r3, #36	; 0x24
 8104d80:	2102      	movs	r1, #2
 8104d82:	4618      	mov	r0, r3
 8104d84:	f002 f8a2 	bl	8106ecc <RCCEx_PLL3_Config>
 8104d88:	4603      	mov	r3, r0
 8104d8a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104d8c:	e003      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104d8e:	2301      	movs	r3, #1
 8104d90:	75fb      	strb	r3, [r7, #23]
      break;
 8104d92:	e000      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8104d94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d96:	7dfb      	ldrb	r3, [r7, #23]
 8104d98:	2b00      	cmp	r3, #0
 8104d9a:	d109      	bne.n	8104db0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104d9c:	4b93      	ldr	r3, [pc, #588]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104da0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104da4:	687b      	ldr	r3, [r7, #4]
 8104da6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104da8:	4990      	ldr	r1, [pc, #576]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104daa:	4313      	orrs	r3, r2
 8104dac:	650b      	str	r3, [r1, #80]	; 0x50
 8104dae:	e001      	b.n	8104db4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104db0:	7dfb      	ldrb	r3, [r7, #23]
 8104db2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104db4:	687b      	ldr	r3, [r7, #4]
 8104db6:	681b      	ldr	r3, [r3, #0]
 8104db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104dbc:	2b00      	cmp	r3, #0
 8104dbe:	d03d      	beq.n	8104e3c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8104dc0:	687b      	ldr	r3, [r7, #4]
 8104dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104dc4:	2b04      	cmp	r3, #4
 8104dc6:	d826      	bhi.n	8104e16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8104dc8:	a201      	add	r2, pc, #4	; (adr r2, 8104dd0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8104dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104dce:	bf00      	nop
 8104dd0:	08104de5 	.word	0x08104de5
 8104dd4:	08104df3 	.word	0x08104df3
 8104dd8:	08104e05 	.word	0x08104e05
 8104ddc:	08104e1d 	.word	0x08104e1d
 8104de0:	08104e1d 	.word	0x08104e1d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104de4:	4b81      	ldr	r3, [pc, #516]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104de8:	4a80      	ldr	r2, [pc, #512]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104dee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104df0:	e015      	b.n	8104e1e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104df2:	687b      	ldr	r3, [r7, #4]
 8104df4:	3304      	adds	r3, #4
 8104df6:	2100      	movs	r1, #0
 8104df8:	4618      	mov	r0, r3
 8104dfa:	f001 ffb5 	bl	8106d68 <RCCEx_PLL2_Config>
 8104dfe:	4603      	mov	r3, r0
 8104e00:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104e02:	e00c      	b.n	8104e1e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104e04:	687b      	ldr	r3, [r7, #4]
 8104e06:	3324      	adds	r3, #36	; 0x24
 8104e08:	2100      	movs	r1, #0
 8104e0a:	4618      	mov	r0, r3
 8104e0c:	f002 f85e 	bl	8106ecc <RCCEx_PLL3_Config>
 8104e10:	4603      	mov	r3, r0
 8104e12:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104e14:	e003      	b.n	8104e1e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104e16:	2301      	movs	r3, #1
 8104e18:	75fb      	strb	r3, [r7, #23]
      break;
 8104e1a:	e000      	b.n	8104e1e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104e1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104e1e:	7dfb      	ldrb	r3, [r7, #23]
 8104e20:	2b00      	cmp	r3, #0
 8104e22:	d109      	bne.n	8104e38 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104e24:	4b71      	ldr	r3, [pc, #452]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104e28:	f023 0207 	bic.w	r2, r3, #7
 8104e2c:	687b      	ldr	r3, [r7, #4]
 8104e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104e30:	496e      	ldr	r1, [pc, #440]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e32:	4313      	orrs	r3, r2
 8104e34:	650b      	str	r3, [r1, #80]	; 0x50
 8104e36:	e001      	b.n	8104e3c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e38:	7dfb      	ldrb	r3, [r7, #23]
 8104e3a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104e3c:	687b      	ldr	r3, [r7, #4]
 8104e3e:	681b      	ldr	r3, [r3, #0]
 8104e40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104e44:	2b00      	cmp	r3, #0
 8104e46:	d042      	beq.n	8104ece <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8104e48:	687b      	ldr	r3, [r7, #4]
 8104e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104e50:	d02b      	beq.n	8104eaa <HAL_RCCEx_PeriphCLKConfig+0x192>
 8104e52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104e56:	d825      	bhi.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104e58:	2bc0      	cmp	r3, #192	; 0xc0
 8104e5a:	d028      	beq.n	8104eae <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104e5c:	2bc0      	cmp	r3, #192	; 0xc0
 8104e5e:	d821      	bhi.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104e60:	2b80      	cmp	r3, #128	; 0x80
 8104e62:	d016      	beq.n	8104e92 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8104e64:	2b80      	cmp	r3, #128	; 0x80
 8104e66:	d81d      	bhi.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104e68:	2b00      	cmp	r3, #0
 8104e6a:	d002      	beq.n	8104e72 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104e6c:	2b40      	cmp	r3, #64	; 0x40
 8104e6e:	d007      	beq.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104e70:	e018      	b.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e72:	4b5e      	ldr	r3, [pc, #376]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e76:	4a5d      	ldr	r2, [pc, #372]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104e7c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104e7e:	e017      	b.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	3304      	adds	r3, #4
 8104e84:	2100      	movs	r1, #0
 8104e86:	4618      	mov	r0, r3
 8104e88:	f001 ff6e 	bl	8106d68 <RCCEx_PLL2_Config>
 8104e8c:	4603      	mov	r3, r0
 8104e8e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104e90:	e00e      	b.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104e92:	687b      	ldr	r3, [r7, #4]
 8104e94:	3324      	adds	r3, #36	; 0x24
 8104e96:	2100      	movs	r1, #0
 8104e98:	4618      	mov	r0, r3
 8104e9a:	f002 f817 	bl	8106ecc <RCCEx_PLL3_Config>
 8104e9e:	4603      	mov	r3, r0
 8104ea0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104ea2:	e005      	b.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104ea4:	2301      	movs	r3, #1
 8104ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8104ea8:	e002      	b.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104eaa:	bf00      	nop
 8104eac:	e000      	b.n	8104eb0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104eae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104eb0:	7dfb      	ldrb	r3, [r7, #23]
 8104eb2:	2b00      	cmp	r3, #0
 8104eb4:	d109      	bne.n	8104eca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104eb6:	4b4d      	ldr	r3, [pc, #308]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104eb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104eba:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104ebe:	687b      	ldr	r3, [r7, #4]
 8104ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104ec2:	494a      	ldr	r1, [pc, #296]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104ec4:	4313      	orrs	r3, r2
 8104ec6:	650b      	str	r3, [r1, #80]	; 0x50
 8104ec8:	e001      	b.n	8104ece <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104eca:	7dfb      	ldrb	r3, [r7, #23]
 8104ecc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104ece:	687b      	ldr	r3, [r7, #4]
 8104ed0:	681b      	ldr	r3, [r3, #0]
 8104ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8104ed6:	2b00      	cmp	r3, #0
 8104ed8:	d049      	beq.n	8104f6e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8104eda:	687b      	ldr	r3, [r7, #4]
 8104edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104ee0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104ee4:	d030      	beq.n	8104f48 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8104ee6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104eea:	d82a      	bhi.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104eec:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104ef0:	d02c      	beq.n	8104f4c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8104ef2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104ef6:	d824      	bhi.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104ef8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104efc:	d018      	beq.n	8104f30 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8104efe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104f02:	d81e      	bhi.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104f04:	2b00      	cmp	r3, #0
 8104f06:	d003      	beq.n	8104f10 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8104f08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104f0c:	d007      	beq.n	8104f1e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104f0e:	e018      	b.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104f10:	4b36      	ldr	r3, [pc, #216]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f14:	4a35      	ldr	r2, [pc, #212]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104f1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104f1c:	e017      	b.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104f1e:	687b      	ldr	r3, [r7, #4]
 8104f20:	3304      	adds	r3, #4
 8104f22:	2100      	movs	r1, #0
 8104f24:	4618      	mov	r0, r3
 8104f26:	f001 ff1f 	bl	8106d68 <RCCEx_PLL2_Config>
 8104f2a:	4603      	mov	r3, r0
 8104f2c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104f2e:	e00e      	b.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104f30:	687b      	ldr	r3, [r7, #4]
 8104f32:	3324      	adds	r3, #36	; 0x24
 8104f34:	2100      	movs	r1, #0
 8104f36:	4618      	mov	r0, r3
 8104f38:	f001 ffc8 	bl	8106ecc <RCCEx_PLL3_Config>
 8104f3c:	4603      	mov	r3, r0
 8104f3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104f40:	e005      	b.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104f42:	2301      	movs	r3, #1
 8104f44:	75fb      	strb	r3, [r7, #23]
      break;
 8104f46:	e002      	b.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104f48:	bf00      	nop
 8104f4a:	e000      	b.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104f4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104f4e:	7dfb      	ldrb	r3, [r7, #23]
 8104f50:	2b00      	cmp	r3, #0
 8104f52:	d10a      	bne.n	8104f6a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104f54:	4b25      	ldr	r3, [pc, #148]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f58:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8104f5c:	687b      	ldr	r3, [r7, #4]
 8104f5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104f62:	4922      	ldr	r1, [pc, #136]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f64:	4313      	orrs	r3, r2
 8104f66:	658b      	str	r3, [r1, #88]	; 0x58
 8104f68:	e001      	b.n	8104f6e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f6a:	7dfb      	ldrb	r3, [r7, #23]
 8104f6c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104f6e:	687b      	ldr	r3, [r7, #4]
 8104f70:	681b      	ldr	r3, [r3, #0]
 8104f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8104f76:	2b00      	cmp	r3, #0
 8104f78:	d04b      	beq.n	8105012 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8104f7a:	687b      	ldr	r3, [r7, #4]
 8104f7c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104f80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104f84:	d030      	beq.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8104f86:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104f8a:	d82a      	bhi.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104f8c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104f90:	d02e      	beq.n	8104ff0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8104f92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104f96:	d824      	bhi.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104f98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104f9c:	d018      	beq.n	8104fd0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104f9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104fa2:	d81e      	bhi.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104fa4:	2b00      	cmp	r3, #0
 8104fa6:	d003      	beq.n	8104fb0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8104fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104fac:	d007      	beq.n	8104fbe <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8104fae:	e018      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104fb0:	4b0e      	ldr	r3, [pc, #56]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fb4:	4a0d      	ldr	r2, [pc, #52]	; (8104fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104fb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104fba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104fbc:	e019      	b.n	8104ff2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	3304      	adds	r3, #4
 8104fc2:	2100      	movs	r1, #0
 8104fc4:	4618      	mov	r0, r3
 8104fc6:	f001 fecf 	bl	8106d68 <RCCEx_PLL2_Config>
 8104fca:	4603      	mov	r3, r0
 8104fcc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104fce:	e010      	b.n	8104ff2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104fd0:	687b      	ldr	r3, [r7, #4]
 8104fd2:	3324      	adds	r3, #36	; 0x24
 8104fd4:	2100      	movs	r1, #0
 8104fd6:	4618      	mov	r0, r3
 8104fd8:	f001 ff78 	bl	8106ecc <RCCEx_PLL3_Config>
 8104fdc:	4603      	mov	r3, r0
 8104fde:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104fe0:	e007      	b.n	8104ff2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104fe2:	2301      	movs	r3, #1
 8104fe4:	75fb      	strb	r3, [r7, #23]
      break;
 8104fe6:	e004      	b.n	8104ff2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8104fe8:	bf00      	nop
 8104fea:	e002      	b.n	8104ff2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8104fec:	58024400 	.word	0x58024400
      break;
 8104ff0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104ff2:	7dfb      	ldrb	r3, [r7, #23]
 8104ff4:	2b00      	cmp	r3, #0
 8104ff6:	d10a      	bne.n	810500e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104ff8:	4b99      	ldr	r3, [pc, #612]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104ffc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8105000:	687b      	ldr	r3, [r7, #4]
 8105002:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8105006:	4996      	ldr	r1, [pc, #600]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105008:	4313      	orrs	r3, r2
 810500a:	658b      	str	r3, [r1, #88]	; 0x58
 810500c:	e001      	b.n	8105012 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810500e:	7dfb      	ldrb	r3, [r7, #23]
 8105010:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8105012:	687b      	ldr	r3, [r7, #4]
 8105014:	681b      	ldr	r3, [r3, #0]
 8105016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810501a:	2b00      	cmp	r3, #0
 810501c:	d032      	beq.n	8105084 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 810501e:	687b      	ldr	r3, [r7, #4]
 8105020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105022:	2b30      	cmp	r3, #48	; 0x30
 8105024:	d01c      	beq.n	8105060 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8105026:	2b30      	cmp	r3, #48	; 0x30
 8105028:	d817      	bhi.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x342>
 810502a:	2b20      	cmp	r3, #32
 810502c:	d00c      	beq.n	8105048 <HAL_RCCEx_PeriphCLKConfig+0x330>
 810502e:	2b20      	cmp	r3, #32
 8105030:	d813      	bhi.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8105032:	2b00      	cmp	r3, #0
 8105034:	d016      	beq.n	8105064 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8105036:	2b10      	cmp	r3, #16
 8105038:	d10f      	bne.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810503a:	4b89      	ldr	r3, [pc, #548]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810503e:	4a88      	ldr	r2, [pc, #544]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105044:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8105046:	e00e      	b.n	8105066 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105048:	687b      	ldr	r3, [r7, #4]
 810504a:	3304      	adds	r3, #4
 810504c:	2102      	movs	r1, #2
 810504e:	4618      	mov	r0, r3
 8105050:	f001 fe8a 	bl	8106d68 <RCCEx_PLL2_Config>
 8105054:	4603      	mov	r3, r0
 8105056:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8105058:	e005      	b.n	8105066 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810505a:	2301      	movs	r3, #1
 810505c:	75fb      	strb	r3, [r7, #23]
      break;
 810505e:	e002      	b.n	8105066 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8105060:	bf00      	nop
 8105062:	e000      	b.n	8105066 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8105064:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105066:	7dfb      	ldrb	r3, [r7, #23]
 8105068:	2b00      	cmp	r3, #0
 810506a:	d109      	bne.n	8105080 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810506c:	4b7c      	ldr	r3, [pc, #496]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810506e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105070:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8105074:	687b      	ldr	r3, [r7, #4]
 8105076:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105078:	4979      	ldr	r1, [pc, #484]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810507a:	4313      	orrs	r3, r2
 810507c:	64cb      	str	r3, [r1, #76]	; 0x4c
 810507e:	e001      	b.n	8105084 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105080:	7dfb      	ldrb	r3, [r7, #23]
 8105082:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	681b      	ldr	r3, [r3, #0]
 8105088:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810508c:	2b00      	cmp	r3, #0
 810508e:	d047      	beq.n	8105120 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8105090:	687b      	ldr	r3, [r7, #4]
 8105092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105094:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105098:	d030      	beq.n	81050fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 810509a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810509e:	d82a      	bhi.n	81050f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81050a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81050a4:	d02c      	beq.n	8105100 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 81050a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81050aa:	d824      	bhi.n	81050f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81050ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81050b0:	d018      	beq.n	81050e4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 81050b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81050b6:	d81e      	bhi.n	81050f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81050b8:	2b00      	cmp	r3, #0
 81050ba:	d003      	beq.n	81050c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 81050bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81050c0:	d007      	beq.n	81050d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 81050c2:	e018      	b.n	81050f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81050c4:	4b66      	ldr	r3, [pc, #408]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81050c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050c8:	4a65      	ldr	r2, [pc, #404]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81050ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81050ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81050d0:	e017      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81050d2:	687b      	ldr	r3, [r7, #4]
 81050d4:	3304      	adds	r3, #4
 81050d6:	2100      	movs	r1, #0
 81050d8:	4618      	mov	r0, r3
 81050da:	f001 fe45 	bl	8106d68 <RCCEx_PLL2_Config>
 81050de:	4603      	mov	r3, r0
 81050e0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81050e2:	e00e      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81050e4:	687b      	ldr	r3, [r7, #4]
 81050e6:	3324      	adds	r3, #36	; 0x24
 81050e8:	2100      	movs	r1, #0
 81050ea:	4618      	mov	r0, r3
 81050ec:	f001 feee 	bl	8106ecc <RCCEx_PLL3_Config>
 81050f0:	4603      	mov	r3, r0
 81050f2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81050f4:	e005      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81050f6:	2301      	movs	r3, #1
 81050f8:	75fb      	strb	r3, [r7, #23]
      break;
 81050fa:	e002      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81050fc:	bf00      	nop
 81050fe:	e000      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8105100:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105102:	7dfb      	ldrb	r3, [r7, #23]
 8105104:	2b00      	cmp	r3, #0
 8105106:	d109      	bne.n	810511c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8105108:	4b55      	ldr	r3, [pc, #340]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810510a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810510c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105114:	4952      	ldr	r1, [pc, #328]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105116:	4313      	orrs	r3, r2
 8105118:	650b      	str	r3, [r1, #80]	; 0x50
 810511a:	e001      	b.n	8105120 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810511c:	7dfb      	ldrb	r3, [r7, #23]
 810511e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8105120:	687b      	ldr	r3, [r7, #4]
 8105122:	681b      	ldr	r3, [r3, #0]
 8105124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8105128:	2b00      	cmp	r3, #0
 810512a:	d049      	beq.n	81051c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810512c:	687b      	ldr	r3, [r7, #4]
 810512e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105130:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8105134:	d02e      	beq.n	8105194 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8105136:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810513a:	d828      	bhi.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x476>
 810513c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105140:	d02a      	beq.n	8105198 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8105142:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105146:	d822      	bhi.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105148:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810514c:	d026      	beq.n	810519c <HAL_RCCEx_PeriphCLKConfig+0x484>
 810514e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8105152:	d81c      	bhi.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105154:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105158:	d010      	beq.n	810517c <HAL_RCCEx_PeriphCLKConfig+0x464>
 810515a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810515e:	d816      	bhi.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105160:	2b00      	cmp	r3, #0
 8105162:	d01d      	beq.n	81051a0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8105164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105168:	d111      	bne.n	810518e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810516a:	687b      	ldr	r3, [r7, #4]
 810516c:	3304      	adds	r3, #4
 810516e:	2101      	movs	r1, #1
 8105170:	4618      	mov	r0, r3
 8105172:	f001 fdf9 	bl	8106d68 <RCCEx_PLL2_Config>
 8105176:	4603      	mov	r3, r0
 8105178:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810517a:	e012      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810517c:	687b      	ldr	r3, [r7, #4]
 810517e:	3324      	adds	r3, #36	; 0x24
 8105180:	2101      	movs	r1, #1
 8105182:	4618      	mov	r0, r3
 8105184:	f001 fea2 	bl	8106ecc <RCCEx_PLL3_Config>
 8105188:	4603      	mov	r3, r0
 810518a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810518c:	e009      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810518e:	2301      	movs	r3, #1
 8105190:	75fb      	strb	r3, [r7, #23]
      break;
 8105192:	e006      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8105194:	bf00      	nop
 8105196:	e004      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8105198:	bf00      	nop
 810519a:	e002      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810519c:	bf00      	nop
 810519e:	e000      	b.n	81051a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81051a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81051a2:	7dfb      	ldrb	r3, [r7, #23]
 81051a4:	2b00      	cmp	r3, #0
 81051a6:	d109      	bne.n	81051bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81051a8:	4b2d      	ldr	r3, [pc, #180]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81051aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81051ac:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81051b0:	687b      	ldr	r3, [r7, #4]
 81051b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81051b4:	492a      	ldr	r1, [pc, #168]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81051b6:	4313      	orrs	r3, r2
 81051b8:	650b      	str	r3, [r1, #80]	; 0x50
 81051ba:	e001      	b.n	81051c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81051bc:	7dfb      	ldrb	r3, [r7, #23]
 81051be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81051c0:	687b      	ldr	r3, [r7, #4]
 81051c2:	681b      	ldr	r3, [r3, #0]
 81051c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81051c8:	2b00      	cmp	r3, #0
 81051ca:	d04d      	beq.n	8105268 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81051cc:	687b      	ldr	r3, [r7, #4]
 81051ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81051d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81051d6:	d02e      	beq.n	8105236 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81051d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81051dc:	d828      	bhi.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81051de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81051e2:	d02a      	beq.n	810523a <HAL_RCCEx_PeriphCLKConfig+0x522>
 81051e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81051e8:	d822      	bhi.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81051ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81051ee:	d026      	beq.n	810523e <HAL_RCCEx_PeriphCLKConfig+0x526>
 81051f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81051f4:	d81c      	bhi.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81051f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81051fa:	d010      	beq.n	810521e <HAL_RCCEx_PeriphCLKConfig+0x506>
 81051fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105200:	d816      	bhi.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8105202:	2b00      	cmp	r3, #0
 8105204:	d01d      	beq.n	8105242 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8105206:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810520a:	d111      	bne.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810520c:	687b      	ldr	r3, [r7, #4]
 810520e:	3304      	adds	r3, #4
 8105210:	2101      	movs	r1, #1
 8105212:	4618      	mov	r0, r3
 8105214:	f001 fda8 	bl	8106d68 <RCCEx_PLL2_Config>
 8105218:	4603      	mov	r3, r0
 810521a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810521c:	e012      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810521e:	687b      	ldr	r3, [r7, #4]
 8105220:	3324      	adds	r3, #36	; 0x24
 8105222:	2101      	movs	r1, #1
 8105224:	4618      	mov	r0, r3
 8105226:	f001 fe51 	bl	8106ecc <RCCEx_PLL3_Config>
 810522a:	4603      	mov	r3, r0
 810522c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810522e:	e009      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8105230:	2301      	movs	r3, #1
 8105232:	75fb      	strb	r3, [r7, #23]
      break;
 8105234:	e006      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8105236:	bf00      	nop
 8105238:	e004      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810523a:	bf00      	nop
 810523c:	e002      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810523e:	bf00      	nop
 8105240:	e000      	b.n	8105244 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8105242:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105244:	7dfb      	ldrb	r3, [r7, #23]
 8105246:	2b00      	cmp	r3, #0
 8105248:	d10c      	bne.n	8105264 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810524a:	4b05      	ldr	r3, [pc, #20]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810524c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810524e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8105252:	687b      	ldr	r3, [r7, #4]
 8105254:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8105258:	4901      	ldr	r1, [pc, #4]	; (8105260 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810525a:	4313      	orrs	r3, r2
 810525c:	658b      	str	r3, [r1, #88]	; 0x58
 810525e:	e003      	b.n	8105268 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8105260:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105264:	7dfb      	ldrb	r3, [r7, #23]
 8105266:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8105268:	687b      	ldr	r3, [r7, #4]
 810526a:	681b      	ldr	r3, [r3, #0]
 810526c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105270:	2b00      	cmp	r3, #0
 8105272:	d02f      	beq.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8105274:	687b      	ldr	r3, [r7, #4]
 8105276:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810527c:	d00e      	beq.n	810529c <HAL_RCCEx_PeriphCLKConfig+0x584>
 810527e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105282:	d814      	bhi.n	81052ae <HAL_RCCEx_PeriphCLKConfig+0x596>
 8105284:	2b00      	cmp	r3, #0
 8105286:	d015      	beq.n	81052b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8105288:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810528c:	d10f      	bne.n	81052ae <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810528e:	4bb0      	ldr	r3, [pc, #704]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105292:	4aaf      	ldr	r2, [pc, #700]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105298:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810529a:	e00c      	b.n	81052b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810529c:	687b      	ldr	r3, [r7, #4]
 810529e:	3304      	adds	r3, #4
 81052a0:	2101      	movs	r1, #1
 81052a2:	4618      	mov	r0, r3
 81052a4:	f001 fd60 	bl	8106d68 <RCCEx_PLL2_Config>
 81052a8:	4603      	mov	r3, r0
 81052aa:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81052ac:	e003      	b.n	81052b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81052ae:	2301      	movs	r3, #1
 81052b0:	75fb      	strb	r3, [r7, #23]
      break;
 81052b2:	e000      	b.n	81052b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 81052b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81052b6:	7dfb      	ldrb	r3, [r7, #23]
 81052b8:	2b00      	cmp	r3, #0
 81052ba:	d109      	bne.n	81052d0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81052bc:	4ba4      	ldr	r3, [pc, #656]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81052be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81052c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81052c4:	687b      	ldr	r3, [r7, #4]
 81052c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81052c8:	49a1      	ldr	r1, [pc, #644]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81052ca:	4313      	orrs	r3, r2
 81052cc:	650b      	str	r3, [r1, #80]	; 0x50
 81052ce:	e001      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81052d0:	7dfb      	ldrb	r3, [r7, #23]
 81052d2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81052d4:	687b      	ldr	r3, [r7, #4]
 81052d6:	681b      	ldr	r3, [r3, #0]
 81052d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81052dc:	2b00      	cmp	r3, #0
 81052de:	d032      	beq.n	8105346 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81052e0:	687b      	ldr	r3, [r7, #4]
 81052e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81052e4:	2b03      	cmp	r3, #3
 81052e6:	d81b      	bhi.n	8105320 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81052e8:	a201      	add	r2, pc, #4	; (adr r2, 81052f0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81052ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81052ee:	bf00      	nop
 81052f0:	08105327 	.word	0x08105327
 81052f4:	08105301 	.word	0x08105301
 81052f8:	0810530f 	.word	0x0810530f
 81052fc:	08105327 	.word	0x08105327
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105300:	4b93      	ldr	r3, [pc, #588]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105304:	4a92      	ldr	r2, [pc, #584]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810530a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 810530c:	e00c      	b.n	8105328 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810530e:	687b      	ldr	r3, [r7, #4]
 8105310:	3304      	adds	r3, #4
 8105312:	2102      	movs	r1, #2
 8105314:	4618      	mov	r0, r3
 8105316:	f001 fd27 	bl	8106d68 <RCCEx_PLL2_Config>
 810531a:	4603      	mov	r3, r0
 810531c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 810531e:	e003      	b.n	8105328 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8105320:	2301      	movs	r3, #1
 8105322:	75fb      	strb	r3, [r7, #23]
      break;
 8105324:	e000      	b.n	8105328 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8105326:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105328:	7dfb      	ldrb	r3, [r7, #23]
 810532a:	2b00      	cmp	r3, #0
 810532c:	d109      	bne.n	8105342 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810532e:	4b88      	ldr	r3, [pc, #544]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105332:	f023 0203 	bic.w	r2, r3, #3
 8105336:	687b      	ldr	r3, [r7, #4]
 8105338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810533a:	4985      	ldr	r1, [pc, #532]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810533c:	4313      	orrs	r3, r2
 810533e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105340:	e001      	b.n	8105346 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105342:	7dfb      	ldrb	r3, [r7, #23]
 8105344:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8105346:	687b      	ldr	r3, [r7, #4]
 8105348:	681b      	ldr	r3, [r3, #0]
 810534a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810534e:	2b00      	cmp	r3, #0
 8105350:	f000 8088 	beq.w	8105464 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8105354:	4b7f      	ldr	r3, [pc, #508]	; (8105554 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8105356:	681b      	ldr	r3, [r3, #0]
 8105358:	4a7e      	ldr	r2, [pc, #504]	; (8105554 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810535a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810535e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8105360:	f7fd f876 	bl	8102450 <HAL_GetTick>
 8105364:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8105366:	e009      	b.n	810537c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8105368:	f7fd f872 	bl	8102450 <HAL_GetTick>
 810536c:	4602      	mov	r2, r0
 810536e:	693b      	ldr	r3, [r7, #16]
 8105370:	1ad3      	subs	r3, r2, r3
 8105372:	2b64      	cmp	r3, #100	; 0x64
 8105374:	d902      	bls.n	810537c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8105376:	2303      	movs	r3, #3
 8105378:	75fb      	strb	r3, [r7, #23]
        break;
 810537a:	e005      	b.n	8105388 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810537c:	4b75      	ldr	r3, [pc, #468]	; (8105554 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810537e:	681b      	ldr	r3, [r3, #0]
 8105380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105384:	2b00      	cmp	r3, #0
 8105386:	d0ef      	beq.n	8105368 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8105388:	7dfb      	ldrb	r3, [r7, #23]
 810538a:	2b00      	cmp	r3, #0
 810538c:	d168      	bne.n	8105460 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810538e:	4b70      	ldr	r3, [pc, #448]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105390:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105392:	687b      	ldr	r3, [r7, #4]
 8105394:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105398:	4053      	eors	r3, r2
 810539a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810539e:	2b00      	cmp	r3, #0
 81053a0:	d013      	beq.n	81053ca <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81053a2:	4b6b      	ldr	r3, [pc, #428]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81053a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81053aa:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81053ac:	4b68      	ldr	r3, [pc, #416]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81053b0:	4a67      	ldr	r2, [pc, #412]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81053b6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81053b8:	4b65      	ldr	r3, [pc, #404]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81053bc:	4a64      	ldr	r2, [pc, #400]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81053c2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81053c4:	4a62      	ldr	r2, [pc, #392]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053c6:	68fb      	ldr	r3, [r7, #12]
 81053c8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81053ca:	687b      	ldr	r3, [r7, #4]
 81053cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81053d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81053d4:	d115      	bne.n	8105402 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81053d6:	f7fd f83b 	bl	8102450 <HAL_GetTick>
 81053da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81053dc:	e00b      	b.n	81053f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81053de:	f7fd f837 	bl	8102450 <HAL_GetTick>
 81053e2:	4602      	mov	r2, r0
 81053e4:	693b      	ldr	r3, [r7, #16]
 81053e6:	1ad3      	subs	r3, r2, r3
 81053e8:	f241 3288 	movw	r2, #5000	; 0x1388
 81053ec:	4293      	cmp	r3, r2
 81053ee:	d902      	bls.n	81053f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81053f0:	2303      	movs	r3, #3
 81053f2:	75fb      	strb	r3, [r7, #23]
            break;
 81053f4:	e005      	b.n	8105402 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81053f6:	4b56      	ldr	r3, [pc, #344]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81053fa:	f003 0302 	and.w	r3, r3, #2
 81053fe:	2b00      	cmp	r3, #0
 8105400:	d0ed      	beq.n	81053de <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8105402:	7dfb      	ldrb	r3, [r7, #23]
 8105404:	2b00      	cmp	r3, #0
 8105406:	d128      	bne.n	810545a <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8105408:	687b      	ldr	r3, [r7, #4]
 810540a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810540e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105412:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105416:	d10f      	bne.n	8105438 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8105418:	4b4d      	ldr	r3, [pc, #308]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810541a:	691b      	ldr	r3, [r3, #16]
 810541c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8105420:	687b      	ldr	r3, [r7, #4]
 8105422:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105426:	091b      	lsrs	r3, r3, #4
 8105428:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810542c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8105430:	4947      	ldr	r1, [pc, #284]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105432:	4313      	orrs	r3, r2
 8105434:	610b      	str	r3, [r1, #16]
 8105436:	e005      	b.n	8105444 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8105438:	4b45      	ldr	r3, [pc, #276]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810543a:	691b      	ldr	r3, [r3, #16]
 810543c:	4a44      	ldr	r2, [pc, #272]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810543e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8105442:	6113      	str	r3, [r2, #16]
 8105444:	4b42      	ldr	r3, [pc, #264]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105446:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105448:	687b      	ldr	r3, [r7, #4]
 810544a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810544e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8105452:	493f      	ldr	r1, [pc, #252]	; (8105550 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105454:	4313      	orrs	r3, r2
 8105456:	670b      	str	r3, [r1, #112]	; 0x70
 8105458:	e004      	b.n	8105464 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810545a:	7dfb      	ldrb	r3, [r7, #23]
 810545c:	75bb      	strb	r3, [r7, #22]
 810545e:	e001      	b.n	8105464 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105460:	7dfb      	ldrb	r3, [r7, #23]
 8105462:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8105464:	687b      	ldr	r3, [r7, #4]
 8105466:	681b      	ldr	r3, [r3, #0]
 8105468:	f003 0301 	and.w	r3, r3, #1
 810546c:	2b00      	cmp	r3, #0
 810546e:	f000 8083 	beq.w	8105578 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8105472:	687b      	ldr	r3, [r7, #4]
 8105474:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105476:	2b28      	cmp	r3, #40	; 0x28
 8105478:	d866      	bhi.n	8105548 <HAL_RCCEx_PeriphCLKConfig+0x830>
 810547a:	a201      	add	r2, pc, #4	; (adr r2, 8105480 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 810547c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105480:	08105559 	.word	0x08105559
 8105484:	08105549 	.word	0x08105549
 8105488:	08105549 	.word	0x08105549
 810548c:	08105549 	.word	0x08105549
 8105490:	08105549 	.word	0x08105549
 8105494:	08105549 	.word	0x08105549
 8105498:	08105549 	.word	0x08105549
 810549c:	08105549 	.word	0x08105549
 81054a0:	08105525 	.word	0x08105525
 81054a4:	08105549 	.word	0x08105549
 81054a8:	08105549 	.word	0x08105549
 81054ac:	08105549 	.word	0x08105549
 81054b0:	08105549 	.word	0x08105549
 81054b4:	08105549 	.word	0x08105549
 81054b8:	08105549 	.word	0x08105549
 81054bc:	08105549 	.word	0x08105549
 81054c0:	08105537 	.word	0x08105537
 81054c4:	08105549 	.word	0x08105549
 81054c8:	08105549 	.word	0x08105549
 81054cc:	08105549 	.word	0x08105549
 81054d0:	08105549 	.word	0x08105549
 81054d4:	08105549 	.word	0x08105549
 81054d8:	08105549 	.word	0x08105549
 81054dc:	08105549 	.word	0x08105549
 81054e0:	08105559 	.word	0x08105559
 81054e4:	08105549 	.word	0x08105549
 81054e8:	08105549 	.word	0x08105549
 81054ec:	08105549 	.word	0x08105549
 81054f0:	08105549 	.word	0x08105549
 81054f4:	08105549 	.word	0x08105549
 81054f8:	08105549 	.word	0x08105549
 81054fc:	08105549 	.word	0x08105549
 8105500:	08105559 	.word	0x08105559
 8105504:	08105549 	.word	0x08105549
 8105508:	08105549 	.word	0x08105549
 810550c:	08105549 	.word	0x08105549
 8105510:	08105549 	.word	0x08105549
 8105514:	08105549 	.word	0x08105549
 8105518:	08105549 	.word	0x08105549
 810551c:	08105549 	.word	0x08105549
 8105520:	08105559 	.word	0x08105559
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105524:	687b      	ldr	r3, [r7, #4]
 8105526:	3304      	adds	r3, #4
 8105528:	2101      	movs	r1, #1
 810552a:	4618      	mov	r0, r3
 810552c:	f001 fc1c 	bl	8106d68 <RCCEx_PLL2_Config>
 8105530:	4603      	mov	r3, r0
 8105532:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105534:	e011      	b.n	810555a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105536:	687b      	ldr	r3, [r7, #4]
 8105538:	3324      	adds	r3, #36	; 0x24
 810553a:	2101      	movs	r1, #1
 810553c:	4618      	mov	r0, r3
 810553e:	f001 fcc5 	bl	8106ecc <RCCEx_PLL3_Config>
 8105542:	4603      	mov	r3, r0
 8105544:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105546:	e008      	b.n	810555a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105548:	2301      	movs	r3, #1
 810554a:	75fb      	strb	r3, [r7, #23]
      break;
 810554c:	e005      	b.n	810555a <HAL_RCCEx_PeriphCLKConfig+0x842>
 810554e:	bf00      	nop
 8105550:	58024400 	.word	0x58024400
 8105554:	58024800 	.word	0x58024800
      break;
 8105558:	bf00      	nop
    }

    if(ret == HAL_OK)
 810555a:	7dfb      	ldrb	r3, [r7, #23]
 810555c:	2b00      	cmp	r3, #0
 810555e:	d109      	bne.n	8105574 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8105560:	4b96      	ldr	r3, [pc, #600]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105564:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8105568:	687b      	ldr	r3, [r7, #4]
 810556a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810556c:	4993      	ldr	r1, [pc, #588]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810556e:	4313      	orrs	r3, r2
 8105570:	654b      	str	r3, [r1, #84]	; 0x54
 8105572:	e001      	b.n	8105578 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105574:	7dfb      	ldrb	r3, [r7, #23]
 8105576:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105578:	687b      	ldr	r3, [r7, #4]
 810557a:	681b      	ldr	r3, [r3, #0]
 810557c:	f003 0302 	and.w	r3, r3, #2
 8105580:	2b00      	cmp	r3, #0
 8105582:	d038      	beq.n	81055f6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8105584:	687b      	ldr	r3, [r7, #4]
 8105586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105588:	2b05      	cmp	r3, #5
 810558a:	d821      	bhi.n	81055d0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 810558c:	a201      	add	r2, pc, #4	; (adr r2, 8105594 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 810558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105592:	bf00      	nop
 8105594:	081055d7 	.word	0x081055d7
 8105598:	081055ad 	.word	0x081055ad
 810559c:	081055bf 	.word	0x081055bf
 81055a0:	081055d7 	.word	0x081055d7
 81055a4:	081055d7 	.word	0x081055d7
 81055a8:	081055d7 	.word	0x081055d7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81055ac:	687b      	ldr	r3, [r7, #4]
 81055ae:	3304      	adds	r3, #4
 81055b0:	2101      	movs	r1, #1
 81055b2:	4618      	mov	r0, r3
 81055b4:	f001 fbd8 	bl	8106d68 <RCCEx_PLL2_Config>
 81055b8:	4603      	mov	r3, r0
 81055ba:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81055bc:	e00c      	b.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81055be:	687b      	ldr	r3, [r7, #4]
 81055c0:	3324      	adds	r3, #36	; 0x24
 81055c2:	2101      	movs	r1, #1
 81055c4:	4618      	mov	r0, r3
 81055c6:	f001 fc81 	bl	8106ecc <RCCEx_PLL3_Config>
 81055ca:	4603      	mov	r3, r0
 81055cc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81055ce:	e003      	b.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81055d0:	2301      	movs	r3, #1
 81055d2:	75fb      	strb	r3, [r7, #23]
      break;
 81055d4:	e000      	b.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 81055d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81055d8:	7dfb      	ldrb	r3, [r7, #23]
 81055da:	2b00      	cmp	r3, #0
 81055dc:	d109      	bne.n	81055f2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81055de:	4b77      	ldr	r3, [pc, #476]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81055e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81055e2:	f023 0207 	bic.w	r2, r3, #7
 81055e6:	687b      	ldr	r3, [r7, #4]
 81055e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81055ea:	4974      	ldr	r1, [pc, #464]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81055ec:	4313      	orrs	r3, r2
 81055ee:	654b      	str	r3, [r1, #84]	; 0x54
 81055f0:	e001      	b.n	81055f6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81055f2:	7dfb      	ldrb	r3, [r7, #23]
 81055f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81055f6:	687b      	ldr	r3, [r7, #4]
 81055f8:	681b      	ldr	r3, [r3, #0]
 81055fa:	f003 0304 	and.w	r3, r3, #4
 81055fe:	2b00      	cmp	r3, #0
 8105600:	d03a      	beq.n	8105678 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8105602:	687b      	ldr	r3, [r7, #4]
 8105604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8105608:	2b05      	cmp	r3, #5
 810560a:	d821      	bhi.n	8105650 <HAL_RCCEx_PeriphCLKConfig+0x938>
 810560c:	a201      	add	r2, pc, #4	; (adr r2, 8105614 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 810560e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105612:	bf00      	nop
 8105614:	08105657 	.word	0x08105657
 8105618:	0810562d 	.word	0x0810562d
 810561c:	0810563f 	.word	0x0810563f
 8105620:	08105657 	.word	0x08105657
 8105624:	08105657 	.word	0x08105657
 8105628:	08105657 	.word	0x08105657
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810562c:	687b      	ldr	r3, [r7, #4]
 810562e:	3304      	adds	r3, #4
 8105630:	2101      	movs	r1, #1
 8105632:	4618      	mov	r0, r3
 8105634:	f001 fb98 	bl	8106d68 <RCCEx_PLL2_Config>
 8105638:	4603      	mov	r3, r0
 810563a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810563c:	e00c      	b.n	8105658 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810563e:	687b      	ldr	r3, [r7, #4]
 8105640:	3324      	adds	r3, #36	; 0x24
 8105642:	2101      	movs	r1, #1
 8105644:	4618      	mov	r0, r3
 8105646:	f001 fc41 	bl	8106ecc <RCCEx_PLL3_Config>
 810564a:	4603      	mov	r3, r0
 810564c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810564e:	e003      	b.n	8105658 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105650:	2301      	movs	r3, #1
 8105652:	75fb      	strb	r3, [r7, #23]
      break;
 8105654:	e000      	b.n	8105658 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8105656:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105658:	7dfb      	ldrb	r3, [r7, #23]
 810565a:	2b00      	cmp	r3, #0
 810565c:	d10a      	bne.n	8105674 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810565e:	4b57      	ldr	r3, [pc, #348]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105662:	f023 0207 	bic.w	r2, r3, #7
 8105666:	687b      	ldr	r3, [r7, #4]
 8105668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810566c:	4953      	ldr	r1, [pc, #332]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810566e:	4313      	orrs	r3, r2
 8105670:	658b      	str	r3, [r1, #88]	; 0x58
 8105672:	e001      	b.n	8105678 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105674:	7dfb      	ldrb	r3, [r7, #23]
 8105676:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8105678:	687b      	ldr	r3, [r7, #4]
 810567a:	681b      	ldr	r3, [r3, #0]
 810567c:	f003 0320 	and.w	r3, r3, #32
 8105680:	2b00      	cmp	r3, #0
 8105682:	d04b      	beq.n	810571c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8105684:	687b      	ldr	r3, [r7, #4]
 8105686:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810568a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810568e:	d02e      	beq.n	81056ee <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8105690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105694:	d828      	bhi.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8105696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810569a:	d02a      	beq.n	81056f2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 810569c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81056a0:	d822      	bhi.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81056a2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81056a6:	d026      	beq.n	81056f6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81056a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81056ac:	d81c      	bhi.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81056ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81056b2:	d010      	beq.n	81056d6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 81056b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81056b8:	d816      	bhi.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81056ba:	2b00      	cmp	r3, #0
 81056bc:	d01d      	beq.n	81056fa <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 81056be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81056c2:	d111      	bne.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81056c4:	687b      	ldr	r3, [r7, #4]
 81056c6:	3304      	adds	r3, #4
 81056c8:	2100      	movs	r1, #0
 81056ca:	4618      	mov	r0, r3
 81056cc:	f001 fb4c 	bl	8106d68 <RCCEx_PLL2_Config>
 81056d0:	4603      	mov	r3, r0
 81056d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81056d4:	e012      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81056d6:	687b      	ldr	r3, [r7, #4]
 81056d8:	3324      	adds	r3, #36	; 0x24
 81056da:	2102      	movs	r1, #2
 81056dc:	4618      	mov	r0, r3
 81056de:	f001 fbf5 	bl	8106ecc <RCCEx_PLL3_Config>
 81056e2:	4603      	mov	r3, r0
 81056e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81056e6:	e009      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81056e8:	2301      	movs	r3, #1
 81056ea:	75fb      	strb	r3, [r7, #23]
      break;
 81056ec:	e006      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81056ee:	bf00      	nop
 81056f0:	e004      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81056f2:	bf00      	nop
 81056f4:	e002      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81056f6:	bf00      	nop
 81056f8:	e000      	b.n	81056fc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81056fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81056fc:	7dfb      	ldrb	r3, [r7, #23]
 81056fe:	2b00      	cmp	r3, #0
 8105700:	d10a      	bne.n	8105718 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105702:	4b2e      	ldr	r3, [pc, #184]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105706:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810570a:	687b      	ldr	r3, [r7, #4]
 810570c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8105710:	492a      	ldr	r1, [pc, #168]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105712:	4313      	orrs	r3, r2
 8105714:	654b      	str	r3, [r1, #84]	; 0x54
 8105716:	e001      	b.n	810571c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105718:	7dfb      	ldrb	r3, [r7, #23]
 810571a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810571c:	687b      	ldr	r3, [r7, #4]
 810571e:	681b      	ldr	r3, [r3, #0]
 8105720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105724:	2b00      	cmp	r3, #0
 8105726:	d04d      	beq.n	81057c4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8105728:	687b      	ldr	r3, [r7, #4]
 810572a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810572e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105732:	d02e      	beq.n	8105792 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8105734:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105738:	d828      	bhi.n	810578c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810573a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810573e:	d02a      	beq.n	8105796 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8105740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105744:	d822      	bhi.n	810578c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8105746:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810574a:	d026      	beq.n	810579a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 810574c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8105750:	d81c      	bhi.n	810578c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8105752:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105756:	d010      	beq.n	810577a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8105758:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810575c:	d816      	bhi.n	810578c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810575e:	2b00      	cmp	r3, #0
 8105760:	d01d      	beq.n	810579e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8105762:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105766:	d111      	bne.n	810578c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105768:	687b      	ldr	r3, [r7, #4]
 810576a:	3304      	adds	r3, #4
 810576c:	2100      	movs	r1, #0
 810576e:	4618      	mov	r0, r3
 8105770:	f001 fafa 	bl	8106d68 <RCCEx_PLL2_Config>
 8105774:	4603      	mov	r3, r0
 8105776:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8105778:	e012      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810577a:	687b      	ldr	r3, [r7, #4]
 810577c:	3324      	adds	r3, #36	; 0x24
 810577e:	2102      	movs	r1, #2
 8105780:	4618      	mov	r0, r3
 8105782:	f001 fba3 	bl	8106ecc <RCCEx_PLL3_Config>
 8105786:	4603      	mov	r3, r0
 8105788:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810578a:	e009      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810578c:	2301      	movs	r3, #1
 810578e:	75fb      	strb	r3, [r7, #23]
      break;
 8105790:	e006      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8105792:	bf00      	nop
 8105794:	e004      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8105796:	bf00      	nop
 8105798:	e002      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810579a:	bf00      	nop
 810579c:	e000      	b.n	81057a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810579e:	bf00      	nop
    }

    if(ret == HAL_OK)
 81057a0:	7dfb      	ldrb	r3, [r7, #23]
 81057a2:	2b00      	cmp	r3, #0
 81057a4:	d10c      	bne.n	81057c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81057a6:	4b05      	ldr	r3, [pc, #20]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81057a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81057aa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 81057ae:	687b      	ldr	r3, [r7, #4]
 81057b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81057b4:	4901      	ldr	r1, [pc, #4]	; (81057bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81057b6:	4313      	orrs	r3, r2
 81057b8:	658b      	str	r3, [r1, #88]	; 0x58
 81057ba:	e003      	b.n	81057c4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 81057bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81057c0:	7dfb      	ldrb	r3, [r7, #23]
 81057c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81057c4:	687b      	ldr	r3, [r7, #4]
 81057c6:	681b      	ldr	r3, [r3, #0]
 81057c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81057cc:	2b00      	cmp	r3, #0
 81057ce:	d04b      	beq.n	8105868 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 81057d0:	687b      	ldr	r3, [r7, #4]
 81057d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81057d6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81057da:	d02e      	beq.n	810583a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81057dc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81057e0:	d828      	bhi.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81057e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81057e6:	d02a      	beq.n	810583e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81057e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81057ec:	d822      	bhi.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81057ee:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81057f2:	d026      	beq.n	8105842 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 81057f4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81057f8:	d81c      	bhi.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81057fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81057fe:	d010      	beq.n	8105822 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8105800:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105804:	d816      	bhi.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105806:	2b00      	cmp	r3, #0
 8105808:	d01d      	beq.n	8105846 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 810580a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810580e:	d111      	bne.n	8105834 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105810:	687b      	ldr	r3, [r7, #4]
 8105812:	3304      	adds	r3, #4
 8105814:	2100      	movs	r1, #0
 8105816:	4618      	mov	r0, r3
 8105818:	f001 faa6 	bl	8106d68 <RCCEx_PLL2_Config>
 810581c:	4603      	mov	r3, r0
 810581e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105820:	e012      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105822:	687b      	ldr	r3, [r7, #4]
 8105824:	3324      	adds	r3, #36	; 0x24
 8105826:	2102      	movs	r1, #2
 8105828:	4618      	mov	r0, r3
 810582a:	f001 fb4f 	bl	8106ecc <RCCEx_PLL3_Config>
 810582e:	4603      	mov	r3, r0
 8105830:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105832:	e009      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105834:	2301      	movs	r3, #1
 8105836:	75fb      	strb	r3, [r7, #23]
      break;
 8105838:	e006      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810583a:	bf00      	nop
 810583c:	e004      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810583e:	bf00      	nop
 8105840:	e002      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105842:	bf00      	nop
 8105844:	e000      	b.n	8105848 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105848:	7dfb      	ldrb	r3, [r7, #23]
 810584a:	2b00      	cmp	r3, #0
 810584c:	d10a      	bne.n	8105864 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810584e:	4b9d      	ldr	r3, [pc, #628]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105852:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8105856:	687b      	ldr	r3, [r7, #4]
 8105858:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810585c:	4999      	ldr	r1, [pc, #612]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810585e:	4313      	orrs	r3, r2
 8105860:	658b      	str	r3, [r1, #88]	; 0x58
 8105862:	e001      	b.n	8105868 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105864:	7dfb      	ldrb	r3, [r7, #23]
 8105866:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8105868:	687b      	ldr	r3, [r7, #4]
 810586a:	681b      	ldr	r3, [r3, #0]
 810586c:	f003 0308 	and.w	r3, r3, #8
 8105870:	2b00      	cmp	r3, #0
 8105872:	d01a      	beq.n	81058aa <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8105874:	687b      	ldr	r3, [r7, #4]
 8105876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810587a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810587e:	d10a      	bne.n	8105896 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8105880:	687b      	ldr	r3, [r7, #4]
 8105882:	3324      	adds	r3, #36	; 0x24
 8105884:	2102      	movs	r1, #2
 8105886:	4618      	mov	r0, r3
 8105888:	f001 fb20 	bl	8106ecc <RCCEx_PLL3_Config>
 810588c:	4603      	mov	r3, r0
 810588e:	2b00      	cmp	r3, #0
 8105890:	d001      	beq.n	8105896 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8105892:	2301      	movs	r3, #1
 8105894:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8105896:	4b8b      	ldr	r3, [pc, #556]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810589a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 810589e:	687b      	ldr	r3, [r7, #4]
 81058a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81058a4:	4987      	ldr	r1, [pc, #540]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81058a6:	4313      	orrs	r3, r2
 81058a8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81058aa:	687b      	ldr	r3, [r7, #4]
 81058ac:	681b      	ldr	r3, [r3, #0]
 81058ae:	f003 0310 	and.w	r3, r3, #16
 81058b2:	2b00      	cmp	r3, #0
 81058b4:	d01a      	beq.n	81058ec <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 81058b6:	687b      	ldr	r3, [r7, #4]
 81058b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81058bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81058c0:	d10a      	bne.n	81058d8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81058c2:	687b      	ldr	r3, [r7, #4]
 81058c4:	3324      	adds	r3, #36	; 0x24
 81058c6:	2102      	movs	r1, #2
 81058c8:	4618      	mov	r0, r3
 81058ca:	f001 faff 	bl	8106ecc <RCCEx_PLL3_Config>
 81058ce:	4603      	mov	r3, r0
 81058d0:	2b00      	cmp	r3, #0
 81058d2:	d001      	beq.n	81058d8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 81058d4:	2301      	movs	r3, #1
 81058d6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81058d8:	4b7a      	ldr	r3, [pc, #488]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81058da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81058dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81058e0:	687b      	ldr	r3, [r7, #4]
 81058e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81058e6:	4977      	ldr	r1, [pc, #476]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81058e8:	4313      	orrs	r3, r2
 81058ea:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81058ec:	687b      	ldr	r3, [r7, #4]
 81058ee:	681b      	ldr	r3, [r3, #0]
 81058f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81058f4:	2b00      	cmp	r3, #0
 81058f6:	d034      	beq.n	8105962 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 81058f8:	687b      	ldr	r3, [r7, #4]
 81058fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81058fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105902:	d01d      	beq.n	8105940 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8105904:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105908:	d817      	bhi.n	810593a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 810590a:	2b00      	cmp	r3, #0
 810590c:	d003      	beq.n	8105916 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 810590e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105912:	d009      	beq.n	8105928 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8105914:	e011      	b.n	810593a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105916:	687b      	ldr	r3, [r7, #4]
 8105918:	3304      	adds	r3, #4
 810591a:	2100      	movs	r1, #0
 810591c:	4618      	mov	r0, r3
 810591e:	f001 fa23 	bl	8106d68 <RCCEx_PLL2_Config>
 8105922:	4603      	mov	r3, r0
 8105924:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8105926:	e00c      	b.n	8105942 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105928:	687b      	ldr	r3, [r7, #4]
 810592a:	3324      	adds	r3, #36	; 0x24
 810592c:	2102      	movs	r1, #2
 810592e:	4618      	mov	r0, r3
 8105930:	f001 facc 	bl	8106ecc <RCCEx_PLL3_Config>
 8105934:	4603      	mov	r3, r0
 8105936:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8105938:	e003      	b.n	8105942 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810593a:	2301      	movs	r3, #1
 810593c:	75fb      	strb	r3, [r7, #23]
      break;
 810593e:	e000      	b.n	8105942 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8105940:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105942:	7dfb      	ldrb	r3, [r7, #23]
 8105944:	2b00      	cmp	r3, #0
 8105946:	d10a      	bne.n	810595e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105948:	4b5e      	ldr	r3, [pc, #376]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810594a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810594c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8105950:	687b      	ldr	r3, [r7, #4]
 8105952:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105956:	495b      	ldr	r1, [pc, #364]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105958:	4313      	orrs	r3, r2
 810595a:	658b      	str	r3, [r1, #88]	; 0x58
 810595c:	e001      	b.n	8105962 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810595e:	7dfb      	ldrb	r3, [r7, #23]
 8105960:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105962:	687b      	ldr	r3, [r7, #4]
 8105964:	681b      	ldr	r3, [r3, #0]
 8105966:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810596a:	2b00      	cmp	r3, #0
 810596c:	d033      	beq.n	81059d6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 810596e:	687b      	ldr	r3, [r7, #4]
 8105970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105974:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105978:	d01c      	beq.n	81059b4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 810597a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810597e:	d816      	bhi.n	81059ae <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8105980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105984:	d003      	beq.n	810598e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8105986:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810598a:	d007      	beq.n	810599c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 810598c:	e00f      	b.n	81059ae <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810598e:	4b4d      	ldr	r3, [pc, #308]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105992:	4a4c      	ldr	r2, [pc, #304]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105998:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 810599a:	e00c      	b.n	81059b6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810599c:	687b      	ldr	r3, [r7, #4]
 810599e:	3324      	adds	r3, #36	; 0x24
 81059a0:	2101      	movs	r1, #1
 81059a2:	4618      	mov	r0, r3
 81059a4:	f001 fa92 	bl	8106ecc <RCCEx_PLL3_Config>
 81059a8:	4603      	mov	r3, r0
 81059aa:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 81059ac:	e003      	b.n	81059b6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81059ae:	2301      	movs	r3, #1
 81059b0:	75fb      	strb	r3, [r7, #23]
      break;
 81059b2:	e000      	b.n	81059b6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 81059b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81059b6:	7dfb      	ldrb	r3, [r7, #23]
 81059b8:	2b00      	cmp	r3, #0
 81059ba:	d10a      	bne.n	81059d2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81059bc:	4b41      	ldr	r3, [pc, #260]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81059c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81059c4:	687b      	ldr	r3, [r7, #4]
 81059c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81059ca:	493e      	ldr	r1, [pc, #248]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059cc:	4313      	orrs	r3, r2
 81059ce:	654b      	str	r3, [r1, #84]	; 0x54
 81059d0:	e001      	b.n	81059d6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81059d2:	7dfb      	ldrb	r3, [r7, #23]
 81059d4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81059d6:	687b      	ldr	r3, [r7, #4]
 81059d8:	681b      	ldr	r3, [r3, #0]
 81059da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81059de:	2b00      	cmp	r3, #0
 81059e0:	d029      	beq.n	8105a36 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 81059e2:	687b      	ldr	r3, [r7, #4]
 81059e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81059e6:	2b00      	cmp	r3, #0
 81059e8:	d003      	beq.n	81059f2 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 81059ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81059ee:	d007      	beq.n	8105a00 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 81059f0:	e00f      	b.n	8105a12 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81059f2:	4b34      	ldr	r3, [pc, #208]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81059f6:	4a33      	ldr	r2, [pc, #204]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81059fc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81059fe:	e00b      	b.n	8105a18 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105a00:	687b      	ldr	r3, [r7, #4]
 8105a02:	3304      	adds	r3, #4
 8105a04:	2102      	movs	r1, #2
 8105a06:	4618      	mov	r0, r3
 8105a08:	f001 f9ae 	bl	8106d68 <RCCEx_PLL2_Config>
 8105a0c:	4603      	mov	r3, r0
 8105a0e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105a10:	e002      	b.n	8105a18 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8105a12:	2301      	movs	r3, #1
 8105a14:	75fb      	strb	r3, [r7, #23]
      break;
 8105a16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105a18:	7dfb      	ldrb	r3, [r7, #23]
 8105a1a:	2b00      	cmp	r3, #0
 8105a1c:	d109      	bne.n	8105a32 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105a1e:	4b29      	ldr	r3, [pc, #164]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105a22:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8105a26:	687b      	ldr	r3, [r7, #4]
 8105a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105a2a:	4926      	ldr	r1, [pc, #152]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a2c:	4313      	orrs	r3, r2
 8105a2e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105a30:	e001      	b.n	8105a36 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105a32:	7dfb      	ldrb	r3, [r7, #23]
 8105a34:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105a36:	687b      	ldr	r3, [r7, #4]
 8105a38:	681b      	ldr	r3, [r3, #0]
 8105a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105a3e:	2b00      	cmp	r3, #0
 8105a40:	d00a      	beq.n	8105a58 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8105a42:	687b      	ldr	r3, [r7, #4]
 8105a44:	3324      	adds	r3, #36	; 0x24
 8105a46:	2102      	movs	r1, #2
 8105a48:	4618      	mov	r0, r3
 8105a4a:	f001 fa3f 	bl	8106ecc <RCCEx_PLL3_Config>
 8105a4e:	4603      	mov	r3, r0
 8105a50:	2b00      	cmp	r3, #0
 8105a52:	d001      	beq.n	8105a58 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8105a54:	2301      	movs	r3, #1
 8105a56:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	681b      	ldr	r3, [r3, #0]
 8105a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105a60:	2b00      	cmp	r3, #0
 8105a62:	d033      	beq.n	8105acc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8105a64:	687b      	ldr	r3, [r7, #4]
 8105a66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105a68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105a6c:	d017      	beq.n	8105a9e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8105a6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105a72:	d811      	bhi.n	8105a98 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105a78:	d013      	beq.n	8105aa2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8105a7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105a7e:	d80b      	bhi.n	8105a98 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105a80:	2b00      	cmp	r3, #0
 8105a82:	d010      	beq.n	8105aa6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8105a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105a88:	d106      	bne.n	8105a98 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105a8a:	4b0e      	ldr	r3, [pc, #56]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105a8e:	4a0d      	ldr	r2, [pc, #52]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105a94:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8105a96:	e007      	b.n	8105aa8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105a98:	2301      	movs	r3, #1
 8105a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8105a9c:	e004      	b.n	8105aa8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105a9e:	bf00      	nop
 8105aa0:	e002      	b.n	8105aa8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105aa2:	bf00      	nop
 8105aa4:	e000      	b.n	8105aa8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105aa6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105aa8:	7dfb      	ldrb	r3, [r7, #23]
 8105aaa:	2b00      	cmp	r3, #0
 8105aac:	d10c      	bne.n	8105ac8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105aae:	4b05      	ldr	r3, [pc, #20]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105ab2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8105ab6:	687b      	ldr	r3, [r7, #4]
 8105ab8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105aba:	4902      	ldr	r1, [pc, #8]	; (8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105abc:	4313      	orrs	r3, r2
 8105abe:	654b      	str	r3, [r1, #84]	; 0x54
 8105ac0:	e004      	b.n	8105acc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8105ac2:	bf00      	nop
 8105ac4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ac8:	7dfb      	ldrb	r3, [r7, #23]
 8105aca:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105acc:	687b      	ldr	r3, [r7, #4]
 8105ace:	681b      	ldr	r3, [r3, #0]
 8105ad0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105ad4:	2b00      	cmp	r3, #0
 8105ad6:	d008      	beq.n	8105aea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105ad8:	4b31      	ldr	r3, [pc, #196]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105adc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8105ae0:	687b      	ldr	r3, [r7, #4]
 8105ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105ae4:	492e      	ldr	r1, [pc, #184]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105ae6:	4313      	orrs	r3, r2
 8105ae8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105aea:	687b      	ldr	r3, [r7, #4]
 8105aec:	681b      	ldr	r3, [r3, #0]
 8105aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8105af2:	2b00      	cmp	r3, #0
 8105af4:	d009      	beq.n	8105b0a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105af6:	4b2a      	ldr	r3, [pc, #168]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105af8:	691b      	ldr	r3, [r3, #16]
 8105afa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8105afe:	687b      	ldr	r3, [r7, #4]
 8105b00:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105b04:	4926      	ldr	r1, [pc, #152]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b06:	4313      	orrs	r3, r2
 8105b08:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105b0a:	687b      	ldr	r3, [r7, #4]
 8105b0c:	681b      	ldr	r3, [r3, #0]
 8105b0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8105b12:	2b00      	cmp	r3, #0
 8105b14:	d008      	beq.n	8105b28 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105b16:	4b22      	ldr	r3, [pc, #136]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105b1a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8105b1e:	687b      	ldr	r3, [r7, #4]
 8105b20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8105b22:	491f      	ldr	r1, [pc, #124]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b24:	4313      	orrs	r3, r2
 8105b26:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105b28:	687b      	ldr	r3, [r7, #4]
 8105b2a:	681b      	ldr	r3, [r3, #0]
 8105b2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8105b30:	2b00      	cmp	r3, #0
 8105b32:	d00d      	beq.n	8105b50 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105b34:	4b1a      	ldr	r3, [pc, #104]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b36:	691b      	ldr	r3, [r3, #16]
 8105b38:	4a19      	ldr	r2, [pc, #100]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b3a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8105b3e:	6113      	str	r3, [r2, #16]
 8105b40:	4b17      	ldr	r3, [pc, #92]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b42:	691a      	ldr	r2, [r3, #16]
 8105b44:	687b      	ldr	r3, [r7, #4]
 8105b46:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8105b4a:	4915      	ldr	r1, [pc, #84]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b4c:	4313      	orrs	r3, r2
 8105b4e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105b50:	687b      	ldr	r3, [r7, #4]
 8105b52:	681b      	ldr	r3, [r3, #0]
 8105b54:	2b00      	cmp	r3, #0
 8105b56:	da08      	bge.n	8105b6a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105b58:	4b11      	ldr	r3, [pc, #68]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b5c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105b60:	687b      	ldr	r3, [r7, #4]
 8105b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105b64:	490e      	ldr	r1, [pc, #56]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b66:	4313      	orrs	r3, r2
 8105b68:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105b6a:	687b      	ldr	r3, [r7, #4]
 8105b6c:	681b      	ldr	r3, [r3, #0]
 8105b6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8105b72:	2b00      	cmp	r3, #0
 8105b74:	d009      	beq.n	8105b8a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8105b76:	4b0a      	ldr	r3, [pc, #40]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105b7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8105b7e:	687b      	ldr	r3, [r7, #4]
 8105b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105b84:	4906      	ldr	r1, [pc, #24]	; (8105ba0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105b86:	4313      	orrs	r3, r2
 8105b88:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8105b8a:	7dbb      	ldrb	r3, [r7, #22]
 8105b8c:	2b00      	cmp	r3, #0
 8105b8e:	d101      	bne.n	8105b94 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8105b90:	2300      	movs	r3, #0
 8105b92:	e000      	b.n	8105b96 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8105b94:	2301      	movs	r3, #1
}
 8105b96:	4618      	mov	r0, r3
 8105b98:	3718      	adds	r7, #24
 8105b9a:	46bd      	mov	sp, r7
 8105b9c:	bd80      	pop	{r7, pc}
 8105b9e:	bf00      	nop
 8105ba0:	58024400 	.word	0x58024400

08105ba4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8105ba4:	b580      	push	{r7, lr}
 8105ba6:	b090      	sub	sp, #64	; 0x40
 8105ba8:	af00      	add	r7, sp, #0
 8105baa:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105bac:	687b      	ldr	r3, [r7, #4]
 8105bae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105bb2:	f040 8095 	bne.w	8105ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8105bb6:	4b97      	ldr	r3, [pc, #604]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105bba:	f003 0307 	and.w	r3, r3, #7
 8105bbe:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105bc2:	2b04      	cmp	r3, #4
 8105bc4:	f200 8088 	bhi.w	8105cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8105bc8:	a201      	add	r2, pc, #4	; (adr r2, 8105bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8105bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105bce:	bf00      	nop
 8105bd0:	08105be5 	.word	0x08105be5
 8105bd4:	08105c0d 	.word	0x08105c0d
 8105bd8:	08105c35 	.word	0x08105c35
 8105bdc:	08105cd1 	.word	0x08105cd1
 8105be0:	08105c5d 	.word	0x08105c5d
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105be4:	4b8b      	ldr	r3, [pc, #556]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105be6:	681b      	ldr	r3, [r3, #0]
 8105be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105bec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105bf0:	d108      	bne.n	8105c04 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105bf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105bf6:	4618      	mov	r0, r3
 8105bf8:	f000 ff64 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8105bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c00:	f000 bc94 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c04:	2300      	movs	r3, #0
 8105c06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c08:	f000 bc90 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105c0c:	4b81      	ldr	r3, [pc, #516]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c0e:	681b      	ldr	r3, [r3, #0]
 8105c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105c14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105c18:	d108      	bne.n	8105c2c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105c1a:	f107 0318 	add.w	r3, r7, #24
 8105c1e:	4618      	mov	r0, r3
 8105c20:	f000 fca8 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105c24:	69bb      	ldr	r3, [r7, #24]
 8105c26:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c28:	f000 bc80 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c2c:	2300      	movs	r3, #0
 8105c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c30:	f000 bc7c 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105c34:	4b77      	ldr	r3, [pc, #476]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c36:	681b      	ldr	r3, [r3, #0]
 8105c38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105c3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105c40:	d108      	bne.n	8105c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105c42:	f107 030c 	add.w	r3, r7, #12
 8105c46:	4618      	mov	r0, r3
 8105c48:	f000 fde8 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105c4c:	68fb      	ldr	r3, [r7, #12]
 8105c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c50:	f000 bc6c 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c54:	2300      	movs	r3, #0
 8105c56:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c58:	f000 bc68 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105c5c:	4b6d      	ldr	r3, [pc, #436]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105c60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105c64:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105c66:	4b6b      	ldr	r3, [pc, #428]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c68:	681b      	ldr	r3, [r3, #0]
 8105c6a:	f003 0304 	and.w	r3, r3, #4
 8105c6e:	2b04      	cmp	r3, #4
 8105c70:	d10c      	bne.n	8105c8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8105c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105c74:	2b00      	cmp	r3, #0
 8105c76:	d109      	bne.n	8105c8c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105c78:	4b66      	ldr	r3, [pc, #408]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c7a:	681b      	ldr	r3, [r3, #0]
 8105c7c:	08db      	lsrs	r3, r3, #3
 8105c7e:	f003 0303 	and.w	r3, r3, #3
 8105c82:	4a65      	ldr	r2, [pc, #404]	; (8105e18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105c84:	fa22 f303 	lsr.w	r3, r2, r3
 8105c88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105c8a:	e01f      	b.n	8105ccc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105c8c:	4b61      	ldr	r3, [pc, #388]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105c8e:	681b      	ldr	r3, [r3, #0]
 8105c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105c94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105c98:	d106      	bne.n	8105ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8105c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105c9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105ca0:	d102      	bne.n	8105ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105ca2:	4b5e      	ldr	r3, [pc, #376]	; (8105e1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105ca6:	e011      	b.n	8105ccc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105ca8:	4b5a      	ldr	r3, [pc, #360]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105caa:	681b      	ldr	r3, [r3, #0]
 8105cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105cb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105cb4:	d106      	bne.n	8105cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8105cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105cb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105cbc:	d102      	bne.n	8105cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105cbe:	4b58      	ldr	r3, [pc, #352]	; (8105e20 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105cc2:	e003      	b.n	8105ccc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105cc4:	2300      	movs	r3, #0
 8105cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105cc8:	f000 bc30 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105ccc:	f000 bc2e 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105cd0:	4b54      	ldr	r3, [pc, #336]	; (8105e24 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105cd4:	f000 bc2a 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105cd8:	2300      	movs	r3, #0
 8105cda:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105cdc:	f000 bc26 	b.w	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105ce0:	687b      	ldr	r3, [r7, #4]
 8105ce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105ce6:	f040 809f 	bne.w	8105e28 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8105cea:	4b4a      	ldr	r3, [pc, #296]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105cee:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8105cf2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105cfa:	d04d      	beq.n	8105d98 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8105cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105d02:	f200 8084 	bhi.w	8105e0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d08:	2bc0      	cmp	r3, #192	; 0xc0
 8105d0a:	d07d      	beq.n	8105e08 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8105d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d0e:	2bc0      	cmp	r3, #192	; 0xc0
 8105d10:	d87d      	bhi.n	8105e0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d14:	2b80      	cmp	r3, #128	; 0x80
 8105d16:	d02d      	beq.n	8105d74 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8105d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d1a:	2b80      	cmp	r3, #128	; 0x80
 8105d1c:	d877      	bhi.n	8105e0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d20:	2b00      	cmp	r3, #0
 8105d22:	d003      	beq.n	8105d2c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8105d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d26:	2b40      	cmp	r3, #64	; 0x40
 8105d28:	d012      	beq.n	8105d50 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8105d2a:	e070      	b.n	8105e0e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105d2c:	4b39      	ldr	r3, [pc, #228]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d2e:	681b      	ldr	r3, [r3, #0]
 8105d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105d34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d38:	d107      	bne.n	8105d4a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105d3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105d3e:	4618      	mov	r0, r3
 8105d40:	f000 fec0 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105d46:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d48:	e3f0      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d4a:	2300      	movs	r3, #0
 8105d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d4e:	e3ed      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105d50:	4b30      	ldr	r3, [pc, #192]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d52:	681b      	ldr	r3, [r3, #0]
 8105d54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105d58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105d5c:	d107      	bne.n	8105d6e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105d5e:	f107 0318 	add.w	r3, r7, #24
 8105d62:	4618      	mov	r0, r3
 8105d64:	f000 fc06 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105d68:	69bb      	ldr	r3, [r7, #24]
 8105d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d6c:	e3de      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d6e:	2300      	movs	r3, #0
 8105d70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d72:	e3db      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105d74:	4b27      	ldr	r3, [pc, #156]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d76:	681b      	ldr	r3, [r3, #0]
 8105d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105d7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105d80:	d107      	bne.n	8105d92 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105d82:	f107 030c 	add.w	r3, r7, #12
 8105d86:	4618      	mov	r0, r3
 8105d88:	f000 fd48 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105d8c:	68fb      	ldr	r3, [r7, #12]
 8105d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d90:	e3cc      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d92:	2300      	movs	r3, #0
 8105d94:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d96:	e3c9      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105d98:	4b1e      	ldr	r3, [pc, #120]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105d9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105da0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105da2:	4b1c      	ldr	r3, [pc, #112]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105da4:	681b      	ldr	r3, [r3, #0]
 8105da6:	f003 0304 	and.w	r3, r3, #4
 8105daa:	2b04      	cmp	r3, #4
 8105dac:	d10c      	bne.n	8105dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8105dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105db0:	2b00      	cmp	r3, #0
 8105db2:	d109      	bne.n	8105dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105db4:	4b17      	ldr	r3, [pc, #92]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105db6:	681b      	ldr	r3, [r3, #0]
 8105db8:	08db      	lsrs	r3, r3, #3
 8105dba:	f003 0303 	and.w	r3, r3, #3
 8105dbe:	4a16      	ldr	r2, [pc, #88]	; (8105e18 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8105dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105dc6:	e01e      	b.n	8105e06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105dc8:	4b12      	ldr	r3, [pc, #72]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105dca:	681b      	ldr	r3, [r3, #0]
 8105dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105dd4:	d106      	bne.n	8105de4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8105dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105dd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105ddc:	d102      	bne.n	8105de4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105dde:	4b0f      	ldr	r3, [pc, #60]	; (8105e1c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105de0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105de2:	e010      	b.n	8105e06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105de4:	4b0b      	ldr	r3, [pc, #44]	; (8105e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105de6:	681b      	ldr	r3, [r3, #0]
 8105de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105dec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105df0:	d106      	bne.n	8105e00 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8105df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105df4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105df8:	d102      	bne.n	8105e00 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105dfa:	4b09      	ldr	r3, [pc, #36]	; (8105e20 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105dfe:	e002      	b.n	8105e06 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105e00:	2300      	movs	r3, #0
 8105e02:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105e04:	e392      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105e06:	e391      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105e08:	4b06      	ldr	r3, [pc, #24]	; (8105e24 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e0c:	e38e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105e0e:	2300      	movs	r3, #0
 8105e10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e12:	e38b      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105e14:	58024400 	.word	0x58024400
 8105e18:	03d09000 	.word	0x03d09000
 8105e1c:	003d0900 	.word	0x003d0900
 8105e20:	007a1200 	.word	0x007a1200
 8105e24:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8105e28:	687b      	ldr	r3, [r7, #4]
 8105e2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105e2e:	f040 809c 	bne.w	8105f6a <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8105e32:	4b9d      	ldr	r3, [pc, #628]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105e36:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8105e3a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105e42:	d054      	beq.n	8105eee <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8105e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105e4a:	f200 808b 	bhi.w	8105f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e50:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105e54:	f000 8083 	beq.w	8105f5e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8105e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e5a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105e5e:	f200 8081 	bhi.w	8105f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105e68:	d02f      	beq.n	8105eca <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8105e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105e70:	d878      	bhi.n	8105f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e74:	2b00      	cmp	r3, #0
 8105e76:	d004      	beq.n	8105e82 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8105e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105e7e:	d012      	beq.n	8105ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8105e80:	e070      	b.n	8105f64 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105e82:	4b89      	ldr	r3, [pc, #548]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105e84:	681b      	ldr	r3, [r3, #0]
 8105e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105e8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105e8e:	d107      	bne.n	8105ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105e94:	4618      	mov	r0, r3
 8105e96:	f000 fe15 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105e9e:	e345      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ea0:	2300      	movs	r3, #0
 8105ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ea4:	e342      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105ea6:	4b80      	ldr	r3, [pc, #512]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105ea8:	681b      	ldr	r3, [r3, #0]
 8105eaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105eae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105eb2:	d107      	bne.n	8105ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105eb4:	f107 0318 	add.w	r3, r7, #24
 8105eb8:	4618      	mov	r0, r3
 8105eba:	f000 fb5b 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105ebe:	69bb      	ldr	r3, [r7, #24]
 8105ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105ec2:	e333      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ec4:	2300      	movs	r3, #0
 8105ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ec8:	e330      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105eca:	4b77      	ldr	r3, [pc, #476]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105ecc:	681b      	ldr	r3, [r3, #0]
 8105ece:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105ed2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105ed6:	d107      	bne.n	8105ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105ed8:	f107 030c 	add.w	r3, r7, #12
 8105edc:	4618      	mov	r0, r3
 8105ede:	f000 fc9d 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105ee2:	68fb      	ldr	r3, [r7, #12]
 8105ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105ee6:	e321      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ee8:	2300      	movs	r3, #0
 8105eea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105eec:	e31e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105eee:	4b6e      	ldr	r3, [pc, #440]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105ef2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105ef6:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105ef8:	4b6b      	ldr	r3, [pc, #428]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105efa:	681b      	ldr	r3, [r3, #0]
 8105efc:	f003 0304 	and.w	r3, r3, #4
 8105f00:	2b04      	cmp	r3, #4
 8105f02:	d10c      	bne.n	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8105f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f06:	2b00      	cmp	r3, #0
 8105f08:	d109      	bne.n	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105f0a:	4b67      	ldr	r3, [pc, #412]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f0c:	681b      	ldr	r3, [r3, #0]
 8105f0e:	08db      	lsrs	r3, r3, #3
 8105f10:	f003 0303 	and.w	r3, r3, #3
 8105f14:	4a65      	ldr	r2, [pc, #404]	; (81060ac <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8105f16:	fa22 f303 	lsr.w	r3, r2, r3
 8105f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f1c:	e01e      	b.n	8105f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105f1e:	4b62      	ldr	r3, [pc, #392]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f20:	681b      	ldr	r3, [r3, #0]
 8105f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105f26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105f2a:	d106      	bne.n	8105f3a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8105f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105f32:	d102      	bne.n	8105f3a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105f34:	4b5e      	ldr	r3, [pc, #376]	; (81060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8105f36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f38:	e010      	b.n	8105f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105f3a:	4b5b      	ldr	r3, [pc, #364]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f3c:	681b      	ldr	r3, [r3, #0]
 8105f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105f42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105f46:	d106      	bne.n	8105f56 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8105f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105f4e:	d102      	bne.n	8105f56 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105f50:	4b58      	ldr	r3, [pc, #352]	; (81060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8105f52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f54:	e002      	b.n	8105f5c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105f56:	2300      	movs	r3, #0
 8105f58:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105f5a:	e2e7      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105f5c:	e2e6      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105f5e:	4b56      	ldr	r3, [pc, #344]	; (81060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105f60:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f62:	e2e3      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105f64:	2300      	movs	r3, #0
 8105f66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f68:	e2e0      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8105f6a:	687b      	ldr	r3, [r7, #4]
 8105f6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105f70:	f040 80a7 	bne.w	81060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8105f74:	4b4c      	ldr	r3, [pc, #304]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105f78:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8105f7c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105f84:	d055      	beq.n	8106032 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8105f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105f8c:	f200 8096 	bhi.w	81060bc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105f96:	f000 8084 	beq.w	81060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8105f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105fa0:	f200 808c 	bhi.w	81060bc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fa6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105faa:	d030      	beq.n	810600e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8105fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105fb2:	f200 8083 	bhi.w	81060bc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fb8:	2b00      	cmp	r3, #0
 8105fba:	d004      	beq.n	8105fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8105fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fbe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8105fc2:	d012      	beq.n	8105fea <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8105fc4:	e07a      	b.n	81060bc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105fc6:	4b38      	ldr	r3, [pc, #224]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105fc8:	681b      	ldr	r3, [r3, #0]
 8105fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105fce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105fd2:	d107      	bne.n	8105fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105fd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105fd8:	4618      	mov	r0, r3
 8105fda:	f000 fd73 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105fe2:	e2a3      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105fe4:	2300      	movs	r3, #0
 8105fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105fe8:	e2a0      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105fea:	4b2f      	ldr	r3, [pc, #188]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105fec:	681b      	ldr	r3, [r3, #0]
 8105fee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105ff2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105ff6:	d107      	bne.n	8106008 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105ff8:	f107 0318 	add.w	r3, r7, #24
 8105ffc:	4618      	mov	r0, r3
 8105ffe:	f000 fab9 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106002:	69bb      	ldr	r3, [r7, #24]
 8106004:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8106006:	e291      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106008:	2300      	movs	r3, #0
 810600a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810600c:	e28e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810600e:	4b26      	ldr	r3, [pc, #152]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106010:	681b      	ldr	r3, [r3, #0]
 8106012:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106016:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810601a:	d107      	bne.n	810602c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810601c:	f107 030c 	add.w	r3, r7, #12
 8106020:	4618      	mov	r0, r3
 8106022:	f000 fbfb 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106026:	68fb      	ldr	r3, [r7, #12]
 8106028:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810602a:	e27f      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810602c:	2300      	movs	r3, #0
 810602e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106030:	e27c      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106032:	4b1d      	ldr	r3, [pc, #116]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106036:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810603a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810603c:	4b1a      	ldr	r3, [pc, #104]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810603e:	681b      	ldr	r3, [r3, #0]
 8106040:	f003 0304 	and.w	r3, r3, #4
 8106044:	2b04      	cmp	r3, #4
 8106046:	d10c      	bne.n	8106062 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8106048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810604a:	2b00      	cmp	r3, #0
 810604c:	d109      	bne.n	8106062 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810604e:	4b16      	ldr	r3, [pc, #88]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106050:	681b      	ldr	r3, [r3, #0]
 8106052:	08db      	lsrs	r3, r3, #3
 8106054:	f003 0303 	and.w	r3, r3, #3
 8106058:	4a14      	ldr	r2, [pc, #80]	; (81060ac <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 810605a:	fa22 f303 	lsr.w	r3, r2, r3
 810605e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106060:	e01e      	b.n	81060a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106062:	4b11      	ldr	r3, [pc, #68]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106064:	681b      	ldr	r3, [r3, #0]
 8106066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810606a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810606e:	d106      	bne.n	810607e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8106070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106072:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106076:	d102      	bne.n	810607e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106078:	4b0d      	ldr	r3, [pc, #52]	; (81060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 810607a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810607c:	e010      	b.n	81060a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810607e:	4b0a      	ldr	r3, [pc, #40]	; (81060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106080:	681b      	ldr	r3, [r3, #0]
 8106082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106086:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810608a:	d106      	bne.n	810609a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 810608c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810608e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106092:	d102      	bne.n	810609a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106094:	4b07      	ldr	r3, [pc, #28]	; (81060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8106096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106098:	e002      	b.n	81060a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810609a:	2300      	movs	r3, #0
 810609c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810609e:	e245      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81060a0:	e244      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81060a2:	4b05      	ldr	r3, [pc, #20]	; (81060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 81060a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81060a6:	e241      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81060a8:	58024400 	.word	0x58024400
 81060ac:	03d09000 	.word	0x03d09000
 81060b0:	003d0900 	.word	0x003d0900
 81060b4:	007a1200 	.word	0x007a1200
 81060b8:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 81060bc:	2300      	movs	r3, #0
 81060be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81060c0:	e234      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81060c2:	687b      	ldr	r3, [r7, #4]
 81060c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81060c8:	f040 809c 	bne.w	8106204 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 81060cc:	4b9b      	ldr	r3, [pc, #620]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81060ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81060d0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 81060d4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81060d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81060dc:	d054      	beq.n	8106188 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 81060de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81060e4:	f200 808b 	bhi.w	81061fe <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81060e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060ea:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81060ee:	f000 8083 	beq.w	81061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 81060f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81060f8:	f200 8081 	bhi.w	81061fe <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81060fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106102:	d02f      	beq.n	8106164 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8106104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106106:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810610a:	d878      	bhi.n	81061fe <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 810610c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810610e:	2b00      	cmp	r3, #0
 8106110:	d004      	beq.n	810611c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8106112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106114:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106118:	d012      	beq.n	8106140 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 810611a:	e070      	b.n	81061fe <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810611c:	4b87      	ldr	r3, [pc, #540]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810611e:	681b      	ldr	r3, [r3, #0]
 8106120:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106124:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106128:	d107      	bne.n	810613a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810612a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810612e:	4618      	mov	r0, r3
 8106130:	f000 fcc8 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106136:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106138:	e1f8      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810613a:	2300      	movs	r3, #0
 810613c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810613e:	e1f5      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106140:	4b7e      	ldr	r3, [pc, #504]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106142:	681b      	ldr	r3, [r3, #0]
 8106144:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106148:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810614c:	d107      	bne.n	810615e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810614e:	f107 0318 	add.w	r3, r7, #24
 8106152:	4618      	mov	r0, r3
 8106154:	f000 fa0e 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106158:	69bb      	ldr	r3, [r7, #24]
 810615a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810615c:	e1e6      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810615e:	2300      	movs	r3, #0
 8106160:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106162:	e1e3      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106164:	4b75      	ldr	r3, [pc, #468]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106166:	681b      	ldr	r3, [r3, #0]
 8106168:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810616c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106170:	d107      	bne.n	8106182 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106172:	f107 030c 	add.w	r3, r7, #12
 8106176:	4618      	mov	r0, r3
 8106178:	f000 fb50 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810617c:	68fb      	ldr	r3, [r7, #12]
 810617e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106180:	e1d4      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106182:	2300      	movs	r3, #0
 8106184:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106186:	e1d1      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106188:	4b6c      	ldr	r3, [pc, #432]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810618a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810618c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106190:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106192:	4b6a      	ldr	r3, [pc, #424]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106194:	681b      	ldr	r3, [r3, #0]
 8106196:	f003 0304 	and.w	r3, r3, #4
 810619a:	2b04      	cmp	r3, #4
 810619c:	d10c      	bne.n	81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 810619e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061a0:	2b00      	cmp	r3, #0
 81061a2:	d109      	bne.n	81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81061a4:	4b65      	ldr	r3, [pc, #404]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81061a6:	681b      	ldr	r3, [r3, #0]
 81061a8:	08db      	lsrs	r3, r3, #3
 81061aa:	f003 0303 	and.w	r3, r3, #3
 81061ae:	4a64      	ldr	r2, [pc, #400]	; (8106340 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 81061b0:	fa22 f303 	lsr.w	r3, r2, r3
 81061b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061b6:	e01e      	b.n	81061f6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81061b8:	4b60      	ldr	r3, [pc, #384]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81061ba:	681b      	ldr	r3, [r3, #0]
 81061bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81061c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81061c4:	d106      	bne.n	81061d4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 81061c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81061cc:	d102      	bne.n	81061d4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81061ce:	4b5d      	ldr	r3, [pc, #372]	; (8106344 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81061d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061d2:	e010      	b.n	81061f6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81061d4:	4b59      	ldr	r3, [pc, #356]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81061d6:	681b      	ldr	r3, [r3, #0]
 81061d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81061dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81061e0:	d106      	bne.n	81061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 81061e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81061e8:	d102      	bne.n	81061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81061ea:	4b57      	ldr	r3, [pc, #348]	; (8106348 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81061ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061ee:	e002      	b.n	81061f6 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81061f0:	2300      	movs	r3, #0
 81061f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81061f4:	e19a      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81061f6:	e199      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81061f8:	4b54      	ldr	r3, [pc, #336]	; (810634c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81061fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061fc:	e196      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 81061fe:	2300      	movs	r3, #0
 8106200:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106202:	e193      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8106204:	687b      	ldr	r3, [r7, #4]
 8106206:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810620a:	d173      	bne.n	81062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 810620c:	4b4b      	ldr	r3, [pc, #300]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810620e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106210:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8106214:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106218:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810621c:	d02f      	beq.n	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 810621e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106220:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106224:	d863      	bhi.n	81062ee <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8106226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106228:	2b00      	cmp	r3, #0
 810622a:	d004      	beq.n	8106236 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 810622c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810622e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106232:	d012      	beq.n	810625a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8106234:	e05b      	b.n	81062ee <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106236:	4b41      	ldr	r3, [pc, #260]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106238:	681b      	ldr	r3, [r3, #0]
 810623a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810623e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106242:	d107      	bne.n	8106254 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106244:	f107 0318 	add.w	r3, r7, #24
 8106248:	4618      	mov	r0, r3
 810624a:	f000 f993 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810624e:	69bb      	ldr	r3, [r7, #24]
 8106250:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106252:	e16b      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106254:	2300      	movs	r3, #0
 8106256:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106258:	e168      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810625a:	4b38      	ldr	r3, [pc, #224]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810625c:	681b      	ldr	r3, [r3, #0]
 810625e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106262:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106266:	d107      	bne.n	8106278 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106268:	f107 030c 	add.w	r3, r7, #12
 810626c:	4618      	mov	r0, r3
 810626e:	f000 fad5 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8106272:	697b      	ldr	r3, [r7, #20]
 8106274:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106276:	e159      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106278:	2300      	movs	r3, #0
 810627a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810627c:	e156      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810627e:	4b2f      	ldr	r3, [pc, #188]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106282:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106286:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106288:	4b2c      	ldr	r3, [pc, #176]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810628a:	681b      	ldr	r3, [r3, #0]
 810628c:	f003 0304 	and.w	r3, r3, #4
 8106290:	2b04      	cmp	r3, #4
 8106292:	d10c      	bne.n	81062ae <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8106294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106296:	2b00      	cmp	r3, #0
 8106298:	d109      	bne.n	81062ae <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810629a:	4b28      	ldr	r3, [pc, #160]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810629c:	681b      	ldr	r3, [r3, #0]
 810629e:	08db      	lsrs	r3, r3, #3
 81062a0:	f003 0303 	and.w	r3, r3, #3
 81062a4:	4a26      	ldr	r2, [pc, #152]	; (8106340 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 81062a6:	fa22 f303 	lsr.w	r3, r2, r3
 81062aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062ac:	e01e      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81062ae:	4b23      	ldr	r3, [pc, #140]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062b0:	681b      	ldr	r3, [r3, #0]
 81062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81062b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81062ba:	d106      	bne.n	81062ca <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 81062bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81062be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81062c2:	d102      	bne.n	81062ca <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81062c4:	4b1f      	ldr	r3, [pc, #124]	; (8106344 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81062c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062c8:	e010      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81062ca:	4b1c      	ldr	r3, [pc, #112]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062cc:	681b      	ldr	r3, [r3, #0]
 81062ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81062d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81062d6:	d106      	bne.n	81062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 81062d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81062da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81062de:	d102      	bne.n	81062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81062e0:	4b19      	ldr	r3, [pc, #100]	; (8106348 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81062e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062e4:	e002      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81062e6:	2300      	movs	r3, #0
 81062e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81062ea:	e11f      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81062ec:	e11e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 81062ee:	2300      	movs	r3, #0
 81062f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81062f2:	e11b      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81062f4:	687b      	ldr	r3, [r7, #4]
 81062f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81062fa:	d13e      	bne.n	810637a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 81062fc:	4b0f      	ldr	r3, [pc, #60]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106300:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8106304:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106308:	2b00      	cmp	r3, #0
 810630a:	d004      	beq.n	8106316 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 810630c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810630e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106312:	d01d      	beq.n	8106350 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8106314:	e02e      	b.n	8106374 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106316:	4b09      	ldr	r3, [pc, #36]	; (810633c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106318:	681b      	ldr	r3, [r3, #0]
 810631a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810631e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106322:	d107      	bne.n	8106334 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106324:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106328:	4618      	mov	r0, r3
 810632a:	f000 fbcb 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810632e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106330:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106332:	e0fb      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106334:	2300      	movs	r3, #0
 8106336:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106338:	e0f8      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810633a:	bf00      	nop
 810633c:	58024400 	.word	0x58024400
 8106340:	03d09000 	.word	0x03d09000
 8106344:	003d0900 	.word	0x003d0900
 8106348:	007a1200 	.word	0x007a1200
 810634c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106350:	4b79      	ldr	r3, [pc, #484]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106352:	681b      	ldr	r3, [r3, #0]
 8106354:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106358:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810635c:	d107      	bne.n	810636e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810635e:	f107 0318 	add.w	r3, r7, #24
 8106362:	4618      	mov	r0, r3
 8106364:	f000 f906 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8106368:	6a3b      	ldr	r3, [r7, #32]
 810636a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810636c:	e0de      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810636e:	2300      	movs	r3, #0
 8106370:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106372:	e0db      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8106374:	2300      	movs	r3, #0
 8106376:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106378:	e0d8      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 810637a:	687b      	ldr	r3, [r7, #4]
 810637c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106380:	f040 8085 	bne.w	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8106384:	4b6c      	ldr	r3, [pc, #432]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106388:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 810638c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810638e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106394:	d06b      	beq.n	810646e <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8106396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106398:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810639c:	d874      	bhi.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 810639e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81063a4:	d056      	beq.n	8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 81063a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81063ac:	d86c      	bhi.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81063ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81063b4:	d03b      	beq.n	810642e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 81063b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81063bc:	d864      	bhi.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81063be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81063c4:	d021      	beq.n	810640a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 81063c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81063cc:	d85c      	bhi.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81063ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063d0:	2b00      	cmp	r3, #0
 81063d2:	d004      	beq.n	81063de <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81063d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81063da:	d004      	beq.n	81063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 81063dc:	e054      	b.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81063de:	f000 f8b3 	bl	8106548 <HAL_RCCEx_GetD3PCLK1Freq>
 81063e2:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 81063e4:	e0a2      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81063e6:	4b54      	ldr	r3, [pc, #336]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81063e8:	681b      	ldr	r3, [r3, #0]
 81063ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81063ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81063f2:	d107      	bne.n	8106404 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81063f4:	f107 0318 	add.w	r3, r7, #24
 81063f8:	4618      	mov	r0, r3
 81063fa:	f000 f8bb 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81063fe:	69fb      	ldr	r3, [r7, #28]
 8106400:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106402:	e093      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106404:	2300      	movs	r3, #0
 8106406:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106408:	e090      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810640a:	4b4b      	ldr	r3, [pc, #300]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810640c:	681b      	ldr	r3, [r3, #0]
 810640e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106412:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106416:	d107      	bne.n	8106428 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106418:	f107 030c 	add.w	r3, r7, #12
 810641c:	4618      	mov	r0, r3
 810641e:	f000 f9fd 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106422:	693b      	ldr	r3, [r7, #16]
 8106424:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106426:	e081      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106428:	2300      	movs	r3, #0
 810642a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810642c:	e07e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 810642e:	4b42      	ldr	r3, [pc, #264]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106430:	681b      	ldr	r3, [r3, #0]
 8106432:	f003 0304 	and.w	r3, r3, #4
 8106436:	2b04      	cmp	r3, #4
 8106438:	d109      	bne.n	810644e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810643a:	4b3f      	ldr	r3, [pc, #252]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810643c:	681b      	ldr	r3, [r3, #0]
 810643e:	08db      	lsrs	r3, r3, #3
 8106440:	f003 0303 	and.w	r3, r3, #3
 8106444:	4a3d      	ldr	r2, [pc, #244]	; (810653c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8106446:	fa22 f303 	lsr.w	r3, r2, r3
 810644a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810644c:	e06e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810644e:	2300      	movs	r3, #0
 8106450:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106452:	e06b      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8106454:	4b38      	ldr	r3, [pc, #224]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106456:	681b      	ldr	r3, [r3, #0]
 8106458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810645c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106460:	d102      	bne.n	8106468 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8106462:	4b37      	ldr	r3, [pc, #220]	; (8106540 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8106464:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106466:	e061      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106468:	2300      	movs	r3, #0
 810646a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810646c:	e05e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810646e:	4b32      	ldr	r3, [pc, #200]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106470:	681b      	ldr	r3, [r3, #0]
 8106472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106476:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810647a:	d102      	bne.n	8106482 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 810647c:	4b31      	ldr	r3, [pc, #196]	; (8106544 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 810647e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106480:	e054      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106482:	2300      	movs	r3, #0
 8106484:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106486:	e051      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8106488:	2300      	movs	r3, #0
 810648a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810648c:	e04e      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 810648e:	687b      	ldr	r3, [r7, #4]
 8106490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106494:	d148      	bne.n	8106528 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8106496:	4b28      	ldr	r3, [pc, #160]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810649a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810649e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81064a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81064a6:	d02a      	beq.n	81064fe <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 81064a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81064ae:	d838      	bhi.n	8106522 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 81064b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064b2:	2b00      	cmp	r3, #0
 81064b4:	d004      	beq.n	81064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 81064b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81064bc:	d00d      	beq.n	81064da <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 81064be:	e030      	b.n	8106522 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81064c0:	4b1d      	ldr	r3, [pc, #116]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81064c2:	681b      	ldr	r3, [r3, #0]
 81064c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81064c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81064cc:	d102      	bne.n	81064d4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 81064ce:	4b1d      	ldr	r3, [pc, #116]	; (8106544 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 81064d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81064d2:	e02b      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81064d4:	2300      	movs	r3, #0
 81064d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81064d8:	e028      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81064da:	4b17      	ldr	r3, [pc, #92]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81064dc:	681b      	ldr	r3, [r3, #0]
 81064de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81064e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81064e6:	d107      	bne.n	81064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81064e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81064ec:	4618      	mov	r0, r3
 81064ee:	f000 fae9 	bl	8106ac4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81064f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81064f4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81064f6:	e019      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81064f8:	2300      	movs	r3, #0
 81064fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81064fc:	e016      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81064fe:	4b0e      	ldr	r3, [pc, #56]	; (8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106500:	681b      	ldr	r3, [r3, #0]
 8106502:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106506:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810650a:	d107      	bne.n	810651c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810650c:	f107 0318 	add.w	r3, r7, #24
 8106510:	4618      	mov	r0, r3
 8106512:	f000 f82f 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106516:	69fb      	ldr	r3, [r7, #28]
 8106518:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810651a:	e007      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810651c:	2300      	movs	r3, #0
 810651e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106520:	e004      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8106522:	2300      	movs	r3, #0
 8106524:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106526:	e001      	b.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 8106528:	2300      	movs	r3, #0
 810652a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 810652c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 810652e:	4618      	mov	r0, r3
 8106530:	3740      	adds	r7, #64	; 0x40
 8106532:	46bd      	mov	sp, r7
 8106534:	bd80      	pop	{r7, pc}
 8106536:	bf00      	nop
 8106538:	58024400 	.word	0x58024400
 810653c:	03d09000 	.word	0x03d09000
 8106540:	003d0900 	.word	0x003d0900
 8106544:	007a1200 	.word	0x007a1200

08106548 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106548:	b580      	push	{r7, lr}
 810654a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810654c:	f7fe fb86 	bl	8104c5c <HAL_RCC_GetHCLKFreq>
 8106550:	4602      	mov	r2, r0
 8106552:	4b06      	ldr	r3, [pc, #24]	; (810656c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106554:	6a1b      	ldr	r3, [r3, #32]
 8106556:	091b      	lsrs	r3, r3, #4
 8106558:	f003 0307 	and.w	r3, r3, #7
 810655c:	4904      	ldr	r1, [pc, #16]	; (8106570 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810655e:	5ccb      	ldrb	r3, [r1, r3]
 8106560:	f003 031f 	and.w	r3, r3, #31
 8106564:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106568:	4618      	mov	r0, r3
 810656a:	bd80      	pop	{r7, pc}
 810656c:	58024400 	.word	0x58024400
 8106570:	08109f1c 	.word	0x08109f1c

08106574 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8106574:	b480      	push	{r7}
 8106576:	b089      	sub	sp, #36	; 0x24
 8106578:	af00      	add	r7, sp, #0
 810657a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810657c:	4ba1      	ldr	r3, [pc, #644]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810657e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106580:	f003 0303 	and.w	r3, r3, #3
 8106584:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8106586:	4b9f      	ldr	r3, [pc, #636]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810658a:	0b1b      	lsrs	r3, r3, #12
 810658c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106590:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106592:	4b9c      	ldr	r3, [pc, #624]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106596:	091b      	lsrs	r3, r3, #4
 8106598:	f003 0301 	and.w	r3, r3, #1
 810659c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 810659e:	4b99      	ldr	r3, [pc, #612]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81065a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81065a2:	08db      	lsrs	r3, r3, #3
 81065a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81065a8:	693a      	ldr	r2, [r7, #16]
 81065aa:	fb02 f303 	mul.w	r3, r2, r3
 81065ae:	ee07 3a90 	vmov	s15, r3
 81065b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81065b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81065ba:	697b      	ldr	r3, [r7, #20]
 81065bc:	2b00      	cmp	r3, #0
 81065be:	f000 8111 	beq.w	81067e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81065c2:	69bb      	ldr	r3, [r7, #24]
 81065c4:	2b02      	cmp	r3, #2
 81065c6:	f000 8083 	beq.w	81066d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81065ca:	69bb      	ldr	r3, [r7, #24]
 81065cc:	2b02      	cmp	r3, #2
 81065ce:	f200 80a1 	bhi.w	8106714 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81065d2:	69bb      	ldr	r3, [r7, #24]
 81065d4:	2b00      	cmp	r3, #0
 81065d6:	d003      	beq.n	81065e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81065d8:	69bb      	ldr	r3, [r7, #24]
 81065da:	2b01      	cmp	r3, #1
 81065dc:	d056      	beq.n	810668c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81065de:	e099      	b.n	8106714 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81065e0:	4b88      	ldr	r3, [pc, #544]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81065e2:	681b      	ldr	r3, [r3, #0]
 81065e4:	f003 0320 	and.w	r3, r3, #32
 81065e8:	2b00      	cmp	r3, #0
 81065ea:	d02d      	beq.n	8106648 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81065ec:	4b85      	ldr	r3, [pc, #532]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81065ee:	681b      	ldr	r3, [r3, #0]
 81065f0:	08db      	lsrs	r3, r3, #3
 81065f2:	f003 0303 	and.w	r3, r3, #3
 81065f6:	4a84      	ldr	r2, [pc, #528]	; (8106808 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81065f8:	fa22 f303 	lsr.w	r3, r2, r3
 81065fc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81065fe:	68bb      	ldr	r3, [r7, #8]
 8106600:	ee07 3a90 	vmov	s15, r3
 8106604:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106608:	697b      	ldr	r3, [r7, #20]
 810660a:	ee07 3a90 	vmov	s15, r3
 810660e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106616:	4b7b      	ldr	r3, [pc, #492]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810661a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810661e:	ee07 3a90 	vmov	s15, r3
 8106622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106626:	ed97 6a03 	vldr	s12, [r7, #12]
 810662a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810680c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810662e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106636:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810663a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810663e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106642:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106646:	e087      	b.n	8106758 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106648:	697b      	ldr	r3, [r7, #20]
 810664a:	ee07 3a90 	vmov	s15, r3
 810664e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106652:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106810 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8106656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810665a:	4b6a      	ldr	r3, [pc, #424]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810665c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810665e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106662:	ee07 3a90 	vmov	s15, r3
 8106666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810666a:	ed97 6a03 	vldr	s12, [r7, #12]
 810666e:	eddf 5a67 	vldr	s11, [pc, #412]	; 810680c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810667a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810667e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106686:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810668a:	e065      	b.n	8106758 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810668c:	697b      	ldr	r3, [r7, #20]
 810668e:	ee07 3a90 	vmov	s15, r3
 8106692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106696:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106814 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810669a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810669e:	4b59      	ldr	r3, [pc, #356]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81066a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81066a6:	ee07 3a90 	vmov	s15, r3
 81066aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81066ae:	ed97 6a03 	vldr	s12, [r7, #12]
 81066b2:	eddf 5a56 	vldr	s11, [pc, #344]	; 810680c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81066b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81066ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81066be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81066c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81066c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81066ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81066ce:	e043      	b.n	8106758 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81066d0:	697b      	ldr	r3, [r7, #20]
 81066d2:	ee07 3a90 	vmov	s15, r3
 81066d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81066da:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106818 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 81066de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81066e2:	4b48      	ldr	r3, [pc, #288]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81066e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81066ea:	ee07 3a90 	vmov	s15, r3
 81066ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81066f2:	ed97 6a03 	vldr	s12, [r7, #12]
 81066f6:	eddf 5a45 	vldr	s11, [pc, #276]	; 810680c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81066fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81066fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810670a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810670e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106712:	e021      	b.n	8106758 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106714:	697b      	ldr	r3, [r7, #20]
 8106716:	ee07 3a90 	vmov	s15, r3
 810671a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810671e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106814 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106726:	4b37      	ldr	r3, [pc, #220]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810672a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810672e:	ee07 3a90 	vmov	s15, r3
 8106732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106736:	ed97 6a03 	vldr	s12, [r7, #12]
 810673a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810680c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810673e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810674a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810674e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106752:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106756:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8106758:	4b2a      	ldr	r3, [pc, #168]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810675a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810675c:	0a5b      	lsrs	r3, r3, #9
 810675e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106762:	ee07 3a90 	vmov	s15, r3
 8106766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810676a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810676e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106772:	edd7 6a07 	vldr	s13, [r7, #28]
 8106776:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810677a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810677e:	ee17 2a90 	vmov	r2, s15
 8106782:	687b      	ldr	r3, [r7, #4]
 8106784:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8106786:	4b1f      	ldr	r3, [pc, #124]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810678a:	0c1b      	lsrs	r3, r3, #16
 810678c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106790:	ee07 3a90 	vmov	s15, r3
 8106794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106798:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810679c:	ee37 7a87 	vadd.f32	s14, s15, s14
 81067a0:	edd7 6a07 	vldr	s13, [r7, #28]
 81067a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81067a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81067ac:	ee17 2a90 	vmov	r2, s15
 81067b0:	687b      	ldr	r3, [r7, #4]
 81067b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 81067b4:	4b13      	ldr	r3, [pc, #76]	; (8106804 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81067b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81067b8:	0e1b      	lsrs	r3, r3, #24
 81067ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81067be:	ee07 3a90 	vmov	s15, r3
 81067c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81067ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 81067ce:	edd7 6a07 	vldr	s13, [r7, #28]
 81067d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81067d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81067da:	ee17 2a90 	vmov	r2, s15
 81067de:	687b      	ldr	r3, [r7, #4]
 81067e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 81067e2:	e008      	b.n	81067f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 81067e4:	687b      	ldr	r3, [r7, #4]
 81067e6:	2200      	movs	r2, #0
 81067e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81067ea:	687b      	ldr	r3, [r7, #4]
 81067ec:	2200      	movs	r2, #0
 81067ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81067f0:	687b      	ldr	r3, [r7, #4]
 81067f2:	2200      	movs	r2, #0
 81067f4:	609a      	str	r2, [r3, #8]
}
 81067f6:	bf00      	nop
 81067f8:	3724      	adds	r7, #36	; 0x24
 81067fa:	46bd      	mov	sp, r7
 81067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106800:	4770      	bx	lr
 8106802:	bf00      	nop
 8106804:	58024400 	.word	0x58024400
 8106808:	03d09000 	.word	0x03d09000
 810680c:	46000000 	.word	0x46000000
 8106810:	4c742400 	.word	0x4c742400
 8106814:	4a742400 	.word	0x4a742400
 8106818:	4af42400 	.word	0x4af42400

0810681c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 810681c:	b480      	push	{r7}
 810681e:	b089      	sub	sp, #36	; 0x24
 8106820:	af00      	add	r7, sp, #0
 8106822:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106824:	4ba1      	ldr	r3, [pc, #644]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106828:	f003 0303 	and.w	r3, r3, #3
 810682c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810682e:	4b9f      	ldr	r3, [pc, #636]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106832:	0d1b      	lsrs	r3, r3, #20
 8106834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106838:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810683a:	4b9c      	ldr	r3, [pc, #624]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810683c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810683e:	0a1b      	lsrs	r3, r3, #8
 8106840:	f003 0301 	and.w	r3, r3, #1
 8106844:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8106846:	4b99      	ldr	r3, [pc, #612]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810684a:	08db      	lsrs	r3, r3, #3
 810684c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106850:	693a      	ldr	r2, [r7, #16]
 8106852:	fb02 f303 	mul.w	r3, r2, r3
 8106856:	ee07 3a90 	vmov	s15, r3
 810685a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810685e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106862:	697b      	ldr	r3, [r7, #20]
 8106864:	2b00      	cmp	r3, #0
 8106866:	f000 8111 	beq.w	8106a8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810686a:	69bb      	ldr	r3, [r7, #24]
 810686c:	2b02      	cmp	r3, #2
 810686e:	f000 8083 	beq.w	8106978 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106872:	69bb      	ldr	r3, [r7, #24]
 8106874:	2b02      	cmp	r3, #2
 8106876:	f200 80a1 	bhi.w	81069bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810687a:	69bb      	ldr	r3, [r7, #24]
 810687c:	2b00      	cmp	r3, #0
 810687e:	d003      	beq.n	8106888 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106880:	69bb      	ldr	r3, [r7, #24]
 8106882:	2b01      	cmp	r3, #1
 8106884:	d056      	beq.n	8106934 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8106886:	e099      	b.n	81069bc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106888:	4b88      	ldr	r3, [pc, #544]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810688a:	681b      	ldr	r3, [r3, #0]
 810688c:	f003 0320 	and.w	r3, r3, #32
 8106890:	2b00      	cmp	r3, #0
 8106892:	d02d      	beq.n	81068f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106894:	4b85      	ldr	r3, [pc, #532]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106896:	681b      	ldr	r3, [r3, #0]
 8106898:	08db      	lsrs	r3, r3, #3
 810689a:	f003 0303 	and.w	r3, r3, #3
 810689e:	4a84      	ldr	r2, [pc, #528]	; (8106ab0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81068a0:	fa22 f303 	lsr.w	r3, r2, r3
 81068a4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81068a6:	68bb      	ldr	r3, [r7, #8]
 81068a8:	ee07 3a90 	vmov	s15, r3
 81068ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068b0:	697b      	ldr	r3, [r7, #20]
 81068b2:	ee07 3a90 	vmov	s15, r3
 81068b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81068be:	4b7b      	ldr	r3, [pc, #492]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81068c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81068c6:	ee07 3a90 	vmov	s15, r3
 81068ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81068d2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8106ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81068d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81068da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81068de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068ea:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81068ee:	e087      	b.n	8106a00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81068f0:	697b      	ldr	r3, [r7, #20]
 81068f2:	ee07 3a90 	vmov	s15, r3
 81068f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068fa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106ab8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81068fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106902:	4b6a      	ldr	r3, [pc, #424]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810690a:	ee07 3a90 	vmov	s15, r3
 810690e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106912:	ed97 6a03 	vldr	s12, [r7, #12]
 8106916:	eddf 5a67 	vldr	s11, [pc, #412]	; 8106ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810691a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810691e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106922:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810692a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810692e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106932:	e065      	b.n	8106a00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106934:	697b      	ldr	r3, [r7, #20]
 8106936:	ee07 3a90 	vmov	s15, r3
 810693a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810693e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106abc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106946:	4b59      	ldr	r3, [pc, #356]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810694a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810694e:	ee07 3a90 	vmov	s15, r3
 8106952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106956:	ed97 6a03 	vldr	s12, [r7, #12]
 810695a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8106ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810695e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106966:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810696a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810696e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106972:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106976:	e043      	b.n	8106a00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106978:	697b      	ldr	r3, [r7, #20]
 810697a:	ee07 3a90 	vmov	s15, r3
 810697e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106982:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8106986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810698a:	4b48      	ldr	r3, [pc, #288]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810698c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810698e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106992:	ee07 3a90 	vmov	s15, r3
 8106996:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810699a:	ed97 6a03 	vldr	s12, [r7, #12]
 810699e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8106ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81069a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81069ba:	e021      	b.n	8106a00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81069bc:	697b      	ldr	r3, [r7, #20]
 81069be:	ee07 3a90 	vmov	s15, r3
 81069c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069c6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106abc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81069ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81069ce:	4b37      	ldr	r3, [pc, #220]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81069d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81069d6:	ee07 3a90 	vmov	s15, r3
 81069da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069de:	ed97 6a03 	vldr	s12, [r7, #12]
 81069e2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8106ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81069e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81069fe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8106a00:	4b2a      	ldr	r3, [pc, #168]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a04:	0a5b      	lsrs	r3, r3, #9
 8106a06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a0a:	ee07 3a90 	vmov	s15, r3
 8106a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a26:	ee17 2a90 	vmov	r2, s15
 8106a2a:	687b      	ldr	r3, [r7, #4]
 8106a2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8106a2e:	4b1f      	ldr	r3, [pc, #124]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a32:	0c1b      	lsrs	r3, r3, #16
 8106a34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a38:	ee07 3a90 	vmov	s15, r3
 8106a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a48:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a54:	ee17 2a90 	vmov	r2, s15
 8106a58:	687b      	ldr	r3, [r7, #4]
 8106a5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8106a5c:	4b13      	ldr	r3, [pc, #76]	; (8106aac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a60:	0e1b      	lsrs	r3, r3, #24
 8106a62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a66:	ee07 3a90 	vmov	s15, r3
 8106a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a76:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a82:	ee17 2a90 	vmov	r2, s15
 8106a86:	687b      	ldr	r3, [r7, #4]
 8106a88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8106a8a:	e008      	b.n	8106a9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106a8c:	687b      	ldr	r3, [r7, #4]
 8106a8e:	2200      	movs	r2, #0
 8106a90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106a92:	687b      	ldr	r3, [r7, #4]
 8106a94:	2200      	movs	r2, #0
 8106a96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106a98:	687b      	ldr	r3, [r7, #4]
 8106a9a:	2200      	movs	r2, #0
 8106a9c:	609a      	str	r2, [r3, #8]
}
 8106a9e:	bf00      	nop
 8106aa0:	3724      	adds	r7, #36	; 0x24
 8106aa2:	46bd      	mov	sp, r7
 8106aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106aa8:	4770      	bx	lr
 8106aaa:	bf00      	nop
 8106aac:	58024400 	.word	0x58024400
 8106ab0:	03d09000 	.word	0x03d09000
 8106ab4:	46000000 	.word	0x46000000
 8106ab8:	4c742400 	.word	0x4c742400
 8106abc:	4a742400 	.word	0x4a742400
 8106ac0:	4af42400 	.word	0x4af42400

08106ac4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8106ac4:	b480      	push	{r7}
 8106ac6:	b089      	sub	sp, #36	; 0x24
 8106ac8:	af00      	add	r7, sp, #0
 8106aca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106acc:	4ba0      	ldr	r3, [pc, #640]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ad0:	f003 0303 	and.w	r3, r3, #3
 8106ad4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8106ad6:	4b9e      	ldr	r3, [pc, #632]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ada:	091b      	lsrs	r3, r3, #4
 8106adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106ae0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8106ae2:	4b9b      	ldr	r3, [pc, #620]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106ae6:	f003 0301 	and.w	r3, r3, #1
 8106aea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8106aec:	4b98      	ldr	r3, [pc, #608]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8106af0:	08db      	lsrs	r3, r3, #3
 8106af2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106af6:	693a      	ldr	r2, [r7, #16]
 8106af8:	fb02 f303 	mul.w	r3, r2, r3
 8106afc:	ee07 3a90 	vmov	s15, r3
 8106b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b04:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8106b08:	697b      	ldr	r3, [r7, #20]
 8106b0a:	2b00      	cmp	r3, #0
 8106b0c:	f000 8111 	beq.w	8106d32 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8106b10:	69bb      	ldr	r3, [r7, #24]
 8106b12:	2b02      	cmp	r3, #2
 8106b14:	f000 8083 	beq.w	8106c1e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8106b18:	69bb      	ldr	r3, [r7, #24]
 8106b1a:	2b02      	cmp	r3, #2
 8106b1c:	f200 80a1 	bhi.w	8106c62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8106b20:	69bb      	ldr	r3, [r7, #24]
 8106b22:	2b00      	cmp	r3, #0
 8106b24:	d003      	beq.n	8106b2e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8106b26:	69bb      	ldr	r3, [r7, #24]
 8106b28:	2b01      	cmp	r3, #1
 8106b2a:	d056      	beq.n	8106bda <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8106b2c:	e099      	b.n	8106c62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106b2e:	4b88      	ldr	r3, [pc, #544]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106b30:	681b      	ldr	r3, [r3, #0]
 8106b32:	f003 0320 	and.w	r3, r3, #32
 8106b36:	2b00      	cmp	r3, #0
 8106b38:	d02d      	beq.n	8106b96 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106b3a:	4b85      	ldr	r3, [pc, #532]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106b3c:	681b      	ldr	r3, [r3, #0]
 8106b3e:	08db      	lsrs	r3, r3, #3
 8106b40:	f003 0303 	and.w	r3, r3, #3
 8106b44:	4a83      	ldr	r2, [pc, #524]	; (8106d54 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8106b46:	fa22 f303 	lsr.w	r3, r2, r3
 8106b4a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106b4c:	68bb      	ldr	r3, [r7, #8]
 8106b4e:	ee07 3a90 	vmov	s15, r3
 8106b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b56:	697b      	ldr	r3, [r7, #20]
 8106b58:	ee07 3a90 	vmov	s15, r3
 8106b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b64:	4b7a      	ldr	r3, [pc, #488]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106b6c:	ee07 3a90 	vmov	s15, r3
 8106b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b74:	ed97 6a03 	vldr	s12, [r7, #12]
 8106b78:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106d58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106b84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b90:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106b94:	e087      	b.n	8106ca6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106b96:	697b      	ldr	r3, [r7, #20]
 8106b98:	ee07 3a90 	vmov	s15, r3
 8106b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ba0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106d5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106ba4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ba8:	4b69      	ldr	r3, [pc, #420]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bb0:	ee07 3a90 	vmov	s15, r3
 8106bb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bbc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106d58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106bc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106bc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106bcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106bd4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106bd8:	e065      	b.n	8106ca6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106bda:	697b      	ldr	r3, [r7, #20]
 8106bdc:	ee07 3a90 	vmov	s15, r3
 8106be0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106be4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106d60 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8106be8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106bec:	4b58      	ldr	r3, [pc, #352]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bf4:	ee07 3a90 	vmov	s15, r3
 8106bf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c00:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106d58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106c04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c0c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c18:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c1c:	e043      	b.n	8106ca6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106c1e:	697b      	ldr	r3, [r7, #20]
 8106c20:	ee07 3a90 	vmov	s15, r3
 8106c24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c28:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106d64 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8106c2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c30:	4b47      	ldr	r3, [pc, #284]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c38:	ee07 3a90 	vmov	s15, r3
 8106c3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c40:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c44:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106d58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106c48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c5c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106c60:	e021      	b.n	8106ca6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106c62:	697b      	ldr	r3, [r7, #20]
 8106c64:	ee07 3a90 	vmov	s15, r3
 8106c68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c6c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8106d5c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106c70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c74:	4b36      	ldr	r3, [pc, #216]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c7c:	ee07 3a90 	vmov	s15, r3
 8106c80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c84:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c88:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106d58 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106c8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ca0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106ca4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8106ca6:	4b2a      	ldr	r3, [pc, #168]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106caa:	0a5b      	lsrs	r3, r3, #9
 8106cac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106cb0:	ee07 3a90 	vmov	s15, r3
 8106cb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106cbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106cc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106ccc:	ee17 2a90 	vmov	r2, s15
 8106cd0:	687b      	ldr	r3, [r7, #4]
 8106cd2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8106cd4:	4b1e      	ldr	r3, [pc, #120]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106cd8:	0c1b      	lsrs	r3, r3, #16
 8106cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106cde:	ee07 3a90 	vmov	s15, r3
 8106ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ce6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106cea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106cee:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106cfa:	ee17 2a90 	vmov	r2, s15
 8106cfe:	687b      	ldr	r3, [r7, #4]
 8106d00:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8106d02:	4b13      	ldr	r3, [pc, #76]	; (8106d50 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106d06:	0e1b      	lsrs	r3, r3, #24
 8106d08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106d0c:	ee07 3a90 	vmov	s15, r3
 8106d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106d18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d28:	ee17 2a90 	vmov	r2, s15
 8106d2c:	687b      	ldr	r3, [r7, #4]
 8106d2e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106d30:	e008      	b.n	8106d44 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8106d32:	687b      	ldr	r3, [r7, #4]
 8106d34:	2200      	movs	r2, #0
 8106d36:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8106d38:	687b      	ldr	r3, [r7, #4]
 8106d3a:	2200      	movs	r2, #0
 8106d3c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8106d3e:	687b      	ldr	r3, [r7, #4]
 8106d40:	2200      	movs	r2, #0
 8106d42:	609a      	str	r2, [r3, #8]
}
 8106d44:	bf00      	nop
 8106d46:	3724      	adds	r7, #36	; 0x24
 8106d48:	46bd      	mov	sp, r7
 8106d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d4e:	4770      	bx	lr
 8106d50:	58024400 	.word	0x58024400
 8106d54:	03d09000 	.word	0x03d09000
 8106d58:	46000000 	.word	0x46000000
 8106d5c:	4c742400 	.word	0x4c742400
 8106d60:	4a742400 	.word	0x4a742400
 8106d64:	4af42400 	.word	0x4af42400

08106d68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8106d68:	b580      	push	{r7, lr}
 8106d6a:	b084      	sub	sp, #16
 8106d6c:	af00      	add	r7, sp, #0
 8106d6e:	6078      	str	r0, [r7, #4]
 8106d70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106d72:	2300      	movs	r3, #0
 8106d74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106d76:	4b54      	ldr	r3, [pc, #336]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106d7a:	f003 0303 	and.w	r3, r3, #3
 8106d7e:	2b03      	cmp	r3, #3
 8106d80:	d101      	bne.n	8106d86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8106d82:	2301      	movs	r3, #1
 8106d84:	e09b      	b.n	8106ebe <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8106d86:	4b50      	ldr	r3, [pc, #320]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106d88:	681b      	ldr	r3, [r3, #0]
 8106d8a:	4a4f      	ldr	r2, [pc, #316]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106d8c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8106d90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106d92:	f7fb fb5d 	bl	8102450 <HAL_GetTick>
 8106d96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106d98:	e008      	b.n	8106dac <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106d9a:	f7fb fb59 	bl	8102450 <HAL_GetTick>
 8106d9e:	4602      	mov	r2, r0
 8106da0:	68bb      	ldr	r3, [r7, #8]
 8106da2:	1ad3      	subs	r3, r2, r3
 8106da4:	2b02      	cmp	r3, #2
 8106da6:	d901      	bls.n	8106dac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106da8:	2303      	movs	r3, #3
 8106daa:	e088      	b.n	8106ebe <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106dac:	4b46      	ldr	r3, [pc, #280]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106dae:	681b      	ldr	r3, [r3, #0]
 8106db0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106db4:	2b00      	cmp	r3, #0
 8106db6:	d1f0      	bne.n	8106d9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8106db8:	4b43      	ldr	r3, [pc, #268]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106dbc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8106dc0:	687b      	ldr	r3, [r7, #4]
 8106dc2:	681b      	ldr	r3, [r3, #0]
 8106dc4:	031b      	lsls	r3, r3, #12
 8106dc6:	4940      	ldr	r1, [pc, #256]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106dc8:	4313      	orrs	r3, r2
 8106dca:	628b      	str	r3, [r1, #40]	; 0x28
 8106dcc:	687b      	ldr	r3, [r7, #4]
 8106dce:	685b      	ldr	r3, [r3, #4]
 8106dd0:	3b01      	subs	r3, #1
 8106dd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106dd6:	687b      	ldr	r3, [r7, #4]
 8106dd8:	689b      	ldr	r3, [r3, #8]
 8106dda:	3b01      	subs	r3, #1
 8106ddc:	025b      	lsls	r3, r3, #9
 8106dde:	b29b      	uxth	r3, r3
 8106de0:	431a      	orrs	r2, r3
 8106de2:	687b      	ldr	r3, [r7, #4]
 8106de4:	68db      	ldr	r3, [r3, #12]
 8106de6:	3b01      	subs	r3, #1
 8106de8:	041b      	lsls	r3, r3, #16
 8106dea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106dee:	431a      	orrs	r2, r3
 8106df0:	687b      	ldr	r3, [r7, #4]
 8106df2:	691b      	ldr	r3, [r3, #16]
 8106df4:	3b01      	subs	r3, #1
 8106df6:	061b      	lsls	r3, r3, #24
 8106df8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106dfc:	4932      	ldr	r1, [pc, #200]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106dfe:	4313      	orrs	r3, r2
 8106e00:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8106e02:	4b31      	ldr	r3, [pc, #196]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e06:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8106e0a:	687b      	ldr	r3, [r7, #4]
 8106e0c:	695b      	ldr	r3, [r3, #20]
 8106e0e:	492e      	ldr	r1, [pc, #184]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e10:	4313      	orrs	r3, r2
 8106e12:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8106e14:	4b2c      	ldr	r3, [pc, #176]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e18:	f023 0220 	bic.w	r2, r3, #32
 8106e1c:	687b      	ldr	r3, [r7, #4]
 8106e1e:	699b      	ldr	r3, [r3, #24]
 8106e20:	4929      	ldr	r1, [pc, #164]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e22:	4313      	orrs	r3, r2
 8106e24:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8106e26:	4b28      	ldr	r3, [pc, #160]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e2a:	4a27      	ldr	r2, [pc, #156]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e2c:	f023 0310 	bic.w	r3, r3, #16
 8106e30:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8106e32:	4b25      	ldr	r3, [pc, #148]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106e36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106e3a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106e3e:	687a      	ldr	r2, [r7, #4]
 8106e40:	69d2      	ldr	r2, [r2, #28]
 8106e42:	00d2      	lsls	r2, r2, #3
 8106e44:	4920      	ldr	r1, [pc, #128]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e46:	4313      	orrs	r3, r2
 8106e48:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8106e4a:	4b1f      	ldr	r3, [pc, #124]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e4e:	4a1e      	ldr	r2, [pc, #120]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e50:	f043 0310 	orr.w	r3, r3, #16
 8106e54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106e56:	683b      	ldr	r3, [r7, #0]
 8106e58:	2b00      	cmp	r3, #0
 8106e5a:	d106      	bne.n	8106e6a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106e5c:	4b1a      	ldr	r3, [pc, #104]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e60:	4a19      	ldr	r2, [pc, #100]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8106e66:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106e68:	e00f      	b.n	8106e8a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106e6a:	683b      	ldr	r3, [r7, #0]
 8106e6c:	2b01      	cmp	r3, #1
 8106e6e:	d106      	bne.n	8106e7e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8106e70:	4b15      	ldr	r3, [pc, #84]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e74:	4a14      	ldr	r2, [pc, #80]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8106e7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106e7c:	e005      	b.n	8106e8a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8106e7e:	4b12      	ldr	r3, [pc, #72]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106e82:	4a11      	ldr	r2, [pc, #68]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8106e88:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8106e8a:	4b0f      	ldr	r3, [pc, #60]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e8c:	681b      	ldr	r3, [r3, #0]
 8106e8e:	4a0e      	ldr	r2, [pc, #56]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106e90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8106e94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106e96:	f7fb fadb 	bl	8102450 <HAL_GetTick>
 8106e9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106e9c:	e008      	b.n	8106eb0 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106e9e:	f7fb fad7 	bl	8102450 <HAL_GetTick>
 8106ea2:	4602      	mov	r2, r0
 8106ea4:	68bb      	ldr	r3, [r7, #8]
 8106ea6:	1ad3      	subs	r3, r2, r3
 8106ea8:	2b02      	cmp	r3, #2
 8106eaa:	d901      	bls.n	8106eb0 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106eac:	2303      	movs	r3, #3
 8106eae:	e006      	b.n	8106ebe <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106eb0:	4b05      	ldr	r3, [pc, #20]	; (8106ec8 <RCCEx_PLL2_Config+0x160>)
 8106eb2:	681b      	ldr	r3, [r3, #0]
 8106eb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106eb8:	2b00      	cmp	r3, #0
 8106eba:	d0f0      	beq.n	8106e9e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8106ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8106ebe:	4618      	mov	r0, r3
 8106ec0:	3710      	adds	r7, #16
 8106ec2:	46bd      	mov	sp, r7
 8106ec4:	bd80      	pop	{r7, pc}
 8106ec6:	bf00      	nop
 8106ec8:	58024400 	.word	0x58024400

08106ecc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8106ecc:	b580      	push	{r7, lr}
 8106ece:	b084      	sub	sp, #16
 8106ed0:	af00      	add	r7, sp, #0
 8106ed2:	6078      	str	r0, [r7, #4]
 8106ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106ed6:	2300      	movs	r3, #0
 8106ed8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106eda:	4b54      	ldr	r3, [pc, #336]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ede:	f003 0303 	and.w	r3, r3, #3
 8106ee2:	2b03      	cmp	r3, #3
 8106ee4:	d101      	bne.n	8106eea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8106ee6:	2301      	movs	r3, #1
 8106ee8:	e09b      	b.n	8107022 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8106eea:	4b50      	ldr	r3, [pc, #320]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106eec:	681b      	ldr	r3, [r3, #0]
 8106eee:	4a4f      	ldr	r2, [pc, #316]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106ef0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8106ef4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106ef6:	f7fb faab 	bl	8102450 <HAL_GetTick>
 8106efa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106efc:	e008      	b.n	8106f10 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8106efe:	f7fb faa7 	bl	8102450 <HAL_GetTick>
 8106f02:	4602      	mov	r2, r0
 8106f04:	68bb      	ldr	r3, [r7, #8]
 8106f06:	1ad3      	subs	r3, r2, r3
 8106f08:	2b02      	cmp	r3, #2
 8106f0a:	d901      	bls.n	8106f10 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106f0c:	2303      	movs	r3, #3
 8106f0e:	e088      	b.n	8107022 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106f10:	4b46      	ldr	r3, [pc, #280]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f12:	681b      	ldr	r3, [r3, #0]
 8106f14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106f18:	2b00      	cmp	r3, #0
 8106f1a:	d1f0      	bne.n	8106efe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106f1c:	4b43      	ldr	r3, [pc, #268]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106f20:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8106f24:	687b      	ldr	r3, [r7, #4]
 8106f26:	681b      	ldr	r3, [r3, #0]
 8106f28:	051b      	lsls	r3, r3, #20
 8106f2a:	4940      	ldr	r1, [pc, #256]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f2c:	4313      	orrs	r3, r2
 8106f2e:	628b      	str	r3, [r1, #40]	; 0x28
 8106f30:	687b      	ldr	r3, [r7, #4]
 8106f32:	685b      	ldr	r3, [r3, #4]
 8106f34:	3b01      	subs	r3, #1
 8106f36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106f3a:	687b      	ldr	r3, [r7, #4]
 8106f3c:	689b      	ldr	r3, [r3, #8]
 8106f3e:	3b01      	subs	r3, #1
 8106f40:	025b      	lsls	r3, r3, #9
 8106f42:	b29b      	uxth	r3, r3
 8106f44:	431a      	orrs	r2, r3
 8106f46:	687b      	ldr	r3, [r7, #4]
 8106f48:	68db      	ldr	r3, [r3, #12]
 8106f4a:	3b01      	subs	r3, #1
 8106f4c:	041b      	lsls	r3, r3, #16
 8106f4e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106f52:	431a      	orrs	r2, r3
 8106f54:	687b      	ldr	r3, [r7, #4]
 8106f56:	691b      	ldr	r3, [r3, #16]
 8106f58:	3b01      	subs	r3, #1
 8106f5a:	061b      	lsls	r3, r3, #24
 8106f5c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106f60:	4932      	ldr	r1, [pc, #200]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f62:	4313      	orrs	r3, r2
 8106f64:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8106f66:	4b31      	ldr	r3, [pc, #196]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f6a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8106f6e:	687b      	ldr	r3, [r7, #4]
 8106f70:	695b      	ldr	r3, [r3, #20]
 8106f72:	492e      	ldr	r1, [pc, #184]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f74:	4313      	orrs	r3, r2
 8106f76:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8106f78:	4b2c      	ldr	r3, [pc, #176]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f7c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8106f80:	687b      	ldr	r3, [r7, #4]
 8106f82:	699b      	ldr	r3, [r3, #24]
 8106f84:	4929      	ldr	r1, [pc, #164]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f86:	4313      	orrs	r3, r2
 8106f88:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8106f8a:	4b28      	ldr	r3, [pc, #160]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f8e:	4a27      	ldr	r2, [pc, #156]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106f94:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8106f96:	4b25      	ldr	r3, [pc, #148]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106f9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106f9e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106fa2:	687a      	ldr	r2, [r7, #4]
 8106fa4:	69d2      	ldr	r2, [r2, #28]
 8106fa6:	00d2      	lsls	r2, r2, #3
 8106fa8:	4920      	ldr	r1, [pc, #128]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106faa:	4313      	orrs	r3, r2
 8106fac:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8106fae:	4b1f      	ldr	r3, [pc, #124]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106fb2:	4a1e      	ldr	r2, [pc, #120]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106fb8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106fba:	683b      	ldr	r3, [r7, #0]
 8106fbc:	2b00      	cmp	r3, #0
 8106fbe:	d106      	bne.n	8106fce <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8106fc0:	4b1a      	ldr	r3, [pc, #104]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106fc4:	4a19      	ldr	r2, [pc, #100]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8106fca:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106fcc:	e00f      	b.n	8106fee <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106fce:	683b      	ldr	r3, [r7, #0]
 8106fd0:	2b01      	cmp	r3, #1
 8106fd2:	d106      	bne.n	8106fe2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8106fd4:	4b15      	ldr	r3, [pc, #84]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106fd8:	4a14      	ldr	r2, [pc, #80]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fda:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8106fde:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106fe0:	e005      	b.n	8106fee <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8106fe2:	4b12      	ldr	r3, [pc, #72]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106fe6:	4a11      	ldr	r2, [pc, #68]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106fe8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8106fec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8106fee:	4b0f      	ldr	r3, [pc, #60]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106ff0:	681b      	ldr	r3, [r3, #0]
 8106ff2:	4a0e      	ldr	r2, [pc, #56]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8106ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8106ff8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106ffa:	f7fb fa29 	bl	8102450 <HAL_GetTick>
 8106ffe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107000:	e008      	b.n	8107014 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8107002:	f7fb fa25 	bl	8102450 <HAL_GetTick>
 8107006:	4602      	mov	r2, r0
 8107008:	68bb      	ldr	r3, [r7, #8]
 810700a:	1ad3      	subs	r3, r2, r3
 810700c:	2b02      	cmp	r3, #2
 810700e:	d901      	bls.n	8107014 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107010:	2303      	movs	r3, #3
 8107012:	e006      	b.n	8107022 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107014:	4b05      	ldr	r3, [pc, #20]	; (810702c <RCCEx_PLL3_Config+0x160>)
 8107016:	681b      	ldr	r3, [r3, #0]
 8107018:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810701c:	2b00      	cmp	r3, #0
 810701e:	d0f0      	beq.n	8107002 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8107020:	7bfb      	ldrb	r3, [r7, #15]
}
 8107022:	4618      	mov	r0, r3
 8107024:	3710      	adds	r7, #16
 8107026:	46bd      	mov	sp, r7
 8107028:	bd80      	pop	{r7, pc}
 810702a:	bf00      	nop
 810702c:	58024400 	.word	0x58024400

08107030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8107030:	b580      	push	{r7, lr}
 8107032:	b082      	sub	sp, #8
 8107034:	af00      	add	r7, sp, #0
 8107036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8107038:	687b      	ldr	r3, [r7, #4]
 810703a:	2b00      	cmp	r3, #0
 810703c:	d101      	bne.n	8107042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810703e:	2301      	movs	r3, #1
 8107040:	e049      	b.n	81070d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8107042:	687b      	ldr	r3, [r7, #4]
 8107044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107048:	b2db      	uxtb	r3, r3
 810704a:	2b00      	cmp	r3, #0
 810704c:	d106      	bne.n	810705c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810704e:	687b      	ldr	r3, [r7, #4]
 8107050:	2200      	movs	r2, #0
 8107052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8107056:	6878      	ldr	r0, [r7, #4]
 8107058:	f7fa ff10 	bl	8101e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810705c:	687b      	ldr	r3, [r7, #4]
 810705e:	2202      	movs	r2, #2
 8107060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	681a      	ldr	r2, [r3, #0]
 8107068:	687b      	ldr	r3, [r7, #4]
 810706a:	3304      	adds	r3, #4
 810706c:	4619      	mov	r1, r3
 810706e:	4610      	mov	r0, r2
 8107070:	f000 fc02 	bl	8107878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8107074:	687b      	ldr	r3, [r7, #4]
 8107076:	2201      	movs	r2, #1
 8107078:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810707c:	687b      	ldr	r3, [r7, #4]
 810707e:	2201      	movs	r2, #1
 8107080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107084:	687b      	ldr	r3, [r7, #4]
 8107086:	2201      	movs	r2, #1
 8107088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810708c:	687b      	ldr	r3, [r7, #4]
 810708e:	2201      	movs	r2, #1
 8107090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107094:	687b      	ldr	r3, [r7, #4]
 8107096:	2201      	movs	r2, #1
 8107098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810709c:	687b      	ldr	r3, [r7, #4]
 810709e:	2201      	movs	r2, #1
 81070a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81070a4:	687b      	ldr	r3, [r7, #4]
 81070a6:	2201      	movs	r2, #1
 81070a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81070ac:	687b      	ldr	r3, [r7, #4]
 81070ae:	2201      	movs	r2, #1
 81070b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81070b4:	687b      	ldr	r3, [r7, #4]
 81070b6:	2201      	movs	r2, #1
 81070b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81070bc:	687b      	ldr	r3, [r7, #4]
 81070be:	2201      	movs	r2, #1
 81070c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81070c4:	687b      	ldr	r3, [r7, #4]
 81070c6:	2201      	movs	r2, #1
 81070c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81070cc:	687b      	ldr	r3, [r7, #4]
 81070ce:	2201      	movs	r2, #1
 81070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81070d4:	2300      	movs	r3, #0
}
 81070d6:	4618      	mov	r0, r3
 81070d8:	3708      	adds	r7, #8
 81070da:	46bd      	mov	sp, r7
 81070dc:	bd80      	pop	{r7, pc}

081070de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81070de:	b580      	push	{r7, lr}
 81070e0:	b082      	sub	sp, #8
 81070e2:	af00      	add	r7, sp, #0
 81070e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81070e6:	687b      	ldr	r3, [r7, #4]
 81070e8:	2b00      	cmp	r3, #0
 81070ea:	d101      	bne.n	81070f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81070ec:	2301      	movs	r3, #1
 81070ee:	e049      	b.n	8107184 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81070f0:	687b      	ldr	r3, [r7, #4]
 81070f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81070f6:	b2db      	uxtb	r3, r3
 81070f8:	2b00      	cmp	r3, #0
 81070fa:	d106      	bne.n	810710a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81070fc:	687b      	ldr	r3, [r7, #4]
 81070fe:	2200      	movs	r2, #0
 8107100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8107104:	6878      	ldr	r0, [r7, #4]
 8107106:	f7fa fdf5 	bl	8101cf4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810710a:	687b      	ldr	r3, [r7, #4]
 810710c:	2202      	movs	r2, #2
 810710e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107112:	687b      	ldr	r3, [r7, #4]
 8107114:	681a      	ldr	r2, [r3, #0]
 8107116:	687b      	ldr	r3, [r7, #4]
 8107118:	3304      	adds	r3, #4
 810711a:	4619      	mov	r1, r3
 810711c:	4610      	mov	r0, r2
 810711e:	f000 fbab 	bl	8107878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8107122:	687b      	ldr	r3, [r7, #4]
 8107124:	2201      	movs	r2, #1
 8107126:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810712a:	687b      	ldr	r3, [r7, #4]
 810712c:	2201      	movs	r2, #1
 810712e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107132:	687b      	ldr	r3, [r7, #4]
 8107134:	2201      	movs	r2, #1
 8107136:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810713a:	687b      	ldr	r3, [r7, #4]
 810713c:	2201      	movs	r2, #1
 810713e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107142:	687b      	ldr	r3, [r7, #4]
 8107144:	2201      	movs	r2, #1
 8107146:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810714a:	687b      	ldr	r3, [r7, #4]
 810714c:	2201      	movs	r2, #1
 810714e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8107152:	687b      	ldr	r3, [r7, #4]
 8107154:	2201      	movs	r2, #1
 8107156:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810715a:	687b      	ldr	r3, [r7, #4]
 810715c:	2201      	movs	r2, #1
 810715e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8107162:	687b      	ldr	r3, [r7, #4]
 8107164:	2201      	movs	r2, #1
 8107166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810716a:	687b      	ldr	r3, [r7, #4]
 810716c:	2201      	movs	r2, #1
 810716e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8107172:	687b      	ldr	r3, [r7, #4]
 8107174:	2201      	movs	r2, #1
 8107176:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810717a:	687b      	ldr	r3, [r7, #4]
 810717c:	2201      	movs	r2, #1
 810717e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8107182:	2300      	movs	r3, #0
}
 8107184:	4618      	mov	r0, r3
 8107186:	3708      	adds	r7, #8
 8107188:	46bd      	mov	sp, r7
 810718a:	bd80      	pop	{r7, pc}

0810718c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 810718c:	b580      	push	{r7, lr}
 810718e:	b084      	sub	sp, #16
 8107190:	af00      	add	r7, sp, #0
 8107192:	6078      	str	r0, [r7, #4]
 8107194:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8107196:	683b      	ldr	r3, [r7, #0]
 8107198:	2b00      	cmp	r3, #0
 810719a:	d109      	bne.n	81071b0 <HAL_TIM_PWM_Start+0x24>
 810719c:	687b      	ldr	r3, [r7, #4]
 810719e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 81071a2:	b2db      	uxtb	r3, r3
 81071a4:	2b01      	cmp	r3, #1
 81071a6:	bf14      	ite	ne
 81071a8:	2301      	movne	r3, #1
 81071aa:	2300      	moveq	r3, #0
 81071ac:	b2db      	uxtb	r3, r3
 81071ae:	e03c      	b.n	810722a <HAL_TIM_PWM_Start+0x9e>
 81071b0:	683b      	ldr	r3, [r7, #0]
 81071b2:	2b04      	cmp	r3, #4
 81071b4:	d109      	bne.n	81071ca <HAL_TIM_PWM_Start+0x3e>
 81071b6:	687b      	ldr	r3, [r7, #4]
 81071b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 81071bc:	b2db      	uxtb	r3, r3
 81071be:	2b01      	cmp	r3, #1
 81071c0:	bf14      	ite	ne
 81071c2:	2301      	movne	r3, #1
 81071c4:	2300      	moveq	r3, #0
 81071c6:	b2db      	uxtb	r3, r3
 81071c8:	e02f      	b.n	810722a <HAL_TIM_PWM_Start+0x9e>
 81071ca:	683b      	ldr	r3, [r7, #0]
 81071cc:	2b08      	cmp	r3, #8
 81071ce:	d109      	bne.n	81071e4 <HAL_TIM_PWM_Start+0x58>
 81071d0:	687b      	ldr	r3, [r7, #4]
 81071d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81071d6:	b2db      	uxtb	r3, r3
 81071d8:	2b01      	cmp	r3, #1
 81071da:	bf14      	ite	ne
 81071dc:	2301      	movne	r3, #1
 81071de:	2300      	moveq	r3, #0
 81071e0:	b2db      	uxtb	r3, r3
 81071e2:	e022      	b.n	810722a <HAL_TIM_PWM_Start+0x9e>
 81071e4:	683b      	ldr	r3, [r7, #0]
 81071e6:	2b0c      	cmp	r3, #12
 81071e8:	d109      	bne.n	81071fe <HAL_TIM_PWM_Start+0x72>
 81071ea:	687b      	ldr	r3, [r7, #4]
 81071ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81071f0:	b2db      	uxtb	r3, r3
 81071f2:	2b01      	cmp	r3, #1
 81071f4:	bf14      	ite	ne
 81071f6:	2301      	movne	r3, #1
 81071f8:	2300      	moveq	r3, #0
 81071fa:	b2db      	uxtb	r3, r3
 81071fc:	e015      	b.n	810722a <HAL_TIM_PWM_Start+0x9e>
 81071fe:	683b      	ldr	r3, [r7, #0]
 8107200:	2b10      	cmp	r3, #16
 8107202:	d109      	bne.n	8107218 <HAL_TIM_PWM_Start+0x8c>
 8107204:	687b      	ldr	r3, [r7, #4]
 8107206:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 810720a:	b2db      	uxtb	r3, r3
 810720c:	2b01      	cmp	r3, #1
 810720e:	bf14      	ite	ne
 8107210:	2301      	movne	r3, #1
 8107212:	2300      	moveq	r3, #0
 8107214:	b2db      	uxtb	r3, r3
 8107216:	e008      	b.n	810722a <HAL_TIM_PWM_Start+0x9e>
 8107218:	687b      	ldr	r3, [r7, #4]
 810721a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 810721e:	b2db      	uxtb	r3, r3
 8107220:	2b01      	cmp	r3, #1
 8107222:	bf14      	ite	ne
 8107224:	2301      	movne	r3, #1
 8107226:	2300      	moveq	r3, #0
 8107228:	b2db      	uxtb	r3, r3
 810722a:	2b00      	cmp	r3, #0
 810722c:	d001      	beq.n	8107232 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 810722e:	2301      	movs	r3, #1
 8107230:	e0a1      	b.n	8107376 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8107232:	683b      	ldr	r3, [r7, #0]
 8107234:	2b00      	cmp	r3, #0
 8107236:	d104      	bne.n	8107242 <HAL_TIM_PWM_Start+0xb6>
 8107238:	687b      	ldr	r3, [r7, #4]
 810723a:	2202      	movs	r2, #2
 810723c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107240:	e023      	b.n	810728a <HAL_TIM_PWM_Start+0xfe>
 8107242:	683b      	ldr	r3, [r7, #0]
 8107244:	2b04      	cmp	r3, #4
 8107246:	d104      	bne.n	8107252 <HAL_TIM_PWM_Start+0xc6>
 8107248:	687b      	ldr	r3, [r7, #4]
 810724a:	2202      	movs	r2, #2
 810724c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8107250:	e01b      	b.n	810728a <HAL_TIM_PWM_Start+0xfe>
 8107252:	683b      	ldr	r3, [r7, #0]
 8107254:	2b08      	cmp	r3, #8
 8107256:	d104      	bne.n	8107262 <HAL_TIM_PWM_Start+0xd6>
 8107258:	687b      	ldr	r3, [r7, #4]
 810725a:	2202      	movs	r2, #2
 810725c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107260:	e013      	b.n	810728a <HAL_TIM_PWM_Start+0xfe>
 8107262:	683b      	ldr	r3, [r7, #0]
 8107264:	2b0c      	cmp	r3, #12
 8107266:	d104      	bne.n	8107272 <HAL_TIM_PWM_Start+0xe6>
 8107268:	687b      	ldr	r3, [r7, #4]
 810726a:	2202      	movs	r2, #2
 810726c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8107270:	e00b      	b.n	810728a <HAL_TIM_PWM_Start+0xfe>
 8107272:	683b      	ldr	r3, [r7, #0]
 8107274:	2b10      	cmp	r3, #16
 8107276:	d104      	bne.n	8107282 <HAL_TIM_PWM_Start+0xf6>
 8107278:	687b      	ldr	r3, [r7, #4]
 810727a:	2202      	movs	r2, #2
 810727c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8107280:	e003      	b.n	810728a <HAL_TIM_PWM_Start+0xfe>
 8107282:	687b      	ldr	r3, [r7, #4]
 8107284:	2202      	movs	r2, #2
 8107286:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 810728a:	687b      	ldr	r3, [r7, #4]
 810728c:	681b      	ldr	r3, [r3, #0]
 810728e:	2201      	movs	r2, #1
 8107290:	6839      	ldr	r1, [r7, #0]
 8107292:	4618      	mov	r0, r3
 8107294:	f000 fe60 	bl	8107f58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8107298:	687b      	ldr	r3, [r7, #4]
 810729a:	681b      	ldr	r3, [r3, #0]
 810729c:	4a38      	ldr	r2, [pc, #224]	; (8107380 <HAL_TIM_PWM_Start+0x1f4>)
 810729e:	4293      	cmp	r3, r2
 81072a0:	d013      	beq.n	81072ca <HAL_TIM_PWM_Start+0x13e>
 81072a2:	687b      	ldr	r3, [r7, #4]
 81072a4:	681b      	ldr	r3, [r3, #0]
 81072a6:	4a37      	ldr	r2, [pc, #220]	; (8107384 <HAL_TIM_PWM_Start+0x1f8>)
 81072a8:	4293      	cmp	r3, r2
 81072aa:	d00e      	beq.n	81072ca <HAL_TIM_PWM_Start+0x13e>
 81072ac:	687b      	ldr	r3, [r7, #4]
 81072ae:	681b      	ldr	r3, [r3, #0]
 81072b0:	4a35      	ldr	r2, [pc, #212]	; (8107388 <HAL_TIM_PWM_Start+0x1fc>)
 81072b2:	4293      	cmp	r3, r2
 81072b4:	d009      	beq.n	81072ca <HAL_TIM_PWM_Start+0x13e>
 81072b6:	687b      	ldr	r3, [r7, #4]
 81072b8:	681b      	ldr	r3, [r3, #0]
 81072ba:	4a34      	ldr	r2, [pc, #208]	; (810738c <HAL_TIM_PWM_Start+0x200>)
 81072bc:	4293      	cmp	r3, r2
 81072be:	d004      	beq.n	81072ca <HAL_TIM_PWM_Start+0x13e>
 81072c0:	687b      	ldr	r3, [r7, #4]
 81072c2:	681b      	ldr	r3, [r3, #0]
 81072c4:	4a32      	ldr	r2, [pc, #200]	; (8107390 <HAL_TIM_PWM_Start+0x204>)
 81072c6:	4293      	cmp	r3, r2
 81072c8:	d101      	bne.n	81072ce <HAL_TIM_PWM_Start+0x142>
 81072ca:	2301      	movs	r3, #1
 81072cc:	e000      	b.n	81072d0 <HAL_TIM_PWM_Start+0x144>
 81072ce:	2300      	movs	r3, #0
 81072d0:	2b00      	cmp	r3, #0
 81072d2:	d007      	beq.n	81072e4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 81072d4:	687b      	ldr	r3, [r7, #4]
 81072d6:	681b      	ldr	r3, [r3, #0]
 81072d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81072da:	687b      	ldr	r3, [r7, #4]
 81072dc:	681b      	ldr	r3, [r3, #0]
 81072de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81072e2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81072e4:	687b      	ldr	r3, [r7, #4]
 81072e6:	681b      	ldr	r3, [r3, #0]
 81072e8:	4a25      	ldr	r2, [pc, #148]	; (8107380 <HAL_TIM_PWM_Start+0x1f4>)
 81072ea:	4293      	cmp	r3, r2
 81072ec:	d022      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 81072ee:	687b      	ldr	r3, [r7, #4]
 81072f0:	681b      	ldr	r3, [r3, #0]
 81072f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81072f6:	d01d      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 81072f8:	687b      	ldr	r3, [r7, #4]
 81072fa:	681b      	ldr	r3, [r3, #0]
 81072fc:	4a25      	ldr	r2, [pc, #148]	; (8107394 <HAL_TIM_PWM_Start+0x208>)
 81072fe:	4293      	cmp	r3, r2
 8107300:	d018      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 8107302:	687b      	ldr	r3, [r7, #4]
 8107304:	681b      	ldr	r3, [r3, #0]
 8107306:	4a24      	ldr	r2, [pc, #144]	; (8107398 <HAL_TIM_PWM_Start+0x20c>)
 8107308:	4293      	cmp	r3, r2
 810730a:	d013      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 810730c:	687b      	ldr	r3, [r7, #4]
 810730e:	681b      	ldr	r3, [r3, #0]
 8107310:	4a22      	ldr	r2, [pc, #136]	; (810739c <HAL_TIM_PWM_Start+0x210>)
 8107312:	4293      	cmp	r3, r2
 8107314:	d00e      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 8107316:	687b      	ldr	r3, [r7, #4]
 8107318:	681b      	ldr	r3, [r3, #0]
 810731a:	4a1a      	ldr	r2, [pc, #104]	; (8107384 <HAL_TIM_PWM_Start+0x1f8>)
 810731c:	4293      	cmp	r3, r2
 810731e:	d009      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 8107320:	687b      	ldr	r3, [r7, #4]
 8107322:	681b      	ldr	r3, [r3, #0]
 8107324:	4a1e      	ldr	r2, [pc, #120]	; (81073a0 <HAL_TIM_PWM_Start+0x214>)
 8107326:	4293      	cmp	r3, r2
 8107328:	d004      	beq.n	8107334 <HAL_TIM_PWM_Start+0x1a8>
 810732a:	687b      	ldr	r3, [r7, #4]
 810732c:	681b      	ldr	r3, [r3, #0]
 810732e:	4a16      	ldr	r2, [pc, #88]	; (8107388 <HAL_TIM_PWM_Start+0x1fc>)
 8107330:	4293      	cmp	r3, r2
 8107332:	d115      	bne.n	8107360 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8107334:	687b      	ldr	r3, [r7, #4]
 8107336:	681b      	ldr	r3, [r3, #0]
 8107338:	689a      	ldr	r2, [r3, #8]
 810733a:	4b1a      	ldr	r3, [pc, #104]	; (81073a4 <HAL_TIM_PWM_Start+0x218>)
 810733c:	4013      	ands	r3, r2
 810733e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107340:	68fb      	ldr	r3, [r7, #12]
 8107342:	2b06      	cmp	r3, #6
 8107344:	d015      	beq.n	8107372 <HAL_TIM_PWM_Start+0x1e6>
 8107346:	68fb      	ldr	r3, [r7, #12]
 8107348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810734c:	d011      	beq.n	8107372 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 810734e:	687b      	ldr	r3, [r7, #4]
 8107350:	681b      	ldr	r3, [r3, #0]
 8107352:	681a      	ldr	r2, [r3, #0]
 8107354:	687b      	ldr	r3, [r7, #4]
 8107356:	681b      	ldr	r3, [r3, #0]
 8107358:	f042 0201 	orr.w	r2, r2, #1
 810735c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810735e:	e008      	b.n	8107372 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8107360:	687b      	ldr	r3, [r7, #4]
 8107362:	681b      	ldr	r3, [r3, #0]
 8107364:	681a      	ldr	r2, [r3, #0]
 8107366:	687b      	ldr	r3, [r7, #4]
 8107368:	681b      	ldr	r3, [r3, #0]
 810736a:	f042 0201 	orr.w	r2, r2, #1
 810736e:	601a      	str	r2, [r3, #0]
 8107370:	e000      	b.n	8107374 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107372:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8107374:	2300      	movs	r3, #0
}
 8107376:	4618      	mov	r0, r3
 8107378:	3710      	adds	r7, #16
 810737a:	46bd      	mov	sp, r7
 810737c:	bd80      	pop	{r7, pc}
 810737e:	bf00      	nop
 8107380:	40010000 	.word	0x40010000
 8107384:	40010400 	.word	0x40010400
 8107388:	40014000 	.word	0x40014000
 810738c:	40014400 	.word	0x40014400
 8107390:	40014800 	.word	0x40014800
 8107394:	40000400 	.word	0x40000400
 8107398:	40000800 	.word	0x40000800
 810739c:	40000c00 	.word	0x40000c00
 81073a0:	40001800 	.word	0x40001800
 81073a4:	00010007 	.word	0x00010007

081073a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 81073a8:	b580      	push	{r7, lr}
 81073aa:	b086      	sub	sp, #24
 81073ac:	af00      	add	r7, sp, #0
 81073ae:	6078      	str	r0, [r7, #4]
 81073b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 81073b2:	687b      	ldr	r3, [r7, #4]
 81073b4:	2b00      	cmp	r3, #0
 81073b6:	d101      	bne.n	81073bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 81073b8:	2301      	movs	r3, #1
 81073ba:	e097      	b.n	81074ec <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 81073bc:	687b      	ldr	r3, [r7, #4]
 81073be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81073c2:	b2db      	uxtb	r3, r3
 81073c4:	2b00      	cmp	r3, #0
 81073c6:	d106      	bne.n	81073d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81073c8:	687b      	ldr	r3, [r7, #4]
 81073ca:	2200      	movs	r2, #0
 81073cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 81073d0:	6878      	ldr	r0, [r7, #4]
 81073d2:	f7fa fcaf 	bl	8101d34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81073d6:	687b      	ldr	r3, [r7, #4]
 81073d8:	2202      	movs	r2, #2
 81073da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 81073de:	687b      	ldr	r3, [r7, #4]
 81073e0:	681b      	ldr	r3, [r3, #0]
 81073e2:	689b      	ldr	r3, [r3, #8]
 81073e4:	687a      	ldr	r2, [r7, #4]
 81073e6:	6812      	ldr	r2, [r2, #0]
 81073e8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 81073ec:	f023 0307 	bic.w	r3, r3, #7
 81073f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81073f2:	687b      	ldr	r3, [r7, #4]
 81073f4:	681a      	ldr	r2, [r3, #0]
 81073f6:	687b      	ldr	r3, [r7, #4]
 81073f8:	3304      	adds	r3, #4
 81073fa:	4619      	mov	r1, r3
 81073fc:	4610      	mov	r0, r2
 81073fe:	f000 fa3b 	bl	8107878 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107402:	687b      	ldr	r3, [r7, #4]
 8107404:	681b      	ldr	r3, [r3, #0]
 8107406:	689b      	ldr	r3, [r3, #8]
 8107408:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 810740a:	687b      	ldr	r3, [r7, #4]
 810740c:	681b      	ldr	r3, [r3, #0]
 810740e:	699b      	ldr	r3, [r3, #24]
 8107410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8107412:	687b      	ldr	r3, [r7, #4]
 8107414:	681b      	ldr	r3, [r3, #0]
 8107416:	6a1b      	ldr	r3, [r3, #32]
 8107418:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 810741a:	683b      	ldr	r3, [r7, #0]
 810741c:	681b      	ldr	r3, [r3, #0]
 810741e:	697a      	ldr	r2, [r7, #20]
 8107420:	4313      	orrs	r3, r2
 8107422:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8107424:	693b      	ldr	r3, [r7, #16]
 8107426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810742a:	f023 0303 	bic.w	r3, r3, #3
 810742e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8107430:	683b      	ldr	r3, [r7, #0]
 8107432:	689a      	ldr	r2, [r3, #8]
 8107434:	683b      	ldr	r3, [r7, #0]
 8107436:	699b      	ldr	r3, [r3, #24]
 8107438:	021b      	lsls	r3, r3, #8
 810743a:	4313      	orrs	r3, r2
 810743c:	693a      	ldr	r2, [r7, #16]
 810743e:	4313      	orrs	r3, r2
 8107440:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8107442:	693b      	ldr	r3, [r7, #16]
 8107444:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8107448:	f023 030c 	bic.w	r3, r3, #12
 810744c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 810744e:	693b      	ldr	r3, [r7, #16]
 8107450:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8107454:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8107458:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 810745a:	683b      	ldr	r3, [r7, #0]
 810745c:	68da      	ldr	r2, [r3, #12]
 810745e:	683b      	ldr	r3, [r7, #0]
 8107460:	69db      	ldr	r3, [r3, #28]
 8107462:	021b      	lsls	r3, r3, #8
 8107464:	4313      	orrs	r3, r2
 8107466:	693a      	ldr	r2, [r7, #16]
 8107468:	4313      	orrs	r3, r2
 810746a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 810746c:	683b      	ldr	r3, [r7, #0]
 810746e:	691b      	ldr	r3, [r3, #16]
 8107470:	011a      	lsls	r2, r3, #4
 8107472:	683b      	ldr	r3, [r7, #0]
 8107474:	6a1b      	ldr	r3, [r3, #32]
 8107476:	031b      	lsls	r3, r3, #12
 8107478:	4313      	orrs	r3, r2
 810747a:	693a      	ldr	r2, [r7, #16]
 810747c:	4313      	orrs	r3, r2
 810747e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8107480:	68fb      	ldr	r3, [r7, #12]
 8107482:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8107486:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8107488:	68fb      	ldr	r3, [r7, #12]
 810748a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 810748e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8107490:	683b      	ldr	r3, [r7, #0]
 8107492:	685a      	ldr	r2, [r3, #4]
 8107494:	683b      	ldr	r3, [r7, #0]
 8107496:	695b      	ldr	r3, [r3, #20]
 8107498:	011b      	lsls	r3, r3, #4
 810749a:	4313      	orrs	r3, r2
 810749c:	68fa      	ldr	r2, [r7, #12]
 810749e:	4313      	orrs	r3, r2
 81074a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 81074a2:	687b      	ldr	r3, [r7, #4]
 81074a4:	681b      	ldr	r3, [r3, #0]
 81074a6:	697a      	ldr	r2, [r7, #20]
 81074a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 81074aa:	687b      	ldr	r3, [r7, #4]
 81074ac:	681b      	ldr	r3, [r3, #0]
 81074ae:	693a      	ldr	r2, [r7, #16]
 81074b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 81074b2:	687b      	ldr	r3, [r7, #4]
 81074b4:	681b      	ldr	r3, [r3, #0]
 81074b6:	68fa      	ldr	r2, [r7, #12]
 81074b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81074ba:	687b      	ldr	r3, [r7, #4]
 81074bc:	2201      	movs	r2, #1
 81074be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 81074c2:	687b      	ldr	r3, [r7, #4]
 81074c4:	2201      	movs	r2, #1
 81074c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 81074ca:	687b      	ldr	r3, [r7, #4]
 81074cc:	2201      	movs	r2, #1
 81074ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 81074d2:	687b      	ldr	r3, [r7, #4]
 81074d4:	2201      	movs	r2, #1
 81074d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 81074da:	687b      	ldr	r3, [r7, #4]
 81074dc:	2201      	movs	r2, #1
 81074de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81074e2:	687b      	ldr	r3, [r7, #4]
 81074e4:	2201      	movs	r2, #1
 81074e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81074ea:	2300      	movs	r3, #0
}
 81074ec:	4618      	mov	r0, r3
 81074ee:	3718      	adds	r7, #24
 81074f0:	46bd      	mov	sp, r7
 81074f2:	bd80      	pop	{r7, pc}

081074f4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 81074f4:	b580      	push	{r7, lr}
 81074f6:	b084      	sub	sp, #16
 81074f8:	af00      	add	r7, sp, #0
 81074fa:	6078      	str	r0, [r7, #4]
 81074fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 81074fe:	687b      	ldr	r3, [r7, #4]
 8107500:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8107504:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8107506:	687b      	ldr	r3, [r7, #4]
 8107508:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 810750c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 810750e:	687b      	ldr	r3, [r7, #4]
 8107510:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8107514:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8107516:	687b      	ldr	r3, [r7, #4]
 8107518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810751c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 810751e:	683b      	ldr	r3, [r7, #0]
 8107520:	2b00      	cmp	r3, #0
 8107522:	d110      	bne.n	8107546 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8107524:	7bfb      	ldrb	r3, [r7, #15]
 8107526:	2b01      	cmp	r3, #1
 8107528:	d102      	bne.n	8107530 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 810752a:	7b7b      	ldrb	r3, [r7, #13]
 810752c:	2b01      	cmp	r3, #1
 810752e:	d001      	beq.n	8107534 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8107530:	2301      	movs	r3, #1
 8107532:	e089      	b.n	8107648 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8107534:	687b      	ldr	r3, [r7, #4]
 8107536:	2202      	movs	r2, #2
 8107538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810753c:	687b      	ldr	r3, [r7, #4]
 810753e:	2202      	movs	r2, #2
 8107540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8107544:	e031      	b.n	81075aa <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8107546:	683b      	ldr	r3, [r7, #0]
 8107548:	2b04      	cmp	r3, #4
 810754a:	d110      	bne.n	810756e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 810754c:	7bbb      	ldrb	r3, [r7, #14]
 810754e:	2b01      	cmp	r3, #1
 8107550:	d102      	bne.n	8107558 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8107552:	7b3b      	ldrb	r3, [r7, #12]
 8107554:	2b01      	cmp	r3, #1
 8107556:	d001      	beq.n	810755c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8107558:	2301      	movs	r3, #1
 810755a:	e075      	b.n	8107648 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 810755c:	687b      	ldr	r3, [r7, #4]
 810755e:	2202      	movs	r2, #2
 8107560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107564:	687b      	ldr	r3, [r7, #4]
 8107566:	2202      	movs	r2, #2
 8107568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810756c:	e01d      	b.n	81075aa <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 810756e:	7bfb      	ldrb	r3, [r7, #15]
 8107570:	2b01      	cmp	r3, #1
 8107572:	d108      	bne.n	8107586 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8107574:	7bbb      	ldrb	r3, [r7, #14]
 8107576:	2b01      	cmp	r3, #1
 8107578:	d105      	bne.n	8107586 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 810757a:	7b7b      	ldrb	r3, [r7, #13]
 810757c:	2b01      	cmp	r3, #1
 810757e:	d102      	bne.n	8107586 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8107580:	7b3b      	ldrb	r3, [r7, #12]
 8107582:	2b01      	cmp	r3, #1
 8107584:	d001      	beq.n	810758a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8107586:	2301      	movs	r3, #1
 8107588:	e05e      	b.n	8107648 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810758a:	687b      	ldr	r3, [r7, #4]
 810758c:	2202      	movs	r2, #2
 810758e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107592:	687b      	ldr	r3, [r7, #4]
 8107594:	2202      	movs	r2, #2
 8107596:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810759a:	687b      	ldr	r3, [r7, #4]
 810759c:	2202      	movs	r2, #2
 810759e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 81075a2:	687b      	ldr	r3, [r7, #4]
 81075a4:	2202      	movs	r2, #2
 81075a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 81075aa:	683b      	ldr	r3, [r7, #0]
 81075ac:	2b00      	cmp	r3, #0
 81075ae:	d003      	beq.n	81075b8 <HAL_TIM_Encoder_Start_IT+0xc4>
 81075b0:	683b      	ldr	r3, [r7, #0]
 81075b2:	2b04      	cmp	r3, #4
 81075b4:	d010      	beq.n	81075d8 <HAL_TIM_Encoder_Start_IT+0xe4>
 81075b6:	e01f      	b.n	81075f8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 81075b8:	687b      	ldr	r3, [r7, #4]
 81075ba:	681b      	ldr	r3, [r3, #0]
 81075bc:	2201      	movs	r2, #1
 81075be:	2100      	movs	r1, #0
 81075c0:	4618      	mov	r0, r3
 81075c2:	f000 fcc9 	bl	8107f58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 81075c6:	687b      	ldr	r3, [r7, #4]
 81075c8:	681b      	ldr	r3, [r3, #0]
 81075ca:	68da      	ldr	r2, [r3, #12]
 81075cc:	687b      	ldr	r3, [r7, #4]
 81075ce:	681b      	ldr	r3, [r3, #0]
 81075d0:	f042 0202 	orr.w	r2, r2, #2
 81075d4:	60da      	str	r2, [r3, #12]
      break;
 81075d6:	e02e      	b.n	8107636 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 81075d8:	687b      	ldr	r3, [r7, #4]
 81075da:	681b      	ldr	r3, [r3, #0]
 81075dc:	2201      	movs	r2, #1
 81075de:	2104      	movs	r1, #4
 81075e0:	4618      	mov	r0, r3
 81075e2:	f000 fcb9 	bl	8107f58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 81075e6:	687b      	ldr	r3, [r7, #4]
 81075e8:	681b      	ldr	r3, [r3, #0]
 81075ea:	68da      	ldr	r2, [r3, #12]
 81075ec:	687b      	ldr	r3, [r7, #4]
 81075ee:	681b      	ldr	r3, [r3, #0]
 81075f0:	f042 0204 	orr.w	r2, r2, #4
 81075f4:	60da      	str	r2, [r3, #12]
      break;
 81075f6:	e01e      	b.n	8107636 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 81075f8:	687b      	ldr	r3, [r7, #4]
 81075fa:	681b      	ldr	r3, [r3, #0]
 81075fc:	2201      	movs	r2, #1
 81075fe:	2100      	movs	r1, #0
 8107600:	4618      	mov	r0, r3
 8107602:	f000 fca9 	bl	8107f58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8107606:	687b      	ldr	r3, [r7, #4]
 8107608:	681b      	ldr	r3, [r3, #0]
 810760a:	2201      	movs	r2, #1
 810760c:	2104      	movs	r1, #4
 810760e:	4618      	mov	r0, r3
 8107610:	f000 fca2 	bl	8107f58 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8107614:	687b      	ldr	r3, [r7, #4]
 8107616:	681b      	ldr	r3, [r3, #0]
 8107618:	68da      	ldr	r2, [r3, #12]
 810761a:	687b      	ldr	r3, [r7, #4]
 810761c:	681b      	ldr	r3, [r3, #0]
 810761e:	f042 0202 	orr.w	r2, r2, #2
 8107622:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8107624:	687b      	ldr	r3, [r7, #4]
 8107626:	681b      	ldr	r3, [r3, #0]
 8107628:	68da      	ldr	r2, [r3, #12]
 810762a:	687b      	ldr	r3, [r7, #4]
 810762c:	681b      	ldr	r3, [r3, #0]
 810762e:	f042 0204 	orr.w	r2, r2, #4
 8107632:	60da      	str	r2, [r3, #12]
      break;
 8107634:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8107636:	687b      	ldr	r3, [r7, #4]
 8107638:	681b      	ldr	r3, [r3, #0]
 810763a:	681a      	ldr	r2, [r3, #0]
 810763c:	687b      	ldr	r3, [r7, #4]
 810763e:	681b      	ldr	r3, [r3, #0]
 8107640:	f042 0201 	orr.w	r2, r2, #1
 8107644:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8107646:	2300      	movs	r3, #0
}
 8107648:	4618      	mov	r0, r3
 810764a:	3710      	adds	r7, #16
 810764c:	46bd      	mov	sp, r7
 810764e:	bd80      	pop	{r7, pc}

08107650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8107650:	b580      	push	{r7, lr}
 8107652:	b086      	sub	sp, #24
 8107654:	af00      	add	r7, sp, #0
 8107656:	60f8      	str	r0, [r7, #12]
 8107658:	60b9      	str	r1, [r7, #8]
 810765a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810765c:	2300      	movs	r3, #0
 810765e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8107660:	68fb      	ldr	r3, [r7, #12]
 8107662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107666:	2b01      	cmp	r3, #1
 8107668:	d101      	bne.n	810766e <HAL_TIM_PWM_ConfigChannel+0x1e>
 810766a:	2302      	movs	r3, #2
 810766c:	e0ff      	b.n	810786e <HAL_TIM_PWM_ConfigChannel+0x21e>
 810766e:	68fb      	ldr	r3, [r7, #12]
 8107670:	2201      	movs	r2, #1
 8107672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8107676:	687b      	ldr	r3, [r7, #4]
 8107678:	2b14      	cmp	r3, #20
 810767a:	f200 80f0 	bhi.w	810785e <HAL_TIM_PWM_ConfigChannel+0x20e>
 810767e:	a201      	add	r2, pc, #4	; (adr r2, 8107684 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8107680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107684:	081076d9 	.word	0x081076d9
 8107688:	0810785f 	.word	0x0810785f
 810768c:	0810785f 	.word	0x0810785f
 8107690:	0810785f 	.word	0x0810785f
 8107694:	08107719 	.word	0x08107719
 8107698:	0810785f 	.word	0x0810785f
 810769c:	0810785f 	.word	0x0810785f
 81076a0:	0810785f 	.word	0x0810785f
 81076a4:	0810775b 	.word	0x0810775b
 81076a8:	0810785f 	.word	0x0810785f
 81076ac:	0810785f 	.word	0x0810785f
 81076b0:	0810785f 	.word	0x0810785f
 81076b4:	0810779b 	.word	0x0810779b
 81076b8:	0810785f 	.word	0x0810785f
 81076bc:	0810785f 	.word	0x0810785f
 81076c0:	0810785f 	.word	0x0810785f
 81076c4:	081077dd 	.word	0x081077dd
 81076c8:	0810785f 	.word	0x0810785f
 81076cc:	0810785f 	.word	0x0810785f
 81076d0:	0810785f 	.word	0x0810785f
 81076d4:	0810781d 	.word	0x0810781d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 81076d8:	68fb      	ldr	r3, [r7, #12]
 81076da:	681b      	ldr	r3, [r3, #0]
 81076dc:	68b9      	ldr	r1, [r7, #8]
 81076de:	4618      	mov	r0, r3
 81076e0:	f000 f964 	bl	81079ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 81076e4:	68fb      	ldr	r3, [r7, #12]
 81076e6:	681b      	ldr	r3, [r3, #0]
 81076e8:	699a      	ldr	r2, [r3, #24]
 81076ea:	68fb      	ldr	r3, [r7, #12]
 81076ec:	681b      	ldr	r3, [r3, #0]
 81076ee:	f042 0208 	orr.w	r2, r2, #8
 81076f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 81076f4:	68fb      	ldr	r3, [r7, #12]
 81076f6:	681b      	ldr	r3, [r3, #0]
 81076f8:	699a      	ldr	r2, [r3, #24]
 81076fa:	68fb      	ldr	r3, [r7, #12]
 81076fc:	681b      	ldr	r3, [r3, #0]
 81076fe:	f022 0204 	bic.w	r2, r2, #4
 8107702:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8107704:	68fb      	ldr	r3, [r7, #12]
 8107706:	681b      	ldr	r3, [r3, #0]
 8107708:	6999      	ldr	r1, [r3, #24]
 810770a:	68bb      	ldr	r3, [r7, #8]
 810770c:	691a      	ldr	r2, [r3, #16]
 810770e:	68fb      	ldr	r3, [r7, #12]
 8107710:	681b      	ldr	r3, [r3, #0]
 8107712:	430a      	orrs	r2, r1
 8107714:	619a      	str	r2, [r3, #24]
      break;
 8107716:	e0a5      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8107718:	68fb      	ldr	r3, [r7, #12]
 810771a:	681b      	ldr	r3, [r3, #0]
 810771c:	68b9      	ldr	r1, [r7, #8]
 810771e:	4618      	mov	r0, r3
 8107720:	f000 f9d4 	bl	8107acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8107724:	68fb      	ldr	r3, [r7, #12]
 8107726:	681b      	ldr	r3, [r3, #0]
 8107728:	699a      	ldr	r2, [r3, #24]
 810772a:	68fb      	ldr	r3, [r7, #12]
 810772c:	681b      	ldr	r3, [r3, #0]
 810772e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107732:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8107734:	68fb      	ldr	r3, [r7, #12]
 8107736:	681b      	ldr	r3, [r3, #0]
 8107738:	699a      	ldr	r2, [r3, #24]
 810773a:	68fb      	ldr	r3, [r7, #12]
 810773c:	681b      	ldr	r3, [r3, #0]
 810773e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8107742:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8107744:	68fb      	ldr	r3, [r7, #12]
 8107746:	681b      	ldr	r3, [r3, #0]
 8107748:	6999      	ldr	r1, [r3, #24]
 810774a:	68bb      	ldr	r3, [r7, #8]
 810774c:	691b      	ldr	r3, [r3, #16]
 810774e:	021a      	lsls	r2, r3, #8
 8107750:	68fb      	ldr	r3, [r7, #12]
 8107752:	681b      	ldr	r3, [r3, #0]
 8107754:	430a      	orrs	r2, r1
 8107756:	619a      	str	r2, [r3, #24]
      break;
 8107758:	e084      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810775a:	68fb      	ldr	r3, [r7, #12]
 810775c:	681b      	ldr	r3, [r3, #0]
 810775e:	68b9      	ldr	r1, [r7, #8]
 8107760:	4618      	mov	r0, r3
 8107762:	f000 fa3d 	bl	8107be0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8107766:	68fb      	ldr	r3, [r7, #12]
 8107768:	681b      	ldr	r3, [r3, #0]
 810776a:	69da      	ldr	r2, [r3, #28]
 810776c:	68fb      	ldr	r3, [r7, #12]
 810776e:	681b      	ldr	r3, [r3, #0]
 8107770:	f042 0208 	orr.w	r2, r2, #8
 8107774:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8107776:	68fb      	ldr	r3, [r7, #12]
 8107778:	681b      	ldr	r3, [r3, #0]
 810777a:	69da      	ldr	r2, [r3, #28]
 810777c:	68fb      	ldr	r3, [r7, #12]
 810777e:	681b      	ldr	r3, [r3, #0]
 8107780:	f022 0204 	bic.w	r2, r2, #4
 8107784:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8107786:	68fb      	ldr	r3, [r7, #12]
 8107788:	681b      	ldr	r3, [r3, #0]
 810778a:	69d9      	ldr	r1, [r3, #28]
 810778c:	68bb      	ldr	r3, [r7, #8]
 810778e:	691a      	ldr	r2, [r3, #16]
 8107790:	68fb      	ldr	r3, [r7, #12]
 8107792:	681b      	ldr	r3, [r3, #0]
 8107794:	430a      	orrs	r2, r1
 8107796:	61da      	str	r2, [r3, #28]
      break;
 8107798:	e064      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 810779a:	68fb      	ldr	r3, [r7, #12]
 810779c:	681b      	ldr	r3, [r3, #0]
 810779e:	68b9      	ldr	r1, [r7, #8]
 81077a0:	4618      	mov	r0, r3
 81077a2:	f000 faa5 	bl	8107cf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81077a6:	68fb      	ldr	r3, [r7, #12]
 81077a8:	681b      	ldr	r3, [r3, #0]
 81077aa:	69da      	ldr	r2, [r3, #28]
 81077ac:	68fb      	ldr	r3, [r7, #12]
 81077ae:	681b      	ldr	r3, [r3, #0]
 81077b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81077b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81077b6:	68fb      	ldr	r3, [r7, #12]
 81077b8:	681b      	ldr	r3, [r3, #0]
 81077ba:	69da      	ldr	r2, [r3, #28]
 81077bc:	68fb      	ldr	r3, [r7, #12]
 81077be:	681b      	ldr	r3, [r3, #0]
 81077c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81077c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81077c6:	68fb      	ldr	r3, [r7, #12]
 81077c8:	681b      	ldr	r3, [r3, #0]
 81077ca:	69d9      	ldr	r1, [r3, #28]
 81077cc:	68bb      	ldr	r3, [r7, #8]
 81077ce:	691b      	ldr	r3, [r3, #16]
 81077d0:	021a      	lsls	r2, r3, #8
 81077d2:	68fb      	ldr	r3, [r7, #12]
 81077d4:	681b      	ldr	r3, [r3, #0]
 81077d6:	430a      	orrs	r2, r1
 81077d8:	61da      	str	r2, [r3, #28]
      break;
 81077da:	e043      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 81077dc:	68fb      	ldr	r3, [r7, #12]
 81077de:	681b      	ldr	r3, [r3, #0]
 81077e0:	68b9      	ldr	r1, [r7, #8]
 81077e2:	4618      	mov	r0, r3
 81077e4:	f000 faee 	bl	8107dc4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 81077e8:	68fb      	ldr	r3, [r7, #12]
 81077ea:	681b      	ldr	r3, [r3, #0]
 81077ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81077ee:	68fb      	ldr	r3, [r7, #12]
 81077f0:	681b      	ldr	r3, [r3, #0]
 81077f2:	f042 0208 	orr.w	r2, r2, #8
 81077f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 81077f8:	68fb      	ldr	r3, [r7, #12]
 81077fa:	681b      	ldr	r3, [r3, #0]
 81077fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81077fe:	68fb      	ldr	r3, [r7, #12]
 8107800:	681b      	ldr	r3, [r3, #0]
 8107802:	f022 0204 	bic.w	r2, r2, #4
 8107806:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8107808:	68fb      	ldr	r3, [r7, #12]
 810780a:	681b      	ldr	r3, [r3, #0]
 810780c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810780e:	68bb      	ldr	r3, [r7, #8]
 8107810:	691a      	ldr	r2, [r3, #16]
 8107812:	68fb      	ldr	r3, [r7, #12]
 8107814:	681b      	ldr	r3, [r3, #0]
 8107816:	430a      	orrs	r2, r1
 8107818:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810781a:	e023      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 810781c:	68fb      	ldr	r3, [r7, #12]
 810781e:	681b      	ldr	r3, [r3, #0]
 8107820:	68b9      	ldr	r1, [r7, #8]
 8107822:	4618      	mov	r0, r3
 8107824:	f000 fb32 	bl	8107e8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8107828:	68fb      	ldr	r3, [r7, #12]
 810782a:	681b      	ldr	r3, [r3, #0]
 810782c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810782e:	68fb      	ldr	r3, [r7, #12]
 8107830:	681b      	ldr	r3, [r3, #0]
 8107832:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107836:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8107838:	68fb      	ldr	r3, [r7, #12]
 810783a:	681b      	ldr	r3, [r3, #0]
 810783c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810783e:	68fb      	ldr	r3, [r7, #12]
 8107840:	681b      	ldr	r3, [r3, #0]
 8107842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8107846:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8107848:	68fb      	ldr	r3, [r7, #12]
 810784a:	681b      	ldr	r3, [r3, #0]
 810784c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810784e:	68bb      	ldr	r3, [r7, #8]
 8107850:	691b      	ldr	r3, [r3, #16]
 8107852:	021a      	lsls	r2, r3, #8
 8107854:	68fb      	ldr	r3, [r7, #12]
 8107856:	681b      	ldr	r3, [r3, #0]
 8107858:	430a      	orrs	r2, r1
 810785a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810785c:	e002      	b.n	8107864 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 810785e:	2301      	movs	r3, #1
 8107860:	75fb      	strb	r3, [r7, #23]
      break;
 8107862:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8107864:	68fb      	ldr	r3, [r7, #12]
 8107866:	2200      	movs	r2, #0
 8107868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 810786c:	7dfb      	ldrb	r3, [r7, #23]
}
 810786e:	4618      	mov	r0, r3
 8107870:	3718      	adds	r7, #24
 8107872:	46bd      	mov	sp, r7
 8107874:	bd80      	pop	{r7, pc}
 8107876:	bf00      	nop

08107878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8107878:	b480      	push	{r7}
 810787a:	b085      	sub	sp, #20
 810787c:	af00      	add	r7, sp, #0
 810787e:	6078      	str	r0, [r7, #4]
 8107880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8107882:	687b      	ldr	r3, [r7, #4]
 8107884:	681b      	ldr	r3, [r3, #0]
 8107886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8107888:	687b      	ldr	r3, [r7, #4]
 810788a:	4a40      	ldr	r2, [pc, #256]	; (810798c <TIM_Base_SetConfig+0x114>)
 810788c:	4293      	cmp	r3, r2
 810788e:	d013      	beq.n	81078b8 <TIM_Base_SetConfig+0x40>
 8107890:	687b      	ldr	r3, [r7, #4]
 8107892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107896:	d00f      	beq.n	81078b8 <TIM_Base_SetConfig+0x40>
 8107898:	687b      	ldr	r3, [r7, #4]
 810789a:	4a3d      	ldr	r2, [pc, #244]	; (8107990 <TIM_Base_SetConfig+0x118>)
 810789c:	4293      	cmp	r3, r2
 810789e:	d00b      	beq.n	81078b8 <TIM_Base_SetConfig+0x40>
 81078a0:	687b      	ldr	r3, [r7, #4]
 81078a2:	4a3c      	ldr	r2, [pc, #240]	; (8107994 <TIM_Base_SetConfig+0x11c>)
 81078a4:	4293      	cmp	r3, r2
 81078a6:	d007      	beq.n	81078b8 <TIM_Base_SetConfig+0x40>
 81078a8:	687b      	ldr	r3, [r7, #4]
 81078aa:	4a3b      	ldr	r2, [pc, #236]	; (8107998 <TIM_Base_SetConfig+0x120>)
 81078ac:	4293      	cmp	r3, r2
 81078ae:	d003      	beq.n	81078b8 <TIM_Base_SetConfig+0x40>
 81078b0:	687b      	ldr	r3, [r7, #4]
 81078b2:	4a3a      	ldr	r2, [pc, #232]	; (810799c <TIM_Base_SetConfig+0x124>)
 81078b4:	4293      	cmp	r3, r2
 81078b6:	d108      	bne.n	81078ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81078b8:	68fb      	ldr	r3, [r7, #12]
 81078ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81078be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81078c0:	683b      	ldr	r3, [r7, #0]
 81078c2:	685b      	ldr	r3, [r3, #4]
 81078c4:	68fa      	ldr	r2, [r7, #12]
 81078c6:	4313      	orrs	r3, r2
 81078c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81078ca:	687b      	ldr	r3, [r7, #4]
 81078cc:	4a2f      	ldr	r2, [pc, #188]	; (810798c <TIM_Base_SetConfig+0x114>)
 81078ce:	4293      	cmp	r3, r2
 81078d0:	d01f      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078d2:	687b      	ldr	r3, [r7, #4]
 81078d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81078d8:	d01b      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078da:	687b      	ldr	r3, [r7, #4]
 81078dc:	4a2c      	ldr	r2, [pc, #176]	; (8107990 <TIM_Base_SetConfig+0x118>)
 81078de:	4293      	cmp	r3, r2
 81078e0:	d017      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078e2:	687b      	ldr	r3, [r7, #4]
 81078e4:	4a2b      	ldr	r2, [pc, #172]	; (8107994 <TIM_Base_SetConfig+0x11c>)
 81078e6:	4293      	cmp	r3, r2
 81078e8:	d013      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078ea:	687b      	ldr	r3, [r7, #4]
 81078ec:	4a2a      	ldr	r2, [pc, #168]	; (8107998 <TIM_Base_SetConfig+0x120>)
 81078ee:	4293      	cmp	r3, r2
 81078f0:	d00f      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078f2:	687b      	ldr	r3, [r7, #4]
 81078f4:	4a29      	ldr	r2, [pc, #164]	; (810799c <TIM_Base_SetConfig+0x124>)
 81078f6:	4293      	cmp	r3, r2
 81078f8:	d00b      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 81078fa:	687b      	ldr	r3, [r7, #4]
 81078fc:	4a28      	ldr	r2, [pc, #160]	; (81079a0 <TIM_Base_SetConfig+0x128>)
 81078fe:	4293      	cmp	r3, r2
 8107900:	d007      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 8107902:	687b      	ldr	r3, [r7, #4]
 8107904:	4a27      	ldr	r2, [pc, #156]	; (81079a4 <TIM_Base_SetConfig+0x12c>)
 8107906:	4293      	cmp	r3, r2
 8107908:	d003      	beq.n	8107912 <TIM_Base_SetConfig+0x9a>
 810790a:	687b      	ldr	r3, [r7, #4]
 810790c:	4a26      	ldr	r2, [pc, #152]	; (81079a8 <TIM_Base_SetConfig+0x130>)
 810790e:	4293      	cmp	r3, r2
 8107910:	d108      	bne.n	8107924 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8107912:	68fb      	ldr	r3, [r7, #12]
 8107914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107918:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810791a:	683b      	ldr	r3, [r7, #0]
 810791c:	68db      	ldr	r3, [r3, #12]
 810791e:	68fa      	ldr	r2, [r7, #12]
 8107920:	4313      	orrs	r3, r2
 8107922:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8107924:	68fb      	ldr	r3, [r7, #12]
 8107926:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810792a:	683b      	ldr	r3, [r7, #0]
 810792c:	695b      	ldr	r3, [r3, #20]
 810792e:	4313      	orrs	r3, r2
 8107930:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8107932:	687b      	ldr	r3, [r7, #4]
 8107934:	68fa      	ldr	r2, [r7, #12]
 8107936:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8107938:	683b      	ldr	r3, [r7, #0]
 810793a:	689a      	ldr	r2, [r3, #8]
 810793c:	687b      	ldr	r3, [r7, #4]
 810793e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8107940:	683b      	ldr	r3, [r7, #0]
 8107942:	681a      	ldr	r2, [r3, #0]
 8107944:	687b      	ldr	r3, [r7, #4]
 8107946:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8107948:	687b      	ldr	r3, [r7, #4]
 810794a:	4a10      	ldr	r2, [pc, #64]	; (810798c <TIM_Base_SetConfig+0x114>)
 810794c:	4293      	cmp	r3, r2
 810794e:	d00f      	beq.n	8107970 <TIM_Base_SetConfig+0xf8>
 8107950:	687b      	ldr	r3, [r7, #4]
 8107952:	4a12      	ldr	r2, [pc, #72]	; (810799c <TIM_Base_SetConfig+0x124>)
 8107954:	4293      	cmp	r3, r2
 8107956:	d00b      	beq.n	8107970 <TIM_Base_SetConfig+0xf8>
 8107958:	687b      	ldr	r3, [r7, #4]
 810795a:	4a11      	ldr	r2, [pc, #68]	; (81079a0 <TIM_Base_SetConfig+0x128>)
 810795c:	4293      	cmp	r3, r2
 810795e:	d007      	beq.n	8107970 <TIM_Base_SetConfig+0xf8>
 8107960:	687b      	ldr	r3, [r7, #4]
 8107962:	4a10      	ldr	r2, [pc, #64]	; (81079a4 <TIM_Base_SetConfig+0x12c>)
 8107964:	4293      	cmp	r3, r2
 8107966:	d003      	beq.n	8107970 <TIM_Base_SetConfig+0xf8>
 8107968:	687b      	ldr	r3, [r7, #4]
 810796a:	4a0f      	ldr	r2, [pc, #60]	; (81079a8 <TIM_Base_SetConfig+0x130>)
 810796c:	4293      	cmp	r3, r2
 810796e:	d103      	bne.n	8107978 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8107970:	683b      	ldr	r3, [r7, #0]
 8107972:	691a      	ldr	r2, [r3, #16]
 8107974:	687b      	ldr	r3, [r7, #4]
 8107976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8107978:	687b      	ldr	r3, [r7, #4]
 810797a:	2201      	movs	r2, #1
 810797c:	615a      	str	r2, [r3, #20]
}
 810797e:	bf00      	nop
 8107980:	3714      	adds	r7, #20
 8107982:	46bd      	mov	sp, r7
 8107984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107988:	4770      	bx	lr
 810798a:	bf00      	nop
 810798c:	40010000 	.word	0x40010000
 8107990:	40000400 	.word	0x40000400
 8107994:	40000800 	.word	0x40000800
 8107998:	40000c00 	.word	0x40000c00
 810799c:	40010400 	.word	0x40010400
 81079a0:	40014000 	.word	0x40014000
 81079a4:	40014400 	.word	0x40014400
 81079a8:	40014800 	.word	0x40014800

081079ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 81079ac:	b480      	push	{r7}
 81079ae:	b087      	sub	sp, #28
 81079b0:	af00      	add	r7, sp, #0
 81079b2:	6078      	str	r0, [r7, #4]
 81079b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 81079b6:	687b      	ldr	r3, [r7, #4]
 81079b8:	6a1b      	ldr	r3, [r3, #32]
 81079ba:	f023 0201 	bic.w	r2, r3, #1
 81079be:	687b      	ldr	r3, [r7, #4]
 81079c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 81079c2:	687b      	ldr	r3, [r7, #4]
 81079c4:	6a1b      	ldr	r3, [r3, #32]
 81079c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81079c8:	687b      	ldr	r3, [r7, #4]
 81079ca:	685b      	ldr	r3, [r3, #4]
 81079cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 81079ce:	687b      	ldr	r3, [r7, #4]
 81079d0:	699b      	ldr	r3, [r3, #24]
 81079d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 81079d4:	68fb      	ldr	r3, [r7, #12]
 81079d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81079da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81079de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 81079e0:	68fb      	ldr	r3, [r7, #12]
 81079e2:	f023 0303 	bic.w	r3, r3, #3
 81079e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81079e8:	683b      	ldr	r3, [r7, #0]
 81079ea:	681b      	ldr	r3, [r3, #0]
 81079ec:	68fa      	ldr	r2, [r7, #12]
 81079ee:	4313      	orrs	r3, r2
 81079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 81079f2:	697b      	ldr	r3, [r7, #20]
 81079f4:	f023 0302 	bic.w	r3, r3, #2
 81079f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 81079fa:	683b      	ldr	r3, [r7, #0]
 81079fc:	689b      	ldr	r3, [r3, #8]
 81079fe:	697a      	ldr	r2, [r7, #20]
 8107a00:	4313      	orrs	r3, r2
 8107a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8107a04:	687b      	ldr	r3, [r7, #4]
 8107a06:	4a2c      	ldr	r2, [pc, #176]	; (8107ab8 <TIM_OC1_SetConfig+0x10c>)
 8107a08:	4293      	cmp	r3, r2
 8107a0a:	d00f      	beq.n	8107a2c <TIM_OC1_SetConfig+0x80>
 8107a0c:	687b      	ldr	r3, [r7, #4]
 8107a0e:	4a2b      	ldr	r2, [pc, #172]	; (8107abc <TIM_OC1_SetConfig+0x110>)
 8107a10:	4293      	cmp	r3, r2
 8107a12:	d00b      	beq.n	8107a2c <TIM_OC1_SetConfig+0x80>
 8107a14:	687b      	ldr	r3, [r7, #4]
 8107a16:	4a2a      	ldr	r2, [pc, #168]	; (8107ac0 <TIM_OC1_SetConfig+0x114>)
 8107a18:	4293      	cmp	r3, r2
 8107a1a:	d007      	beq.n	8107a2c <TIM_OC1_SetConfig+0x80>
 8107a1c:	687b      	ldr	r3, [r7, #4]
 8107a1e:	4a29      	ldr	r2, [pc, #164]	; (8107ac4 <TIM_OC1_SetConfig+0x118>)
 8107a20:	4293      	cmp	r3, r2
 8107a22:	d003      	beq.n	8107a2c <TIM_OC1_SetConfig+0x80>
 8107a24:	687b      	ldr	r3, [r7, #4]
 8107a26:	4a28      	ldr	r2, [pc, #160]	; (8107ac8 <TIM_OC1_SetConfig+0x11c>)
 8107a28:	4293      	cmp	r3, r2
 8107a2a:	d10c      	bne.n	8107a46 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8107a2c:	697b      	ldr	r3, [r7, #20]
 8107a2e:	f023 0308 	bic.w	r3, r3, #8
 8107a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8107a34:	683b      	ldr	r3, [r7, #0]
 8107a36:	68db      	ldr	r3, [r3, #12]
 8107a38:	697a      	ldr	r2, [r7, #20]
 8107a3a:	4313      	orrs	r3, r2
 8107a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8107a3e:	697b      	ldr	r3, [r7, #20]
 8107a40:	f023 0304 	bic.w	r3, r3, #4
 8107a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107a46:	687b      	ldr	r3, [r7, #4]
 8107a48:	4a1b      	ldr	r2, [pc, #108]	; (8107ab8 <TIM_OC1_SetConfig+0x10c>)
 8107a4a:	4293      	cmp	r3, r2
 8107a4c:	d00f      	beq.n	8107a6e <TIM_OC1_SetConfig+0xc2>
 8107a4e:	687b      	ldr	r3, [r7, #4]
 8107a50:	4a1a      	ldr	r2, [pc, #104]	; (8107abc <TIM_OC1_SetConfig+0x110>)
 8107a52:	4293      	cmp	r3, r2
 8107a54:	d00b      	beq.n	8107a6e <TIM_OC1_SetConfig+0xc2>
 8107a56:	687b      	ldr	r3, [r7, #4]
 8107a58:	4a19      	ldr	r2, [pc, #100]	; (8107ac0 <TIM_OC1_SetConfig+0x114>)
 8107a5a:	4293      	cmp	r3, r2
 8107a5c:	d007      	beq.n	8107a6e <TIM_OC1_SetConfig+0xc2>
 8107a5e:	687b      	ldr	r3, [r7, #4]
 8107a60:	4a18      	ldr	r2, [pc, #96]	; (8107ac4 <TIM_OC1_SetConfig+0x118>)
 8107a62:	4293      	cmp	r3, r2
 8107a64:	d003      	beq.n	8107a6e <TIM_OC1_SetConfig+0xc2>
 8107a66:	687b      	ldr	r3, [r7, #4]
 8107a68:	4a17      	ldr	r2, [pc, #92]	; (8107ac8 <TIM_OC1_SetConfig+0x11c>)
 8107a6a:	4293      	cmp	r3, r2
 8107a6c:	d111      	bne.n	8107a92 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8107a6e:	693b      	ldr	r3, [r7, #16]
 8107a70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107a74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8107a76:	693b      	ldr	r3, [r7, #16]
 8107a78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107a7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8107a7e:	683b      	ldr	r3, [r7, #0]
 8107a80:	695b      	ldr	r3, [r3, #20]
 8107a82:	693a      	ldr	r2, [r7, #16]
 8107a84:	4313      	orrs	r3, r2
 8107a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8107a88:	683b      	ldr	r3, [r7, #0]
 8107a8a:	699b      	ldr	r3, [r3, #24]
 8107a8c:	693a      	ldr	r2, [r7, #16]
 8107a8e:	4313      	orrs	r3, r2
 8107a90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107a92:	687b      	ldr	r3, [r7, #4]
 8107a94:	693a      	ldr	r2, [r7, #16]
 8107a96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107a98:	687b      	ldr	r3, [r7, #4]
 8107a9a:	68fa      	ldr	r2, [r7, #12]
 8107a9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8107a9e:	683b      	ldr	r3, [r7, #0]
 8107aa0:	685a      	ldr	r2, [r3, #4]
 8107aa2:	687b      	ldr	r3, [r7, #4]
 8107aa4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	697a      	ldr	r2, [r7, #20]
 8107aaa:	621a      	str	r2, [r3, #32]
}
 8107aac:	bf00      	nop
 8107aae:	371c      	adds	r7, #28
 8107ab0:	46bd      	mov	sp, r7
 8107ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ab6:	4770      	bx	lr
 8107ab8:	40010000 	.word	0x40010000
 8107abc:	40010400 	.word	0x40010400
 8107ac0:	40014000 	.word	0x40014000
 8107ac4:	40014400 	.word	0x40014400
 8107ac8:	40014800 	.word	0x40014800

08107acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107acc:	b480      	push	{r7}
 8107ace:	b087      	sub	sp, #28
 8107ad0:	af00      	add	r7, sp, #0
 8107ad2:	6078      	str	r0, [r7, #4]
 8107ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8107ad6:	687b      	ldr	r3, [r7, #4]
 8107ad8:	6a1b      	ldr	r3, [r3, #32]
 8107ada:	f023 0210 	bic.w	r2, r3, #16
 8107ade:	687b      	ldr	r3, [r7, #4]
 8107ae0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107ae2:	687b      	ldr	r3, [r7, #4]
 8107ae4:	6a1b      	ldr	r3, [r3, #32]
 8107ae6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107ae8:	687b      	ldr	r3, [r7, #4]
 8107aea:	685b      	ldr	r3, [r3, #4]
 8107aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107aee:	687b      	ldr	r3, [r7, #4]
 8107af0:	699b      	ldr	r3, [r3, #24]
 8107af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8107af4:	68fb      	ldr	r3, [r7, #12]
 8107af6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8107b00:	68fb      	ldr	r3, [r7, #12]
 8107b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107b08:	683b      	ldr	r3, [r7, #0]
 8107b0a:	681b      	ldr	r3, [r3, #0]
 8107b0c:	021b      	lsls	r3, r3, #8
 8107b0e:	68fa      	ldr	r2, [r7, #12]
 8107b10:	4313      	orrs	r3, r2
 8107b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8107b14:	697b      	ldr	r3, [r7, #20]
 8107b16:	f023 0320 	bic.w	r3, r3, #32
 8107b1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8107b1c:	683b      	ldr	r3, [r7, #0]
 8107b1e:	689b      	ldr	r3, [r3, #8]
 8107b20:	011b      	lsls	r3, r3, #4
 8107b22:	697a      	ldr	r2, [r7, #20]
 8107b24:	4313      	orrs	r3, r2
 8107b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8107b28:	687b      	ldr	r3, [r7, #4]
 8107b2a:	4a28      	ldr	r2, [pc, #160]	; (8107bcc <TIM_OC2_SetConfig+0x100>)
 8107b2c:	4293      	cmp	r3, r2
 8107b2e:	d003      	beq.n	8107b38 <TIM_OC2_SetConfig+0x6c>
 8107b30:	687b      	ldr	r3, [r7, #4]
 8107b32:	4a27      	ldr	r2, [pc, #156]	; (8107bd0 <TIM_OC2_SetConfig+0x104>)
 8107b34:	4293      	cmp	r3, r2
 8107b36:	d10d      	bne.n	8107b54 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8107b38:	697b      	ldr	r3, [r7, #20]
 8107b3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107b3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8107b40:	683b      	ldr	r3, [r7, #0]
 8107b42:	68db      	ldr	r3, [r3, #12]
 8107b44:	011b      	lsls	r3, r3, #4
 8107b46:	697a      	ldr	r2, [r7, #20]
 8107b48:	4313      	orrs	r3, r2
 8107b4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8107b4c:	697b      	ldr	r3, [r7, #20]
 8107b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8107b52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107b54:	687b      	ldr	r3, [r7, #4]
 8107b56:	4a1d      	ldr	r2, [pc, #116]	; (8107bcc <TIM_OC2_SetConfig+0x100>)
 8107b58:	4293      	cmp	r3, r2
 8107b5a:	d00f      	beq.n	8107b7c <TIM_OC2_SetConfig+0xb0>
 8107b5c:	687b      	ldr	r3, [r7, #4]
 8107b5e:	4a1c      	ldr	r2, [pc, #112]	; (8107bd0 <TIM_OC2_SetConfig+0x104>)
 8107b60:	4293      	cmp	r3, r2
 8107b62:	d00b      	beq.n	8107b7c <TIM_OC2_SetConfig+0xb0>
 8107b64:	687b      	ldr	r3, [r7, #4]
 8107b66:	4a1b      	ldr	r2, [pc, #108]	; (8107bd4 <TIM_OC2_SetConfig+0x108>)
 8107b68:	4293      	cmp	r3, r2
 8107b6a:	d007      	beq.n	8107b7c <TIM_OC2_SetConfig+0xb0>
 8107b6c:	687b      	ldr	r3, [r7, #4]
 8107b6e:	4a1a      	ldr	r2, [pc, #104]	; (8107bd8 <TIM_OC2_SetConfig+0x10c>)
 8107b70:	4293      	cmp	r3, r2
 8107b72:	d003      	beq.n	8107b7c <TIM_OC2_SetConfig+0xb0>
 8107b74:	687b      	ldr	r3, [r7, #4]
 8107b76:	4a19      	ldr	r2, [pc, #100]	; (8107bdc <TIM_OC2_SetConfig+0x110>)
 8107b78:	4293      	cmp	r3, r2
 8107b7a:	d113      	bne.n	8107ba4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8107b7c:	693b      	ldr	r3, [r7, #16]
 8107b7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107b82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8107b84:	693b      	ldr	r3, [r7, #16]
 8107b86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8107b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8107b8c:	683b      	ldr	r3, [r7, #0]
 8107b8e:	695b      	ldr	r3, [r3, #20]
 8107b90:	009b      	lsls	r3, r3, #2
 8107b92:	693a      	ldr	r2, [r7, #16]
 8107b94:	4313      	orrs	r3, r2
 8107b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8107b98:	683b      	ldr	r3, [r7, #0]
 8107b9a:	699b      	ldr	r3, [r3, #24]
 8107b9c:	009b      	lsls	r3, r3, #2
 8107b9e:	693a      	ldr	r2, [r7, #16]
 8107ba0:	4313      	orrs	r3, r2
 8107ba2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107ba4:	687b      	ldr	r3, [r7, #4]
 8107ba6:	693a      	ldr	r2, [r7, #16]
 8107ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107baa:	687b      	ldr	r3, [r7, #4]
 8107bac:	68fa      	ldr	r2, [r7, #12]
 8107bae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8107bb0:	683b      	ldr	r3, [r7, #0]
 8107bb2:	685a      	ldr	r2, [r3, #4]
 8107bb4:	687b      	ldr	r3, [r7, #4]
 8107bb6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	697a      	ldr	r2, [r7, #20]
 8107bbc:	621a      	str	r2, [r3, #32]
}
 8107bbe:	bf00      	nop
 8107bc0:	371c      	adds	r7, #28
 8107bc2:	46bd      	mov	sp, r7
 8107bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bc8:	4770      	bx	lr
 8107bca:	bf00      	nop
 8107bcc:	40010000 	.word	0x40010000
 8107bd0:	40010400 	.word	0x40010400
 8107bd4:	40014000 	.word	0x40014000
 8107bd8:	40014400 	.word	0x40014400
 8107bdc:	40014800 	.word	0x40014800

08107be0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107be0:	b480      	push	{r7}
 8107be2:	b087      	sub	sp, #28
 8107be4:	af00      	add	r7, sp, #0
 8107be6:	6078      	str	r0, [r7, #4]
 8107be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8107bea:	687b      	ldr	r3, [r7, #4]
 8107bec:	6a1b      	ldr	r3, [r3, #32]
 8107bee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8107bf2:	687b      	ldr	r3, [r7, #4]
 8107bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107bf6:	687b      	ldr	r3, [r7, #4]
 8107bf8:	6a1b      	ldr	r3, [r3, #32]
 8107bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107bfc:	687b      	ldr	r3, [r7, #4]
 8107bfe:	685b      	ldr	r3, [r3, #4]
 8107c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107c02:	687b      	ldr	r3, [r7, #4]
 8107c04:	69db      	ldr	r3, [r3, #28]
 8107c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8107c08:	68fb      	ldr	r3, [r7, #12]
 8107c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8107c14:	68fb      	ldr	r3, [r7, #12]
 8107c16:	f023 0303 	bic.w	r3, r3, #3
 8107c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107c1c:	683b      	ldr	r3, [r7, #0]
 8107c1e:	681b      	ldr	r3, [r3, #0]
 8107c20:	68fa      	ldr	r2, [r7, #12]
 8107c22:	4313      	orrs	r3, r2
 8107c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8107c26:	697b      	ldr	r3, [r7, #20]
 8107c28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8107c2e:	683b      	ldr	r3, [r7, #0]
 8107c30:	689b      	ldr	r3, [r3, #8]
 8107c32:	021b      	lsls	r3, r3, #8
 8107c34:	697a      	ldr	r2, [r7, #20]
 8107c36:	4313      	orrs	r3, r2
 8107c38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8107c3a:	687b      	ldr	r3, [r7, #4]
 8107c3c:	4a27      	ldr	r2, [pc, #156]	; (8107cdc <TIM_OC3_SetConfig+0xfc>)
 8107c3e:	4293      	cmp	r3, r2
 8107c40:	d003      	beq.n	8107c4a <TIM_OC3_SetConfig+0x6a>
 8107c42:	687b      	ldr	r3, [r7, #4]
 8107c44:	4a26      	ldr	r2, [pc, #152]	; (8107ce0 <TIM_OC3_SetConfig+0x100>)
 8107c46:	4293      	cmp	r3, r2
 8107c48:	d10d      	bne.n	8107c66 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8107c4a:	697b      	ldr	r3, [r7, #20]
 8107c4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8107c50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8107c52:	683b      	ldr	r3, [r7, #0]
 8107c54:	68db      	ldr	r3, [r3, #12]
 8107c56:	021b      	lsls	r3, r3, #8
 8107c58:	697a      	ldr	r2, [r7, #20]
 8107c5a:	4313      	orrs	r3, r2
 8107c5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8107c5e:	697b      	ldr	r3, [r7, #20]
 8107c60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107c64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107c66:	687b      	ldr	r3, [r7, #4]
 8107c68:	4a1c      	ldr	r2, [pc, #112]	; (8107cdc <TIM_OC3_SetConfig+0xfc>)
 8107c6a:	4293      	cmp	r3, r2
 8107c6c:	d00f      	beq.n	8107c8e <TIM_OC3_SetConfig+0xae>
 8107c6e:	687b      	ldr	r3, [r7, #4]
 8107c70:	4a1b      	ldr	r2, [pc, #108]	; (8107ce0 <TIM_OC3_SetConfig+0x100>)
 8107c72:	4293      	cmp	r3, r2
 8107c74:	d00b      	beq.n	8107c8e <TIM_OC3_SetConfig+0xae>
 8107c76:	687b      	ldr	r3, [r7, #4]
 8107c78:	4a1a      	ldr	r2, [pc, #104]	; (8107ce4 <TIM_OC3_SetConfig+0x104>)
 8107c7a:	4293      	cmp	r3, r2
 8107c7c:	d007      	beq.n	8107c8e <TIM_OC3_SetConfig+0xae>
 8107c7e:	687b      	ldr	r3, [r7, #4]
 8107c80:	4a19      	ldr	r2, [pc, #100]	; (8107ce8 <TIM_OC3_SetConfig+0x108>)
 8107c82:	4293      	cmp	r3, r2
 8107c84:	d003      	beq.n	8107c8e <TIM_OC3_SetConfig+0xae>
 8107c86:	687b      	ldr	r3, [r7, #4]
 8107c88:	4a18      	ldr	r2, [pc, #96]	; (8107cec <TIM_OC3_SetConfig+0x10c>)
 8107c8a:	4293      	cmp	r3, r2
 8107c8c:	d113      	bne.n	8107cb6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8107c8e:	693b      	ldr	r3, [r7, #16]
 8107c90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8107c94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8107c96:	693b      	ldr	r3, [r7, #16]
 8107c98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8107c9e:	683b      	ldr	r3, [r7, #0]
 8107ca0:	695b      	ldr	r3, [r3, #20]
 8107ca2:	011b      	lsls	r3, r3, #4
 8107ca4:	693a      	ldr	r2, [r7, #16]
 8107ca6:	4313      	orrs	r3, r2
 8107ca8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8107caa:	683b      	ldr	r3, [r7, #0]
 8107cac:	699b      	ldr	r3, [r3, #24]
 8107cae:	011b      	lsls	r3, r3, #4
 8107cb0:	693a      	ldr	r2, [r7, #16]
 8107cb2:	4313      	orrs	r3, r2
 8107cb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107cb6:	687b      	ldr	r3, [r7, #4]
 8107cb8:	693a      	ldr	r2, [r7, #16]
 8107cba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107cbc:	687b      	ldr	r3, [r7, #4]
 8107cbe:	68fa      	ldr	r2, [r7, #12]
 8107cc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8107cc2:	683b      	ldr	r3, [r7, #0]
 8107cc4:	685a      	ldr	r2, [r3, #4]
 8107cc6:	687b      	ldr	r3, [r7, #4]
 8107cc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107cca:	687b      	ldr	r3, [r7, #4]
 8107ccc:	697a      	ldr	r2, [r7, #20]
 8107cce:	621a      	str	r2, [r3, #32]
}
 8107cd0:	bf00      	nop
 8107cd2:	371c      	adds	r7, #28
 8107cd4:	46bd      	mov	sp, r7
 8107cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cda:	4770      	bx	lr
 8107cdc:	40010000 	.word	0x40010000
 8107ce0:	40010400 	.word	0x40010400
 8107ce4:	40014000 	.word	0x40014000
 8107ce8:	40014400 	.word	0x40014400
 8107cec:	40014800 	.word	0x40014800

08107cf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107cf0:	b480      	push	{r7}
 8107cf2:	b087      	sub	sp, #28
 8107cf4:	af00      	add	r7, sp, #0
 8107cf6:	6078      	str	r0, [r7, #4]
 8107cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8107cfa:	687b      	ldr	r3, [r7, #4]
 8107cfc:	6a1b      	ldr	r3, [r3, #32]
 8107cfe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8107d02:	687b      	ldr	r3, [r7, #4]
 8107d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107d06:	687b      	ldr	r3, [r7, #4]
 8107d08:	6a1b      	ldr	r3, [r3, #32]
 8107d0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107d0c:	687b      	ldr	r3, [r7, #4]
 8107d0e:	685b      	ldr	r3, [r3, #4]
 8107d10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107d12:	687b      	ldr	r3, [r7, #4]
 8107d14:	69db      	ldr	r3, [r3, #28]
 8107d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8107d18:	68fb      	ldr	r3, [r7, #12]
 8107d1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107d1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8107d24:	68fb      	ldr	r3, [r7, #12]
 8107d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107d2c:	683b      	ldr	r3, [r7, #0]
 8107d2e:	681b      	ldr	r3, [r3, #0]
 8107d30:	021b      	lsls	r3, r3, #8
 8107d32:	68fa      	ldr	r2, [r7, #12]
 8107d34:	4313      	orrs	r3, r2
 8107d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8107d38:	693b      	ldr	r3, [r7, #16]
 8107d3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107d3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8107d40:	683b      	ldr	r3, [r7, #0]
 8107d42:	689b      	ldr	r3, [r3, #8]
 8107d44:	031b      	lsls	r3, r3, #12
 8107d46:	693a      	ldr	r2, [r7, #16]
 8107d48:	4313      	orrs	r3, r2
 8107d4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107d4c:	687b      	ldr	r3, [r7, #4]
 8107d4e:	4a18      	ldr	r2, [pc, #96]	; (8107db0 <TIM_OC4_SetConfig+0xc0>)
 8107d50:	4293      	cmp	r3, r2
 8107d52:	d00f      	beq.n	8107d74 <TIM_OC4_SetConfig+0x84>
 8107d54:	687b      	ldr	r3, [r7, #4]
 8107d56:	4a17      	ldr	r2, [pc, #92]	; (8107db4 <TIM_OC4_SetConfig+0xc4>)
 8107d58:	4293      	cmp	r3, r2
 8107d5a:	d00b      	beq.n	8107d74 <TIM_OC4_SetConfig+0x84>
 8107d5c:	687b      	ldr	r3, [r7, #4]
 8107d5e:	4a16      	ldr	r2, [pc, #88]	; (8107db8 <TIM_OC4_SetConfig+0xc8>)
 8107d60:	4293      	cmp	r3, r2
 8107d62:	d007      	beq.n	8107d74 <TIM_OC4_SetConfig+0x84>
 8107d64:	687b      	ldr	r3, [r7, #4]
 8107d66:	4a15      	ldr	r2, [pc, #84]	; (8107dbc <TIM_OC4_SetConfig+0xcc>)
 8107d68:	4293      	cmp	r3, r2
 8107d6a:	d003      	beq.n	8107d74 <TIM_OC4_SetConfig+0x84>
 8107d6c:	687b      	ldr	r3, [r7, #4]
 8107d6e:	4a14      	ldr	r2, [pc, #80]	; (8107dc0 <TIM_OC4_SetConfig+0xd0>)
 8107d70:	4293      	cmp	r3, r2
 8107d72:	d109      	bne.n	8107d88 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8107d74:	697b      	ldr	r3, [r7, #20]
 8107d76:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8107d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8107d7c:	683b      	ldr	r3, [r7, #0]
 8107d7e:	695b      	ldr	r3, [r3, #20]
 8107d80:	019b      	lsls	r3, r3, #6
 8107d82:	697a      	ldr	r2, [r7, #20]
 8107d84:	4313      	orrs	r3, r2
 8107d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107d88:	687b      	ldr	r3, [r7, #4]
 8107d8a:	697a      	ldr	r2, [r7, #20]
 8107d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107d8e:	687b      	ldr	r3, [r7, #4]
 8107d90:	68fa      	ldr	r2, [r7, #12]
 8107d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8107d94:	683b      	ldr	r3, [r7, #0]
 8107d96:	685a      	ldr	r2, [r3, #4]
 8107d98:	687b      	ldr	r3, [r7, #4]
 8107d9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107d9c:	687b      	ldr	r3, [r7, #4]
 8107d9e:	693a      	ldr	r2, [r7, #16]
 8107da0:	621a      	str	r2, [r3, #32]
}
 8107da2:	bf00      	nop
 8107da4:	371c      	adds	r7, #28
 8107da6:	46bd      	mov	sp, r7
 8107da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107dac:	4770      	bx	lr
 8107dae:	bf00      	nop
 8107db0:	40010000 	.word	0x40010000
 8107db4:	40010400 	.word	0x40010400
 8107db8:	40014000 	.word	0x40014000
 8107dbc:	40014400 	.word	0x40014400
 8107dc0:	40014800 	.word	0x40014800

08107dc4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107dc4:	b480      	push	{r7}
 8107dc6:	b087      	sub	sp, #28
 8107dc8:	af00      	add	r7, sp, #0
 8107dca:	6078      	str	r0, [r7, #4]
 8107dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8107dce:	687b      	ldr	r3, [r7, #4]
 8107dd0:	6a1b      	ldr	r3, [r3, #32]
 8107dd2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8107dd6:	687b      	ldr	r3, [r7, #4]
 8107dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107dda:	687b      	ldr	r3, [r7, #4]
 8107ddc:	6a1b      	ldr	r3, [r3, #32]
 8107dde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107de0:	687b      	ldr	r3, [r7, #4]
 8107de2:	685b      	ldr	r3, [r3, #4]
 8107de4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107de6:	687b      	ldr	r3, [r7, #4]
 8107de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8107dec:	68fb      	ldr	r3, [r7, #12]
 8107dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107df8:	683b      	ldr	r3, [r7, #0]
 8107dfa:	681b      	ldr	r3, [r3, #0]
 8107dfc:	68fa      	ldr	r2, [r7, #12]
 8107dfe:	4313      	orrs	r3, r2
 8107e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8107e02:	693b      	ldr	r3, [r7, #16]
 8107e04:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107e08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8107e0a:	683b      	ldr	r3, [r7, #0]
 8107e0c:	689b      	ldr	r3, [r3, #8]
 8107e0e:	041b      	lsls	r3, r3, #16
 8107e10:	693a      	ldr	r2, [r7, #16]
 8107e12:	4313      	orrs	r3, r2
 8107e14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107e16:	687b      	ldr	r3, [r7, #4]
 8107e18:	4a17      	ldr	r2, [pc, #92]	; (8107e78 <TIM_OC5_SetConfig+0xb4>)
 8107e1a:	4293      	cmp	r3, r2
 8107e1c:	d00f      	beq.n	8107e3e <TIM_OC5_SetConfig+0x7a>
 8107e1e:	687b      	ldr	r3, [r7, #4]
 8107e20:	4a16      	ldr	r2, [pc, #88]	; (8107e7c <TIM_OC5_SetConfig+0xb8>)
 8107e22:	4293      	cmp	r3, r2
 8107e24:	d00b      	beq.n	8107e3e <TIM_OC5_SetConfig+0x7a>
 8107e26:	687b      	ldr	r3, [r7, #4]
 8107e28:	4a15      	ldr	r2, [pc, #84]	; (8107e80 <TIM_OC5_SetConfig+0xbc>)
 8107e2a:	4293      	cmp	r3, r2
 8107e2c:	d007      	beq.n	8107e3e <TIM_OC5_SetConfig+0x7a>
 8107e2e:	687b      	ldr	r3, [r7, #4]
 8107e30:	4a14      	ldr	r2, [pc, #80]	; (8107e84 <TIM_OC5_SetConfig+0xc0>)
 8107e32:	4293      	cmp	r3, r2
 8107e34:	d003      	beq.n	8107e3e <TIM_OC5_SetConfig+0x7a>
 8107e36:	687b      	ldr	r3, [r7, #4]
 8107e38:	4a13      	ldr	r2, [pc, #76]	; (8107e88 <TIM_OC5_SetConfig+0xc4>)
 8107e3a:	4293      	cmp	r3, r2
 8107e3c:	d109      	bne.n	8107e52 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8107e3e:	697b      	ldr	r3, [r7, #20]
 8107e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107e44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8107e46:	683b      	ldr	r3, [r7, #0]
 8107e48:	695b      	ldr	r3, [r3, #20]
 8107e4a:	021b      	lsls	r3, r3, #8
 8107e4c:	697a      	ldr	r2, [r7, #20]
 8107e4e:	4313      	orrs	r3, r2
 8107e50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107e52:	687b      	ldr	r3, [r7, #4]
 8107e54:	697a      	ldr	r2, [r7, #20]
 8107e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107e58:	687b      	ldr	r3, [r7, #4]
 8107e5a:	68fa      	ldr	r2, [r7, #12]
 8107e5c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8107e5e:	683b      	ldr	r3, [r7, #0]
 8107e60:	685a      	ldr	r2, [r3, #4]
 8107e62:	687b      	ldr	r3, [r7, #4]
 8107e64:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107e66:	687b      	ldr	r3, [r7, #4]
 8107e68:	693a      	ldr	r2, [r7, #16]
 8107e6a:	621a      	str	r2, [r3, #32]
}
 8107e6c:	bf00      	nop
 8107e6e:	371c      	adds	r7, #28
 8107e70:	46bd      	mov	sp, r7
 8107e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e76:	4770      	bx	lr
 8107e78:	40010000 	.word	0x40010000
 8107e7c:	40010400 	.word	0x40010400
 8107e80:	40014000 	.word	0x40014000
 8107e84:	40014400 	.word	0x40014400
 8107e88:	40014800 	.word	0x40014800

08107e8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107e8c:	b480      	push	{r7}
 8107e8e:	b087      	sub	sp, #28
 8107e90:	af00      	add	r7, sp, #0
 8107e92:	6078      	str	r0, [r7, #4]
 8107e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8107e96:	687b      	ldr	r3, [r7, #4]
 8107e98:	6a1b      	ldr	r3, [r3, #32]
 8107e9a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8107e9e:	687b      	ldr	r3, [r7, #4]
 8107ea0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107ea2:	687b      	ldr	r3, [r7, #4]
 8107ea4:	6a1b      	ldr	r3, [r3, #32]
 8107ea6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107ea8:	687b      	ldr	r3, [r7, #4]
 8107eaa:	685b      	ldr	r3, [r3, #4]
 8107eac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107eae:	687b      	ldr	r3, [r7, #4]
 8107eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8107eb4:	68fb      	ldr	r3, [r7, #12]
 8107eb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107eba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107ec0:	683b      	ldr	r3, [r7, #0]
 8107ec2:	681b      	ldr	r3, [r3, #0]
 8107ec4:	021b      	lsls	r3, r3, #8
 8107ec6:	68fa      	ldr	r2, [r7, #12]
 8107ec8:	4313      	orrs	r3, r2
 8107eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8107ecc:	693b      	ldr	r3, [r7, #16]
 8107ece:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8107ed2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8107ed4:	683b      	ldr	r3, [r7, #0]
 8107ed6:	689b      	ldr	r3, [r3, #8]
 8107ed8:	051b      	lsls	r3, r3, #20
 8107eda:	693a      	ldr	r2, [r7, #16]
 8107edc:	4313      	orrs	r3, r2
 8107ede:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107ee0:	687b      	ldr	r3, [r7, #4]
 8107ee2:	4a18      	ldr	r2, [pc, #96]	; (8107f44 <TIM_OC6_SetConfig+0xb8>)
 8107ee4:	4293      	cmp	r3, r2
 8107ee6:	d00f      	beq.n	8107f08 <TIM_OC6_SetConfig+0x7c>
 8107ee8:	687b      	ldr	r3, [r7, #4]
 8107eea:	4a17      	ldr	r2, [pc, #92]	; (8107f48 <TIM_OC6_SetConfig+0xbc>)
 8107eec:	4293      	cmp	r3, r2
 8107eee:	d00b      	beq.n	8107f08 <TIM_OC6_SetConfig+0x7c>
 8107ef0:	687b      	ldr	r3, [r7, #4]
 8107ef2:	4a16      	ldr	r2, [pc, #88]	; (8107f4c <TIM_OC6_SetConfig+0xc0>)
 8107ef4:	4293      	cmp	r3, r2
 8107ef6:	d007      	beq.n	8107f08 <TIM_OC6_SetConfig+0x7c>
 8107ef8:	687b      	ldr	r3, [r7, #4]
 8107efa:	4a15      	ldr	r2, [pc, #84]	; (8107f50 <TIM_OC6_SetConfig+0xc4>)
 8107efc:	4293      	cmp	r3, r2
 8107efe:	d003      	beq.n	8107f08 <TIM_OC6_SetConfig+0x7c>
 8107f00:	687b      	ldr	r3, [r7, #4]
 8107f02:	4a14      	ldr	r2, [pc, #80]	; (8107f54 <TIM_OC6_SetConfig+0xc8>)
 8107f04:	4293      	cmp	r3, r2
 8107f06:	d109      	bne.n	8107f1c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8107f08:	697b      	ldr	r3, [r7, #20]
 8107f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8107f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8107f10:	683b      	ldr	r3, [r7, #0]
 8107f12:	695b      	ldr	r3, [r3, #20]
 8107f14:	029b      	lsls	r3, r3, #10
 8107f16:	697a      	ldr	r2, [r7, #20]
 8107f18:	4313      	orrs	r3, r2
 8107f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107f1c:	687b      	ldr	r3, [r7, #4]
 8107f1e:	697a      	ldr	r2, [r7, #20]
 8107f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107f22:	687b      	ldr	r3, [r7, #4]
 8107f24:	68fa      	ldr	r2, [r7, #12]
 8107f26:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8107f28:	683b      	ldr	r3, [r7, #0]
 8107f2a:	685a      	ldr	r2, [r3, #4]
 8107f2c:	687b      	ldr	r3, [r7, #4]
 8107f2e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107f30:	687b      	ldr	r3, [r7, #4]
 8107f32:	693a      	ldr	r2, [r7, #16]
 8107f34:	621a      	str	r2, [r3, #32]
}
 8107f36:	bf00      	nop
 8107f38:	371c      	adds	r7, #28
 8107f3a:	46bd      	mov	sp, r7
 8107f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f40:	4770      	bx	lr
 8107f42:	bf00      	nop
 8107f44:	40010000 	.word	0x40010000
 8107f48:	40010400 	.word	0x40010400
 8107f4c:	40014000 	.word	0x40014000
 8107f50:	40014400 	.word	0x40014400
 8107f54:	40014800 	.word	0x40014800

08107f58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8107f58:	b480      	push	{r7}
 8107f5a:	b087      	sub	sp, #28
 8107f5c:	af00      	add	r7, sp, #0
 8107f5e:	60f8      	str	r0, [r7, #12]
 8107f60:	60b9      	str	r1, [r7, #8]
 8107f62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8107f64:	68bb      	ldr	r3, [r7, #8]
 8107f66:	f003 031f 	and.w	r3, r3, #31
 8107f6a:	2201      	movs	r2, #1
 8107f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8107f70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8107f72:	68fb      	ldr	r3, [r7, #12]
 8107f74:	6a1a      	ldr	r2, [r3, #32]
 8107f76:	697b      	ldr	r3, [r7, #20]
 8107f78:	43db      	mvns	r3, r3
 8107f7a:	401a      	ands	r2, r3
 8107f7c:	68fb      	ldr	r3, [r7, #12]
 8107f7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8107f80:	68fb      	ldr	r3, [r7, #12]
 8107f82:	6a1a      	ldr	r2, [r3, #32]
 8107f84:	68bb      	ldr	r3, [r7, #8]
 8107f86:	f003 031f 	and.w	r3, r3, #31
 8107f8a:	6879      	ldr	r1, [r7, #4]
 8107f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8107f90:	431a      	orrs	r2, r3
 8107f92:	68fb      	ldr	r3, [r7, #12]
 8107f94:	621a      	str	r2, [r3, #32]
}
 8107f96:	bf00      	nop
 8107f98:	371c      	adds	r7, #28
 8107f9a:	46bd      	mov	sp, r7
 8107f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fa0:	4770      	bx	lr
	...

08107fa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8107fa4:	b480      	push	{r7}
 8107fa6:	b085      	sub	sp, #20
 8107fa8:	af00      	add	r7, sp, #0
 8107faa:	6078      	str	r0, [r7, #4]
 8107fac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8107fae:	687b      	ldr	r3, [r7, #4]
 8107fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107fb4:	2b01      	cmp	r3, #1
 8107fb6:	d101      	bne.n	8107fbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8107fb8:	2302      	movs	r3, #2
 8107fba:	e06d      	b.n	8108098 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8107fbc:	687b      	ldr	r3, [r7, #4]
 8107fbe:	2201      	movs	r2, #1
 8107fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8107fc4:	687b      	ldr	r3, [r7, #4]
 8107fc6:	2202      	movs	r2, #2
 8107fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8107fcc:	687b      	ldr	r3, [r7, #4]
 8107fce:	681b      	ldr	r3, [r3, #0]
 8107fd0:	685b      	ldr	r3, [r3, #4]
 8107fd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107fd4:	687b      	ldr	r3, [r7, #4]
 8107fd6:	681b      	ldr	r3, [r3, #0]
 8107fd8:	689b      	ldr	r3, [r3, #8]
 8107fda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8107fdc:	687b      	ldr	r3, [r7, #4]
 8107fde:	681b      	ldr	r3, [r3, #0]
 8107fe0:	4a30      	ldr	r2, [pc, #192]	; (81080a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107fe2:	4293      	cmp	r3, r2
 8107fe4:	d004      	beq.n	8107ff0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8107fe6:	687b      	ldr	r3, [r7, #4]
 8107fe8:	681b      	ldr	r3, [r3, #0]
 8107fea:	4a2f      	ldr	r2, [pc, #188]	; (81080a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107fec:	4293      	cmp	r3, r2
 8107fee:	d108      	bne.n	8108002 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8107ff0:	68fb      	ldr	r3, [r7, #12]
 8107ff2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8107ff6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8107ff8:	683b      	ldr	r3, [r7, #0]
 8107ffa:	685b      	ldr	r3, [r3, #4]
 8107ffc:	68fa      	ldr	r2, [r7, #12]
 8107ffe:	4313      	orrs	r3, r2
 8108000:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8108002:	68fb      	ldr	r3, [r7, #12]
 8108004:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8108008:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810800a:	683b      	ldr	r3, [r7, #0]
 810800c:	681b      	ldr	r3, [r3, #0]
 810800e:	68fa      	ldr	r2, [r7, #12]
 8108010:	4313      	orrs	r3, r2
 8108012:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8108014:	687b      	ldr	r3, [r7, #4]
 8108016:	681b      	ldr	r3, [r3, #0]
 8108018:	68fa      	ldr	r2, [r7, #12]
 810801a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810801c:	687b      	ldr	r3, [r7, #4]
 810801e:	681b      	ldr	r3, [r3, #0]
 8108020:	4a20      	ldr	r2, [pc, #128]	; (81080a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8108022:	4293      	cmp	r3, r2
 8108024:	d022      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108026:	687b      	ldr	r3, [r7, #4]
 8108028:	681b      	ldr	r3, [r3, #0]
 810802a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810802e:	d01d      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108030:	687b      	ldr	r3, [r7, #4]
 8108032:	681b      	ldr	r3, [r3, #0]
 8108034:	4a1d      	ldr	r2, [pc, #116]	; (81080ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8108036:	4293      	cmp	r3, r2
 8108038:	d018      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810803a:	687b      	ldr	r3, [r7, #4]
 810803c:	681b      	ldr	r3, [r3, #0]
 810803e:	4a1c      	ldr	r2, [pc, #112]	; (81080b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8108040:	4293      	cmp	r3, r2
 8108042:	d013      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108044:	687b      	ldr	r3, [r7, #4]
 8108046:	681b      	ldr	r3, [r3, #0]
 8108048:	4a1a      	ldr	r2, [pc, #104]	; (81080b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810804a:	4293      	cmp	r3, r2
 810804c:	d00e      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810804e:	687b      	ldr	r3, [r7, #4]
 8108050:	681b      	ldr	r3, [r3, #0]
 8108052:	4a15      	ldr	r2, [pc, #84]	; (81080a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8108054:	4293      	cmp	r3, r2
 8108056:	d009      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108058:	687b      	ldr	r3, [r7, #4]
 810805a:	681b      	ldr	r3, [r3, #0]
 810805c:	4a16      	ldr	r2, [pc, #88]	; (81080b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810805e:	4293      	cmp	r3, r2
 8108060:	d004      	beq.n	810806c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108062:	687b      	ldr	r3, [r7, #4]
 8108064:	681b      	ldr	r3, [r3, #0]
 8108066:	4a15      	ldr	r2, [pc, #84]	; (81080bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8108068:	4293      	cmp	r3, r2
 810806a:	d10c      	bne.n	8108086 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810806c:	68bb      	ldr	r3, [r7, #8]
 810806e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8108072:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8108074:	683b      	ldr	r3, [r7, #0]
 8108076:	689b      	ldr	r3, [r3, #8]
 8108078:	68ba      	ldr	r2, [r7, #8]
 810807a:	4313      	orrs	r3, r2
 810807c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810807e:	687b      	ldr	r3, [r7, #4]
 8108080:	681b      	ldr	r3, [r3, #0]
 8108082:	68ba      	ldr	r2, [r7, #8]
 8108084:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8108086:	687b      	ldr	r3, [r7, #4]
 8108088:	2201      	movs	r2, #1
 810808a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810808e:	687b      	ldr	r3, [r7, #4]
 8108090:	2200      	movs	r2, #0
 8108092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8108096:	2300      	movs	r3, #0
}
 8108098:	4618      	mov	r0, r3
 810809a:	3714      	adds	r7, #20
 810809c:	46bd      	mov	sp, r7
 810809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080a2:	4770      	bx	lr
 81080a4:	40010000 	.word	0x40010000
 81080a8:	40010400 	.word	0x40010400
 81080ac:	40000400 	.word	0x40000400
 81080b0:	40000800 	.word	0x40000800
 81080b4:	40000c00 	.word	0x40000c00
 81080b8:	40001800 	.word	0x40001800
 81080bc:	40014000 	.word	0x40014000

081080c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81080c0:	b580      	push	{r7, lr}
 81080c2:	b082      	sub	sp, #8
 81080c4:	af00      	add	r7, sp, #0
 81080c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81080c8:	687b      	ldr	r3, [r7, #4]
 81080ca:	2b00      	cmp	r3, #0
 81080cc:	d101      	bne.n	81080d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81080ce:	2301      	movs	r3, #1
 81080d0:	e042      	b.n	8108158 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81080d2:	687b      	ldr	r3, [r7, #4]
 81080d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81080d8:	2b00      	cmp	r3, #0
 81080da:	d106      	bne.n	81080ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81080dc:	687b      	ldr	r3, [r7, #4]
 81080de:	2200      	movs	r2, #0
 81080e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81080e4:	6878      	ldr	r0, [r7, #4]
 81080e6:	f7f9 ffdb 	bl	81020a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81080ea:	687b      	ldr	r3, [r7, #4]
 81080ec:	2224      	movs	r2, #36	; 0x24
 81080ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 81080f2:	687b      	ldr	r3, [r7, #4]
 81080f4:	681b      	ldr	r3, [r3, #0]
 81080f6:	681a      	ldr	r2, [r3, #0]
 81080f8:	687b      	ldr	r3, [r7, #4]
 81080fa:	681b      	ldr	r3, [r3, #0]
 81080fc:	f022 0201 	bic.w	r2, r2, #1
 8108100:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8108102:	6878      	ldr	r0, [r7, #4]
 8108104:	f000 f8c2 	bl	810828c <UART_SetConfig>
 8108108:	4603      	mov	r3, r0
 810810a:	2b01      	cmp	r3, #1
 810810c:	d101      	bne.n	8108112 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810810e:	2301      	movs	r3, #1
 8108110:	e022      	b.n	8108158 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8108112:	687b      	ldr	r3, [r7, #4]
 8108114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108116:	2b00      	cmp	r3, #0
 8108118:	d002      	beq.n	8108120 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810811a:	6878      	ldr	r0, [r7, #4]
 810811c:	f000 fe1e 	bl	8108d5c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8108120:	687b      	ldr	r3, [r7, #4]
 8108122:	681b      	ldr	r3, [r3, #0]
 8108124:	685a      	ldr	r2, [r3, #4]
 8108126:	687b      	ldr	r3, [r7, #4]
 8108128:	681b      	ldr	r3, [r3, #0]
 810812a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810812e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8108130:	687b      	ldr	r3, [r7, #4]
 8108132:	681b      	ldr	r3, [r3, #0]
 8108134:	689a      	ldr	r2, [r3, #8]
 8108136:	687b      	ldr	r3, [r7, #4]
 8108138:	681b      	ldr	r3, [r3, #0]
 810813a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810813e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8108140:	687b      	ldr	r3, [r7, #4]
 8108142:	681b      	ldr	r3, [r3, #0]
 8108144:	681a      	ldr	r2, [r3, #0]
 8108146:	687b      	ldr	r3, [r7, #4]
 8108148:	681b      	ldr	r3, [r3, #0]
 810814a:	f042 0201 	orr.w	r2, r2, #1
 810814e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8108150:	6878      	ldr	r0, [r7, #4]
 8108152:	f000 fea5 	bl	8108ea0 <UART_CheckIdleState>
 8108156:	4603      	mov	r3, r0
}
 8108158:	4618      	mov	r0, r3
 810815a:	3708      	adds	r7, #8
 810815c:	46bd      	mov	sp, r7
 810815e:	bd80      	pop	{r7, pc}

08108160 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8108160:	b580      	push	{r7, lr}
 8108162:	b08a      	sub	sp, #40	; 0x28
 8108164:	af02      	add	r7, sp, #8
 8108166:	60f8      	str	r0, [r7, #12]
 8108168:	60b9      	str	r1, [r7, #8]
 810816a:	603b      	str	r3, [r7, #0]
 810816c:	4613      	mov	r3, r2
 810816e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8108170:	68fb      	ldr	r3, [r7, #12]
 8108172:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108176:	2b20      	cmp	r3, #32
 8108178:	f040 8083 	bne.w	8108282 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 810817c:	68bb      	ldr	r3, [r7, #8]
 810817e:	2b00      	cmp	r3, #0
 8108180:	d002      	beq.n	8108188 <HAL_UART_Transmit+0x28>
 8108182:	88fb      	ldrh	r3, [r7, #6]
 8108184:	2b00      	cmp	r3, #0
 8108186:	d101      	bne.n	810818c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8108188:	2301      	movs	r3, #1
 810818a:	e07b      	b.n	8108284 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 810818c:	68fb      	ldr	r3, [r7, #12]
 810818e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108192:	2b01      	cmp	r3, #1
 8108194:	d101      	bne.n	810819a <HAL_UART_Transmit+0x3a>
 8108196:	2302      	movs	r3, #2
 8108198:	e074      	b.n	8108284 <HAL_UART_Transmit+0x124>
 810819a:	68fb      	ldr	r3, [r7, #12]
 810819c:	2201      	movs	r2, #1
 810819e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81081a2:	68fb      	ldr	r3, [r7, #12]
 81081a4:	2200      	movs	r2, #0
 81081a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81081aa:	68fb      	ldr	r3, [r7, #12]
 81081ac:	2221      	movs	r2, #33	; 0x21
 81081ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 81081b2:	f7fa f94d 	bl	8102450 <HAL_GetTick>
 81081b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 81081b8:	68fb      	ldr	r3, [r7, #12]
 81081ba:	88fa      	ldrh	r2, [r7, #6]
 81081bc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 81081c0:	68fb      	ldr	r3, [r7, #12]
 81081c2:	88fa      	ldrh	r2, [r7, #6]
 81081c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81081c8:	68fb      	ldr	r3, [r7, #12]
 81081ca:	689b      	ldr	r3, [r3, #8]
 81081cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81081d0:	d108      	bne.n	81081e4 <HAL_UART_Transmit+0x84>
 81081d2:	68fb      	ldr	r3, [r7, #12]
 81081d4:	691b      	ldr	r3, [r3, #16]
 81081d6:	2b00      	cmp	r3, #0
 81081d8:	d104      	bne.n	81081e4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 81081da:	2300      	movs	r3, #0
 81081dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81081de:	68bb      	ldr	r3, [r7, #8]
 81081e0:	61bb      	str	r3, [r7, #24]
 81081e2:	e003      	b.n	81081ec <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 81081e4:	68bb      	ldr	r3, [r7, #8]
 81081e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81081e8:	2300      	movs	r3, #0
 81081ea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 81081ec:	68fb      	ldr	r3, [r7, #12]
 81081ee:	2200      	movs	r2, #0
 81081f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 81081f4:	e02c      	b.n	8108250 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 81081f6:	683b      	ldr	r3, [r7, #0]
 81081f8:	9300      	str	r3, [sp, #0]
 81081fa:	697b      	ldr	r3, [r7, #20]
 81081fc:	2200      	movs	r2, #0
 81081fe:	2180      	movs	r1, #128	; 0x80
 8108200:	68f8      	ldr	r0, [r7, #12]
 8108202:	f000 fe98 	bl	8108f36 <UART_WaitOnFlagUntilTimeout>
 8108206:	4603      	mov	r3, r0
 8108208:	2b00      	cmp	r3, #0
 810820a:	d001      	beq.n	8108210 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 810820c:	2303      	movs	r3, #3
 810820e:	e039      	b.n	8108284 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8108210:	69fb      	ldr	r3, [r7, #28]
 8108212:	2b00      	cmp	r3, #0
 8108214:	d10b      	bne.n	810822e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8108216:	69bb      	ldr	r3, [r7, #24]
 8108218:	881b      	ldrh	r3, [r3, #0]
 810821a:	461a      	mov	r2, r3
 810821c:	68fb      	ldr	r3, [r7, #12]
 810821e:	681b      	ldr	r3, [r3, #0]
 8108220:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8108224:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8108226:	69bb      	ldr	r3, [r7, #24]
 8108228:	3302      	adds	r3, #2
 810822a:	61bb      	str	r3, [r7, #24]
 810822c:	e007      	b.n	810823e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810822e:	69fb      	ldr	r3, [r7, #28]
 8108230:	781a      	ldrb	r2, [r3, #0]
 8108232:	68fb      	ldr	r3, [r7, #12]
 8108234:	681b      	ldr	r3, [r3, #0]
 8108236:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8108238:	69fb      	ldr	r3, [r7, #28]
 810823a:	3301      	adds	r3, #1
 810823c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810823e:	68fb      	ldr	r3, [r7, #12]
 8108240:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108244:	b29b      	uxth	r3, r3
 8108246:	3b01      	subs	r3, #1
 8108248:	b29a      	uxth	r2, r3
 810824a:	68fb      	ldr	r3, [r7, #12]
 810824c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8108250:	68fb      	ldr	r3, [r7, #12]
 8108252:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108256:	b29b      	uxth	r3, r3
 8108258:	2b00      	cmp	r3, #0
 810825a:	d1cc      	bne.n	81081f6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810825c:	683b      	ldr	r3, [r7, #0]
 810825e:	9300      	str	r3, [sp, #0]
 8108260:	697b      	ldr	r3, [r7, #20]
 8108262:	2200      	movs	r2, #0
 8108264:	2140      	movs	r1, #64	; 0x40
 8108266:	68f8      	ldr	r0, [r7, #12]
 8108268:	f000 fe65 	bl	8108f36 <UART_WaitOnFlagUntilTimeout>
 810826c:	4603      	mov	r3, r0
 810826e:	2b00      	cmp	r3, #0
 8108270:	d001      	beq.n	8108276 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8108272:	2303      	movs	r3, #3
 8108274:	e006      	b.n	8108284 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8108276:	68fb      	ldr	r3, [r7, #12]
 8108278:	2220      	movs	r2, #32
 810827a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 810827e:	2300      	movs	r3, #0
 8108280:	e000      	b.n	8108284 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8108282:	2302      	movs	r3, #2
  }
}
 8108284:	4618      	mov	r0, r3
 8108286:	3720      	adds	r7, #32
 8108288:	46bd      	mov	sp, r7
 810828a:	bd80      	pop	{r7, pc}

0810828c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810828c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8108290:	b092      	sub	sp, #72	; 0x48
 8108292:	af00      	add	r7, sp, #0
 8108294:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8108296:	2300      	movs	r3, #0
 8108298:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810829c:	697b      	ldr	r3, [r7, #20]
 810829e:	689a      	ldr	r2, [r3, #8]
 81082a0:	697b      	ldr	r3, [r7, #20]
 81082a2:	691b      	ldr	r3, [r3, #16]
 81082a4:	431a      	orrs	r2, r3
 81082a6:	697b      	ldr	r3, [r7, #20]
 81082a8:	695b      	ldr	r3, [r3, #20]
 81082aa:	431a      	orrs	r2, r3
 81082ac:	697b      	ldr	r3, [r7, #20]
 81082ae:	69db      	ldr	r3, [r3, #28]
 81082b0:	4313      	orrs	r3, r2
 81082b2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81082b4:	697b      	ldr	r3, [r7, #20]
 81082b6:	681b      	ldr	r3, [r3, #0]
 81082b8:	681a      	ldr	r2, [r3, #0]
 81082ba:	4bbd      	ldr	r3, [pc, #756]	; (81085b0 <UART_SetConfig+0x324>)
 81082bc:	4013      	ands	r3, r2
 81082be:	697a      	ldr	r2, [r7, #20]
 81082c0:	6812      	ldr	r2, [r2, #0]
 81082c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81082c4:	430b      	orrs	r3, r1
 81082c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81082c8:	697b      	ldr	r3, [r7, #20]
 81082ca:	681b      	ldr	r3, [r3, #0]
 81082cc:	685b      	ldr	r3, [r3, #4]
 81082ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81082d2:	697b      	ldr	r3, [r7, #20]
 81082d4:	68da      	ldr	r2, [r3, #12]
 81082d6:	697b      	ldr	r3, [r7, #20]
 81082d8:	681b      	ldr	r3, [r3, #0]
 81082da:	430a      	orrs	r2, r1
 81082dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81082de:	697b      	ldr	r3, [r7, #20]
 81082e0:	699b      	ldr	r3, [r3, #24]
 81082e2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81082e4:	697b      	ldr	r3, [r7, #20]
 81082e6:	681b      	ldr	r3, [r3, #0]
 81082e8:	4ab2      	ldr	r2, [pc, #712]	; (81085b4 <UART_SetConfig+0x328>)
 81082ea:	4293      	cmp	r3, r2
 81082ec:	d004      	beq.n	81082f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81082ee:	697b      	ldr	r3, [r7, #20]
 81082f0:	6a1b      	ldr	r3, [r3, #32]
 81082f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 81082f4:	4313      	orrs	r3, r2
 81082f6:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 81082f8:	697b      	ldr	r3, [r7, #20]
 81082fa:	681b      	ldr	r3, [r3, #0]
 81082fc:	689b      	ldr	r3, [r3, #8]
 81082fe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8108302:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8108306:	697a      	ldr	r2, [r7, #20]
 8108308:	6812      	ldr	r2, [r2, #0]
 810830a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810830c:	430b      	orrs	r3, r1
 810830e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8108310:	697b      	ldr	r3, [r7, #20]
 8108312:	681b      	ldr	r3, [r3, #0]
 8108314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108316:	f023 010f 	bic.w	r1, r3, #15
 810831a:	697b      	ldr	r3, [r7, #20]
 810831c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810831e:	697b      	ldr	r3, [r7, #20]
 8108320:	681b      	ldr	r3, [r3, #0]
 8108322:	430a      	orrs	r2, r1
 8108324:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8108326:	697b      	ldr	r3, [r7, #20]
 8108328:	681b      	ldr	r3, [r3, #0]
 810832a:	4aa3      	ldr	r2, [pc, #652]	; (81085b8 <UART_SetConfig+0x32c>)
 810832c:	4293      	cmp	r3, r2
 810832e:	d177      	bne.n	8108420 <UART_SetConfig+0x194>
 8108330:	4ba2      	ldr	r3, [pc, #648]	; (81085bc <UART_SetConfig+0x330>)
 8108332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108334:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8108338:	2b28      	cmp	r3, #40	; 0x28
 810833a:	d86d      	bhi.n	8108418 <UART_SetConfig+0x18c>
 810833c:	a201      	add	r2, pc, #4	; (adr r2, 8108344 <UART_SetConfig+0xb8>)
 810833e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108342:	bf00      	nop
 8108344:	081083e9 	.word	0x081083e9
 8108348:	08108419 	.word	0x08108419
 810834c:	08108419 	.word	0x08108419
 8108350:	08108419 	.word	0x08108419
 8108354:	08108419 	.word	0x08108419
 8108358:	08108419 	.word	0x08108419
 810835c:	08108419 	.word	0x08108419
 8108360:	08108419 	.word	0x08108419
 8108364:	081083f1 	.word	0x081083f1
 8108368:	08108419 	.word	0x08108419
 810836c:	08108419 	.word	0x08108419
 8108370:	08108419 	.word	0x08108419
 8108374:	08108419 	.word	0x08108419
 8108378:	08108419 	.word	0x08108419
 810837c:	08108419 	.word	0x08108419
 8108380:	08108419 	.word	0x08108419
 8108384:	081083f9 	.word	0x081083f9
 8108388:	08108419 	.word	0x08108419
 810838c:	08108419 	.word	0x08108419
 8108390:	08108419 	.word	0x08108419
 8108394:	08108419 	.word	0x08108419
 8108398:	08108419 	.word	0x08108419
 810839c:	08108419 	.word	0x08108419
 81083a0:	08108419 	.word	0x08108419
 81083a4:	08108401 	.word	0x08108401
 81083a8:	08108419 	.word	0x08108419
 81083ac:	08108419 	.word	0x08108419
 81083b0:	08108419 	.word	0x08108419
 81083b4:	08108419 	.word	0x08108419
 81083b8:	08108419 	.word	0x08108419
 81083bc:	08108419 	.word	0x08108419
 81083c0:	08108419 	.word	0x08108419
 81083c4:	08108409 	.word	0x08108409
 81083c8:	08108419 	.word	0x08108419
 81083cc:	08108419 	.word	0x08108419
 81083d0:	08108419 	.word	0x08108419
 81083d4:	08108419 	.word	0x08108419
 81083d8:	08108419 	.word	0x08108419
 81083dc:	08108419 	.word	0x08108419
 81083e0:	08108419 	.word	0x08108419
 81083e4:	08108411 	.word	0x08108411
 81083e8:	2301      	movs	r3, #1
 81083ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81083ee:	e220      	b.n	8108832 <UART_SetConfig+0x5a6>
 81083f0:	2304      	movs	r3, #4
 81083f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81083f6:	e21c      	b.n	8108832 <UART_SetConfig+0x5a6>
 81083f8:	2308      	movs	r3, #8
 81083fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81083fe:	e218      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108400:	2310      	movs	r3, #16
 8108402:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108406:	e214      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108408:	2320      	movs	r3, #32
 810840a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810840e:	e210      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108410:	2340      	movs	r3, #64	; 0x40
 8108412:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108416:	e20c      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108418:	2380      	movs	r3, #128	; 0x80
 810841a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810841e:	e208      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108420:	697b      	ldr	r3, [r7, #20]
 8108422:	681b      	ldr	r3, [r3, #0]
 8108424:	4a66      	ldr	r2, [pc, #408]	; (81085c0 <UART_SetConfig+0x334>)
 8108426:	4293      	cmp	r3, r2
 8108428:	d130      	bne.n	810848c <UART_SetConfig+0x200>
 810842a:	4b64      	ldr	r3, [pc, #400]	; (81085bc <UART_SetConfig+0x330>)
 810842c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810842e:	f003 0307 	and.w	r3, r3, #7
 8108432:	2b05      	cmp	r3, #5
 8108434:	d826      	bhi.n	8108484 <UART_SetConfig+0x1f8>
 8108436:	a201      	add	r2, pc, #4	; (adr r2, 810843c <UART_SetConfig+0x1b0>)
 8108438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810843c:	08108455 	.word	0x08108455
 8108440:	0810845d 	.word	0x0810845d
 8108444:	08108465 	.word	0x08108465
 8108448:	0810846d 	.word	0x0810846d
 810844c:	08108475 	.word	0x08108475
 8108450:	0810847d 	.word	0x0810847d
 8108454:	2300      	movs	r3, #0
 8108456:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810845a:	e1ea      	b.n	8108832 <UART_SetConfig+0x5a6>
 810845c:	2304      	movs	r3, #4
 810845e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108462:	e1e6      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108464:	2308      	movs	r3, #8
 8108466:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810846a:	e1e2      	b.n	8108832 <UART_SetConfig+0x5a6>
 810846c:	2310      	movs	r3, #16
 810846e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108472:	e1de      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108474:	2320      	movs	r3, #32
 8108476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810847a:	e1da      	b.n	8108832 <UART_SetConfig+0x5a6>
 810847c:	2340      	movs	r3, #64	; 0x40
 810847e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108482:	e1d6      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108484:	2380      	movs	r3, #128	; 0x80
 8108486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810848a:	e1d2      	b.n	8108832 <UART_SetConfig+0x5a6>
 810848c:	697b      	ldr	r3, [r7, #20]
 810848e:	681b      	ldr	r3, [r3, #0]
 8108490:	4a4c      	ldr	r2, [pc, #304]	; (81085c4 <UART_SetConfig+0x338>)
 8108492:	4293      	cmp	r3, r2
 8108494:	d130      	bne.n	81084f8 <UART_SetConfig+0x26c>
 8108496:	4b49      	ldr	r3, [pc, #292]	; (81085bc <UART_SetConfig+0x330>)
 8108498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810849a:	f003 0307 	and.w	r3, r3, #7
 810849e:	2b05      	cmp	r3, #5
 81084a0:	d826      	bhi.n	81084f0 <UART_SetConfig+0x264>
 81084a2:	a201      	add	r2, pc, #4	; (adr r2, 81084a8 <UART_SetConfig+0x21c>)
 81084a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81084a8:	081084c1 	.word	0x081084c1
 81084ac:	081084c9 	.word	0x081084c9
 81084b0:	081084d1 	.word	0x081084d1
 81084b4:	081084d9 	.word	0x081084d9
 81084b8:	081084e1 	.word	0x081084e1
 81084bc:	081084e9 	.word	0x081084e9
 81084c0:	2300      	movs	r3, #0
 81084c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084c6:	e1b4      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084c8:	2304      	movs	r3, #4
 81084ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084ce:	e1b0      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084d0:	2308      	movs	r3, #8
 81084d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084d6:	e1ac      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084d8:	2310      	movs	r3, #16
 81084da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084de:	e1a8      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084e0:	2320      	movs	r3, #32
 81084e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084e6:	e1a4      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084e8:	2340      	movs	r3, #64	; 0x40
 81084ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084ee:	e1a0      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084f0:	2380      	movs	r3, #128	; 0x80
 81084f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084f6:	e19c      	b.n	8108832 <UART_SetConfig+0x5a6>
 81084f8:	697b      	ldr	r3, [r7, #20]
 81084fa:	681b      	ldr	r3, [r3, #0]
 81084fc:	4a32      	ldr	r2, [pc, #200]	; (81085c8 <UART_SetConfig+0x33c>)
 81084fe:	4293      	cmp	r3, r2
 8108500:	d130      	bne.n	8108564 <UART_SetConfig+0x2d8>
 8108502:	4b2e      	ldr	r3, [pc, #184]	; (81085bc <UART_SetConfig+0x330>)
 8108504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108506:	f003 0307 	and.w	r3, r3, #7
 810850a:	2b05      	cmp	r3, #5
 810850c:	d826      	bhi.n	810855c <UART_SetConfig+0x2d0>
 810850e:	a201      	add	r2, pc, #4	; (adr r2, 8108514 <UART_SetConfig+0x288>)
 8108510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108514:	0810852d 	.word	0x0810852d
 8108518:	08108535 	.word	0x08108535
 810851c:	0810853d 	.word	0x0810853d
 8108520:	08108545 	.word	0x08108545
 8108524:	0810854d 	.word	0x0810854d
 8108528:	08108555 	.word	0x08108555
 810852c:	2300      	movs	r3, #0
 810852e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108532:	e17e      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108534:	2304      	movs	r3, #4
 8108536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810853a:	e17a      	b.n	8108832 <UART_SetConfig+0x5a6>
 810853c:	2308      	movs	r3, #8
 810853e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108542:	e176      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108544:	2310      	movs	r3, #16
 8108546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810854a:	e172      	b.n	8108832 <UART_SetConfig+0x5a6>
 810854c:	2320      	movs	r3, #32
 810854e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108552:	e16e      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108554:	2340      	movs	r3, #64	; 0x40
 8108556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810855a:	e16a      	b.n	8108832 <UART_SetConfig+0x5a6>
 810855c:	2380      	movs	r3, #128	; 0x80
 810855e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108562:	e166      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108564:	697b      	ldr	r3, [r7, #20]
 8108566:	681b      	ldr	r3, [r3, #0]
 8108568:	4a18      	ldr	r2, [pc, #96]	; (81085cc <UART_SetConfig+0x340>)
 810856a:	4293      	cmp	r3, r2
 810856c:	d140      	bne.n	81085f0 <UART_SetConfig+0x364>
 810856e:	4b13      	ldr	r3, [pc, #76]	; (81085bc <UART_SetConfig+0x330>)
 8108570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108572:	f003 0307 	and.w	r3, r3, #7
 8108576:	2b05      	cmp	r3, #5
 8108578:	d836      	bhi.n	81085e8 <UART_SetConfig+0x35c>
 810857a:	a201      	add	r2, pc, #4	; (adr r2, 8108580 <UART_SetConfig+0x2f4>)
 810857c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108580:	08108599 	.word	0x08108599
 8108584:	081085a1 	.word	0x081085a1
 8108588:	081085a9 	.word	0x081085a9
 810858c:	081085d1 	.word	0x081085d1
 8108590:	081085d9 	.word	0x081085d9
 8108594:	081085e1 	.word	0x081085e1
 8108598:	2300      	movs	r3, #0
 810859a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810859e:	e148      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085a0:	2304      	movs	r3, #4
 81085a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085a6:	e144      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085a8:	2308      	movs	r3, #8
 81085aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085ae:	e140      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085b0:	cfff69f3 	.word	0xcfff69f3
 81085b4:	58000c00 	.word	0x58000c00
 81085b8:	40011000 	.word	0x40011000
 81085bc:	58024400 	.word	0x58024400
 81085c0:	40004400 	.word	0x40004400
 81085c4:	40004800 	.word	0x40004800
 81085c8:	40004c00 	.word	0x40004c00
 81085cc:	40005000 	.word	0x40005000
 81085d0:	2310      	movs	r3, #16
 81085d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085d6:	e12c      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085d8:	2320      	movs	r3, #32
 81085da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085de:	e128      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085e0:	2340      	movs	r3, #64	; 0x40
 81085e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085e6:	e124      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085e8:	2380      	movs	r3, #128	; 0x80
 81085ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085ee:	e120      	b.n	8108832 <UART_SetConfig+0x5a6>
 81085f0:	697b      	ldr	r3, [r7, #20]
 81085f2:	681b      	ldr	r3, [r3, #0]
 81085f4:	4acb      	ldr	r2, [pc, #812]	; (8108924 <UART_SetConfig+0x698>)
 81085f6:	4293      	cmp	r3, r2
 81085f8:	d176      	bne.n	81086e8 <UART_SetConfig+0x45c>
 81085fa:	4bcb      	ldr	r3, [pc, #812]	; (8108928 <UART_SetConfig+0x69c>)
 81085fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81085fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8108602:	2b28      	cmp	r3, #40	; 0x28
 8108604:	d86c      	bhi.n	81086e0 <UART_SetConfig+0x454>
 8108606:	a201      	add	r2, pc, #4	; (adr r2, 810860c <UART_SetConfig+0x380>)
 8108608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810860c:	081086b1 	.word	0x081086b1
 8108610:	081086e1 	.word	0x081086e1
 8108614:	081086e1 	.word	0x081086e1
 8108618:	081086e1 	.word	0x081086e1
 810861c:	081086e1 	.word	0x081086e1
 8108620:	081086e1 	.word	0x081086e1
 8108624:	081086e1 	.word	0x081086e1
 8108628:	081086e1 	.word	0x081086e1
 810862c:	081086b9 	.word	0x081086b9
 8108630:	081086e1 	.word	0x081086e1
 8108634:	081086e1 	.word	0x081086e1
 8108638:	081086e1 	.word	0x081086e1
 810863c:	081086e1 	.word	0x081086e1
 8108640:	081086e1 	.word	0x081086e1
 8108644:	081086e1 	.word	0x081086e1
 8108648:	081086e1 	.word	0x081086e1
 810864c:	081086c1 	.word	0x081086c1
 8108650:	081086e1 	.word	0x081086e1
 8108654:	081086e1 	.word	0x081086e1
 8108658:	081086e1 	.word	0x081086e1
 810865c:	081086e1 	.word	0x081086e1
 8108660:	081086e1 	.word	0x081086e1
 8108664:	081086e1 	.word	0x081086e1
 8108668:	081086e1 	.word	0x081086e1
 810866c:	081086c9 	.word	0x081086c9
 8108670:	081086e1 	.word	0x081086e1
 8108674:	081086e1 	.word	0x081086e1
 8108678:	081086e1 	.word	0x081086e1
 810867c:	081086e1 	.word	0x081086e1
 8108680:	081086e1 	.word	0x081086e1
 8108684:	081086e1 	.word	0x081086e1
 8108688:	081086e1 	.word	0x081086e1
 810868c:	081086d1 	.word	0x081086d1
 8108690:	081086e1 	.word	0x081086e1
 8108694:	081086e1 	.word	0x081086e1
 8108698:	081086e1 	.word	0x081086e1
 810869c:	081086e1 	.word	0x081086e1
 81086a0:	081086e1 	.word	0x081086e1
 81086a4:	081086e1 	.word	0x081086e1
 81086a8:	081086e1 	.word	0x081086e1
 81086ac:	081086d9 	.word	0x081086d9
 81086b0:	2301      	movs	r3, #1
 81086b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086b6:	e0bc      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086b8:	2304      	movs	r3, #4
 81086ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086be:	e0b8      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086c0:	2308      	movs	r3, #8
 81086c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086c6:	e0b4      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086c8:	2310      	movs	r3, #16
 81086ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086ce:	e0b0      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086d0:	2320      	movs	r3, #32
 81086d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086d6:	e0ac      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086d8:	2340      	movs	r3, #64	; 0x40
 81086da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086de:	e0a8      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086e0:	2380      	movs	r3, #128	; 0x80
 81086e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086e6:	e0a4      	b.n	8108832 <UART_SetConfig+0x5a6>
 81086e8:	697b      	ldr	r3, [r7, #20]
 81086ea:	681b      	ldr	r3, [r3, #0]
 81086ec:	4a8f      	ldr	r2, [pc, #572]	; (810892c <UART_SetConfig+0x6a0>)
 81086ee:	4293      	cmp	r3, r2
 81086f0:	d130      	bne.n	8108754 <UART_SetConfig+0x4c8>
 81086f2:	4b8d      	ldr	r3, [pc, #564]	; (8108928 <UART_SetConfig+0x69c>)
 81086f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81086f6:	f003 0307 	and.w	r3, r3, #7
 81086fa:	2b05      	cmp	r3, #5
 81086fc:	d826      	bhi.n	810874c <UART_SetConfig+0x4c0>
 81086fe:	a201      	add	r2, pc, #4	; (adr r2, 8108704 <UART_SetConfig+0x478>)
 8108700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108704:	0810871d 	.word	0x0810871d
 8108708:	08108725 	.word	0x08108725
 810870c:	0810872d 	.word	0x0810872d
 8108710:	08108735 	.word	0x08108735
 8108714:	0810873d 	.word	0x0810873d
 8108718:	08108745 	.word	0x08108745
 810871c:	2300      	movs	r3, #0
 810871e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108722:	e086      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108724:	2304      	movs	r3, #4
 8108726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810872a:	e082      	b.n	8108832 <UART_SetConfig+0x5a6>
 810872c:	2308      	movs	r3, #8
 810872e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108732:	e07e      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108734:	2310      	movs	r3, #16
 8108736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810873a:	e07a      	b.n	8108832 <UART_SetConfig+0x5a6>
 810873c:	2320      	movs	r3, #32
 810873e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108742:	e076      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108744:	2340      	movs	r3, #64	; 0x40
 8108746:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810874a:	e072      	b.n	8108832 <UART_SetConfig+0x5a6>
 810874c:	2380      	movs	r3, #128	; 0x80
 810874e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108752:	e06e      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108754:	697b      	ldr	r3, [r7, #20]
 8108756:	681b      	ldr	r3, [r3, #0]
 8108758:	4a75      	ldr	r2, [pc, #468]	; (8108930 <UART_SetConfig+0x6a4>)
 810875a:	4293      	cmp	r3, r2
 810875c:	d130      	bne.n	81087c0 <UART_SetConfig+0x534>
 810875e:	4b72      	ldr	r3, [pc, #456]	; (8108928 <UART_SetConfig+0x69c>)
 8108760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108762:	f003 0307 	and.w	r3, r3, #7
 8108766:	2b05      	cmp	r3, #5
 8108768:	d826      	bhi.n	81087b8 <UART_SetConfig+0x52c>
 810876a:	a201      	add	r2, pc, #4	; (adr r2, 8108770 <UART_SetConfig+0x4e4>)
 810876c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108770:	08108789 	.word	0x08108789
 8108774:	08108791 	.word	0x08108791
 8108778:	08108799 	.word	0x08108799
 810877c:	081087a1 	.word	0x081087a1
 8108780:	081087a9 	.word	0x081087a9
 8108784:	081087b1 	.word	0x081087b1
 8108788:	2300      	movs	r3, #0
 810878a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810878e:	e050      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108790:	2304      	movs	r3, #4
 8108792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108796:	e04c      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108798:	2308      	movs	r3, #8
 810879a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810879e:	e048      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087a0:	2310      	movs	r3, #16
 81087a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087a6:	e044      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087a8:	2320      	movs	r3, #32
 81087aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087ae:	e040      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087b0:	2340      	movs	r3, #64	; 0x40
 81087b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087b6:	e03c      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087b8:	2380      	movs	r3, #128	; 0x80
 81087ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087be:	e038      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087c0:	697b      	ldr	r3, [r7, #20]
 81087c2:	681b      	ldr	r3, [r3, #0]
 81087c4:	4a5b      	ldr	r2, [pc, #364]	; (8108934 <UART_SetConfig+0x6a8>)
 81087c6:	4293      	cmp	r3, r2
 81087c8:	d130      	bne.n	810882c <UART_SetConfig+0x5a0>
 81087ca:	4b57      	ldr	r3, [pc, #348]	; (8108928 <UART_SetConfig+0x69c>)
 81087cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81087ce:	f003 0307 	and.w	r3, r3, #7
 81087d2:	2b05      	cmp	r3, #5
 81087d4:	d826      	bhi.n	8108824 <UART_SetConfig+0x598>
 81087d6:	a201      	add	r2, pc, #4	; (adr r2, 81087dc <UART_SetConfig+0x550>)
 81087d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81087dc:	081087f5 	.word	0x081087f5
 81087e0:	081087fd 	.word	0x081087fd
 81087e4:	08108805 	.word	0x08108805
 81087e8:	0810880d 	.word	0x0810880d
 81087ec:	08108815 	.word	0x08108815
 81087f0:	0810881d 	.word	0x0810881d
 81087f4:	2302      	movs	r3, #2
 81087f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087fa:	e01a      	b.n	8108832 <UART_SetConfig+0x5a6>
 81087fc:	2304      	movs	r3, #4
 81087fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108802:	e016      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108804:	2308      	movs	r3, #8
 8108806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810880a:	e012      	b.n	8108832 <UART_SetConfig+0x5a6>
 810880c:	2310      	movs	r3, #16
 810880e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108812:	e00e      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108814:	2320      	movs	r3, #32
 8108816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810881a:	e00a      	b.n	8108832 <UART_SetConfig+0x5a6>
 810881c:	2340      	movs	r3, #64	; 0x40
 810881e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108822:	e006      	b.n	8108832 <UART_SetConfig+0x5a6>
 8108824:	2380      	movs	r3, #128	; 0x80
 8108826:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810882a:	e002      	b.n	8108832 <UART_SetConfig+0x5a6>
 810882c:	2380      	movs	r3, #128	; 0x80
 810882e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8108832:	697b      	ldr	r3, [r7, #20]
 8108834:	681b      	ldr	r3, [r3, #0]
 8108836:	4a3f      	ldr	r2, [pc, #252]	; (8108934 <UART_SetConfig+0x6a8>)
 8108838:	4293      	cmp	r3, r2
 810883a:	f040 80f8 	bne.w	8108a2e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810883e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108842:	2b20      	cmp	r3, #32
 8108844:	dc46      	bgt.n	81088d4 <UART_SetConfig+0x648>
 8108846:	2b02      	cmp	r3, #2
 8108848:	f2c0 8082 	blt.w	8108950 <UART_SetConfig+0x6c4>
 810884c:	3b02      	subs	r3, #2
 810884e:	2b1e      	cmp	r3, #30
 8108850:	d87e      	bhi.n	8108950 <UART_SetConfig+0x6c4>
 8108852:	a201      	add	r2, pc, #4	; (adr r2, 8108858 <UART_SetConfig+0x5cc>)
 8108854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108858:	081088db 	.word	0x081088db
 810885c:	08108951 	.word	0x08108951
 8108860:	081088e3 	.word	0x081088e3
 8108864:	08108951 	.word	0x08108951
 8108868:	08108951 	.word	0x08108951
 810886c:	08108951 	.word	0x08108951
 8108870:	081088f3 	.word	0x081088f3
 8108874:	08108951 	.word	0x08108951
 8108878:	08108951 	.word	0x08108951
 810887c:	08108951 	.word	0x08108951
 8108880:	08108951 	.word	0x08108951
 8108884:	08108951 	.word	0x08108951
 8108888:	08108951 	.word	0x08108951
 810888c:	08108951 	.word	0x08108951
 8108890:	08108903 	.word	0x08108903
 8108894:	08108951 	.word	0x08108951
 8108898:	08108951 	.word	0x08108951
 810889c:	08108951 	.word	0x08108951
 81088a0:	08108951 	.word	0x08108951
 81088a4:	08108951 	.word	0x08108951
 81088a8:	08108951 	.word	0x08108951
 81088ac:	08108951 	.word	0x08108951
 81088b0:	08108951 	.word	0x08108951
 81088b4:	08108951 	.word	0x08108951
 81088b8:	08108951 	.word	0x08108951
 81088bc:	08108951 	.word	0x08108951
 81088c0:	08108951 	.word	0x08108951
 81088c4:	08108951 	.word	0x08108951
 81088c8:	08108951 	.word	0x08108951
 81088cc:	08108951 	.word	0x08108951
 81088d0:	08108943 	.word	0x08108943
 81088d4:	2b40      	cmp	r3, #64	; 0x40
 81088d6:	d037      	beq.n	8108948 <UART_SetConfig+0x6bc>
 81088d8:	e03a      	b.n	8108950 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81088da:	f7fd fe35 	bl	8106548 <HAL_RCCEx_GetD3PCLK1Freq>
 81088de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81088e0:	e03c      	b.n	810895c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81088e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81088e6:	4618      	mov	r0, r3
 81088e8:	f7fd fe44 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81088ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81088ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81088f0:	e034      	b.n	810895c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81088f2:	f107 0318 	add.w	r3, r7, #24
 81088f6:	4618      	mov	r0, r3
 81088f8:	f7fd ff90 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81088fc:	69fb      	ldr	r3, [r7, #28]
 81088fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108900:	e02c      	b.n	810895c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108902:	4b09      	ldr	r3, [pc, #36]	; (8108928 <UART_SetConfig+0x69c>)
 8108904:	681b      	ldr	r3, [r3, #0]
 8108906:	f003 0320 	and.w	r3, r3, #32
 810890a:	2b00      	cmp	r3, #0
 810890c:	d016      	beq.n	810893c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810890e:	4b06      	ldr	r3, [pc, #24]	; (8108928 <UART_SetConfig+0x69c>)
 8108910:	681b      	ldr	r3, [r3, #0]
 8108912:	08db      	lsrs	r3, r3, #3
 8108914:	f003 0303 	and.w	r3, r3, #3
 8108918:	4a07      	ldr	r2, [pc, #28]	; (8108938 <UART_SetConfig+0x6ac>)
 810891a:	fa22 f303 	lsr.w	r3, r2, r3
 810891e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108920:	e01c      	b.n	810895c <UART_SetConfig+0x6d0>
 8108922:	bf00      	nop
 8108924:	40011400 	.word	0x40011400
 8108928:	58024400 	.word	0x58024400
 810892c:	40007800 	.word	0x40007800
 8108930:	40007c00 	.word	0x40007c00
 8108934:	58000c00 	.word	0x58000c00
 8108938:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 810893c:	4b9d      	ldr	r3, [pc, #628]	; (8108bb4 <UART_SetConfig+0x928>)
 810893e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108940:	e00c      	b.n	810895c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108942:	4b9d      	ldr	r3, [pc, #628]	; (8108bb8 <UART_SetConfig+0x92c>)
 8108944:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108946:	e009      	b.n	810895c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108948:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810894c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810894e:	e005      	b.n	810895c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8108950:	2300      	movs	r3, #0
 8108952:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108954:	2301      	movs	r3, #1
 8108956:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810895a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810895c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810895e:	2b00      	cmp	r3, #0
 8108960:	f000 81de 	beq.w	8108d20 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108964:	697b      	ldr	r3, [r7, #20]
 8108966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108968:	4a94      	ldr	r2, [pc, #592]	; (8108bbc <UART_SetConfig+0x930>)
 810896a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810896e:	461a      	mov	r2, r3
 8108970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108972:	fbb3 f3f2 	udiv	r3, r3, r2
 8108976:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108978:	697b      	ldr	r3, [r7, #20]
 810897a:	685a      	ldr	r2, [r3, #4]
 810897c:	4613      	mov	r3, r2
 810897e:	005b      	lsls	r3, r3, #1
 8108980:	4413      	add	r3, r2
 8108982:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108984:	429a      	cmp	r2, r3
 8108986:	d305      	bcc.n	8108994 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8108988:	697b      	ldr	r3, [r7, #20]
 810898a:	685b      	ldr	r3, [r3, #4]
 810898c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810898e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108990:	429a      	cmp	r2, r3
 8108992:	d903      	bls.n	810899c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8108994:	2301      	movs	r3, #1
 8108996:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810899a:	e1c1      	b.n	8108d20 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810899c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810899e:	2200      	movs	r2, #0
 81089a0:	60bb      	str	r3, [r7, #8]
 81089a2:	60fa      	str	r2, [r7, #12]
 81089a4:	697b      	ldr	r3, [r7, #20]
 81089a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81089a8:	4a84      	ldr	r2, [pc, #528]	; (8108bbc <UART_SetConfig+0x930>)
 81089aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81089ae:	b29b      	uxth	r3, r3
 81089b0:	2200      	movs	r2, #0
 81089b2:	603b      	str	r3, [r7, #0]
 81089b4:	607a      	str	r2, [r7, #4]
 81089b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81089ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81089be:	f7f7 fcdf 	bl	8100380 <__aeabi_uldivmod>
 81089c2:	4602      	mov	r2, r0
 81089c4:	460b      	mov	r3, r1
 81089c6:	4610      	mov	r0, r2
 81089c8:	4619      	mov	r1, r3
 81089ca:	f04f 0200 	mov.w	r2, #0
 81089ce:	f04f 0300 	mov.w	r3, #0
 81089d2:	020b      	lsls	r3, r1, #8
 81089d4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 81089d8:	0202      	lsls	r2, r0, #8
 81089da:	6979      	ldr	r1, [r7, #20]
 81089dc:	6849      	ldr	r1, [r1, #4]
 81089de:	0849      	lsrs	r1, r1, #1
 81089e0:	2000      	movs	r0, #0
 81089e2:	460c      	mov	r4, r1
 81089e4:	4605      	mov	r5, r0
 81089e6:	eb12 0804 	adds.w	r8, r2, r4
 81089ea:	eb43 0905 	adc.w	r9, r3, r5
 81089ee:	697b      	ldr	r3, [r7, #20]
 81089f0:	685b      	ldr	r3, [r3, #4]
 81089f2:	2200      	movs	r2, #0
 81089f4:	469a      	mov	sl, r3
 81089f6:	4693      	mov	fp, r2
 81089f8:	4652      	mov	r2, sl
 81089fa:	465b      	mov	r3, fp
 81089fc:	4640      	mov	r0, r8
 81089fe:	4649      	mov	r1, r9
 8108a00:	f7f7 fcbe 	bl	8100380 <__aeabi_uldivmod>
 8108a04:	4602      	mov	r2, r0
 8108a06:	460b      	mov	r3, r1
 8108a08:	4613      	mov	r3, r2
 8108a0a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108a0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8108a12:	d308      	bcc.n	8108a26 <UART_SetConfig+0x79a>
 8108a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108a16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108a1a:	d204      	bcs.n	8108a26 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8108a1c:	697b      	ldr	r3, [r7, #20]
 8108a1e:	681b      	ldr	r3, [r3, #0]
 8108a20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8108a22:	60da      	str	r2, [r3, #12]
 8108a24:	e17c      	b.n	8108d20 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8108a26:	2301      	movs	r3, #1
 8108a28:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108a2c:	e178      	b.n	8108d20 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108a2e:	697b      	ldr	r3, [r7, #20]
 8108a30:	69db      	ldr	r3, [r3, #28]
 8108a32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8108a36:	f040 80c5 	bne.w	8108bc4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8108a3a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108a3e:	2b20      	cmp	r3, #32
 8108a40:	dc48      	bgt.n	8108ad4 <UART_SetConfig+0x848>
 8108a42:	2b00      	cmp	r3, #0
 8108a44:	db7b      	blt.n	8108b3e <UART_SetConfig+0x8b2>
 8108a46:	2b20      	cmp	r3, #32
 8108a48:	d879      	bhi.n	8108b3e <UART_SetConfig+0x8b2>
 8108a4a:	a201      	add	r2, pc, #4	; (adr r2, 8108a50 <UART_SetConfig+0x7c4>)
 8108a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108a50:	08108adb 	.word	0x08108adb
 8108a54:	08108ae3 	.word	0x08108ae3
 8108a58:	08108b3f 	.word	0x08108b3f
 8108a5c:	08108b3f 	.word	0x08108b3f
 8108a60:	08108aeb 	.word	0x08108aeb
 8108a64:	08108b3f 	.word	0x08108b3f
 8108a68:	08108b3f 	.word	0x08108b3f
 8108a6c:	08108b3f 	.word	0x08108b3f
 8108a70:	08108afb 	.word	0x08108afb
 8108a74:	08108b3f 	.word	0x08108b3f
 8108a78:	08108b3f 	.word	0x08108b3f
 8108a7c:	08108b3f 	.word	0x08108b3f
 8108a80:	08108b3f 	.word	0x08108b3f
 8108a84:	08108b3f 	.word	0x08108b3f
 8108a88:	08108b3f 	.word	0x08108b3f
 8108a8c:	08108b3f 	.word	0x08108b3f
 8108a90:	08108b0b 	.word	0x08108b0b
 8108a94:	08108b3f 	.word	0x08108b3f
 8108a98:	08108b3f 	.word	0x08108b3f
 8108a9c:	08108b3f 	.word	0x08108b3f
 8108aa0:	08108b3f 	.word	0x08108b3f
 8108aa4:	08108b3f 	.word	0x08108b3f
 8108aa8:	08108b3f 	.word	0x08108b3f
 8108aac:	08108b3f 	.word	0x08108b3f
 8108ab0:	08108b3f 	.word	0x08108b3f
 8108ab4:	08108b3f 	.word	0x08108b3f
 8108ab8:	08108b3f 	.word	0x08108b3f
 8108abc:	08108b3f 	.word	0x08108b3f
 8108ac0:	08108b3f 	.word	0x08108b3f
 8108ac4:	08108b3f 	.word	0x08108b3f
 8108ac8:	08108b3f 	.word	0x08108b3f
 8108acc:	08108b3f 	.word	0x08108b3f
 8108ad0:	08108b31 	.word	0x08108b31
 8108ad4:	2b40      	cmp	r3, #64	; 0x40
 8108ad6:	d02e      	beq.n	8108b36 <UART_SetConfig+0x8aa>
 8108ad8:	e031      	b.n	8108b3e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108ada:	f7fc f8f1 	bl	8104cc0 <HAL_RCC_GetPCLK1Freq>
 8108ade:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108ae0:	e033      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108ae2:	f7fc f903 	bl	8104cec <HAL_RCC_GetPCLK2Freq>
 8108ae6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108ae8:	e02f      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108aee:	4618      	mov	r0, r3
 8108af0:	f7fd fd40 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108af6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108af8:	e027      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108afa:	f107 0318 	add.w	r3, r7, #24
 8108afe:	4618      	mov	r0, r3
 8108b00:	f7fd fe8c 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108b04:	69fb      	ldr	r3, [r7, #28]
 8108b06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108b08:	e01f      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108b0a:	4b2d      	ldr	r3, [pc, #180]	; (8108bc0 <UART_SetConfig+0x934>)
 8108b0c:	681b      	ldr	r3, [r3, #0]
 8108b0e:	f003 0320 	and.w	r3, r3, #32
 8108b12:	2b00      	cmp	r3, #0
 8108b14:	d009      	beq.n	8108b2a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108b16:	4b2a      	ldr	r3, [pc, #168]	; (8108bc0 <UART_SetConfig+0x934>)
 8108b18:	681b      	ldr	r3, [r3, #0]
 8108b1a:	08db      	lsrs	r3, r3, #3
 8108b1c:	f003 0303 	and.w	r3, r3, #3
 8108b20:	4a24      	ldr	r2, [pc, #144]	; (8108bb4 <UART_SetConfig+0x928>)
 8108b22:	fa22 f303 	lsr.w	r3, r2, r3
 8108b26:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108b28:	e00f      	b.n	8108b4a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8108b2a:	4b22      	ldr	r3, [pc, #136]	; (8108bb4 <UART_SetConfig+0x928>)
 8108b2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108b2e:	e00c      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108b30:	4b21      	ldr	r3, [pc, #132]	; (8108bb8 <UART_SetConfig+0x92c>)
 8108b32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108b34:	e009      	b.n	8108b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108b36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108b3c:	e005      	b.n	8108b4a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8108b3e:	2300      	movs	r3, #0
 8108b40:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108b42:	2301      	movs	r3, #1
 8108b44:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108b48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8108b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108b4c:	2b00      	cmp	r3, #0
 8108b4e:	f000 80e7 	beq.w	8108d20 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108b52:	697b      	ldr	r3, [r7, #20]
 8108b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108b56:	4a19      	ldr	r2, [pc, #100]	; (8108bbc <UART_SetConfig+0x930>)
 8108b58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108b5c:	461a      	mov	r2, r3
 8108b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108b60:	fbb3 f3f2 	udiv	r3, r3, r2
 8108b64:	005a      	lsls	r2, r3, #1
 8108b66:	697b      	ldr	r3, [r7, #20]
 8108b68:	685b      	ldr	r3, [r3, #4]
 8108b6a:	085b      	lsrs	r3, r3, #1
 8108b6c:	441a      	add	r2, r3
 8108b6e:	697b      	ldr	r3, [r7, #20]
 8108b70:	685b      	ldr	r3, [r3, #4]
 8108b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8108b76:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b7a:	2b0f      	cmp	r3, #15
 8108b7c:	d916      	bls.n	8108bac <UART_SetConfig+0x920>
 8108b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108b84:	d212      	bcs.n	8108bac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8108b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b88:	b29b      	uxth	r3, r3
 8108b8a:	f023 030f 	bic.w	r3, r3, #15
 8108b8e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8108b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b92:	085b      	lsrs	r3, r3, #1
 8108b94:	b29b      	uxth	r3, r3
 8108b96:	f003 0307 	and.w	r3, r3, #7
 8108b9a:	b29a      	uxth	r2, r3
 8108b9c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8108b9e:	4313      	orrs	r3, r2
 8108ba0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8108ba2:	697b      	ldr	r3, [r7, #20]
 8108ba4:	681b      	ldr	r3, [r3, #0]
 8108ba6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8108ba8:	60da      	str	r2, [r3, #12]
 8108baa:	e0b9      	b.n	8108d20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108bac:	2301      	movs	r3, #1
 8108bae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108bb2:	e0b5      	b.n	8108d20 <UART_SetConfig+0xa94>
 8108bb4:	03d09000 	.word	0x03d09000
 8108bb8:	003d0900 	.word	0x003d0900
 8108bbc:	08109f2c 	.word	0x08109f2c
 8108bc0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8108bc4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108bc8:	2b20      	cmp	r3, #32
 8108bca:	dc49      	bgt.n	8108c60 <UART_SetConfig+0x9d4>
 8108bcc:	2b00      	cmp	r3, #0
 8108bce:	db7c      	blt.n	8108cca <UART_SetConfig+0xa3e>
 8108bd0:	2b20      	cmp	r3, #32
 8108bd2:	d87a      	bhi.n	8108cca <UART_SetConfig+0xa3e>
 8108bd4:	a201      	add	r2, pc, #4	; (adr r2, 8108bdc <UART_SetConfig+0x950>)
 8108bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108bda:	bf00      	nop
 8108bdc:	08108c67 	.word	0x08108c67
 8108be0:	08108c6f 	.word	0x08108c6f
 8108be4:	08108ccb 	.word	0x08108ccb
 8108be8:	08108ccb 	.word	0x08108ccb
 8108bec:	08108c77 	.word	0x08108c77
 8108bf0:	08108ccb 	.word	0x08108ccb
 8108bf4:	08108ccb 	.word	0x08108ccb
 8108bf8:	08108ccb 	.word	0x08108ccb
 8108bfc:	08108c87 	.word	0x08108c87
 8108c00:	08108ccb 	.word	0x08108ccb
 8108c04:	08108ccb 	.word	0x08108ccb
 8108c08:	08108ccb 	.word	0x08108ccb
 8108c0c:	08108ccb 	.word	0x08108ccb
 8108c10:	08108ccb 	.word	0x08108ccb
 8108c14:	08108ccb 	.word	0x08108ccb
 8108c18:	08108ccb 	.word	0x08108ccb
 8108c1c:	08108c97 	.word	0x08108c97
 8108c20:	08108ccb 	.word	0x08108ccb
 8108c24:	08108ccb 	.word	0x08108ccb
 8108c28:	08108ccb 	.word	0x08108ccb
 8108c2c:	08108ccb 	.word	0x08108ccb
 8108c30:	08108ccb 	.word	0x08108ccb
 8108c34:	08108ccb 	.word	0x08108ccb
 8108c38:	08108ccb 	.word	0x08108ccb
 8108c3c:	08108ccb 	.word	0x08108ccb
 8108c40:	08108ccb 	.word	0x08108ccb
 8108c44:	08108ccb 	.word	0x08108ccb
 8108c48:	08108ccb 	.word	0x08108ccb
 8108c4c:	08108ccb 	.word	0x08108ccb
 8108c50:	08108ccb 	.word	0x08108ccb
 8108c54:	08108ccb 	.word	0x08108ccb
 8108c58:	08108ccb 	.word	0x08108ccb
 8108c5c:	08108cbd 	.word	0x08108cbd
 8108c60:	2b40      	cmp	r3, #64	; 0x40
 8108c62:	d02e      	beq.n	8108cc2 <UART_SetConfig+0xa36>
 8108c64:	e031      	b.n	8108cca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108c66:	f7fc f82b 	bl	8104cc0 <HAL_RCC_GetPCLK1Freq>
 8108c6a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108c6c:	e033      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108c6e:	f7fc f83d 	bl	8104cec <HAL_RCC_GetPCLK2Freq>
 8108c72:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108c74:	e02f      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108c7a:	4618      	mov	r0, r3
 8108c7c:	f7fd fc7a 	bl	8106574 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108c82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c84:	e027      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108c86:	f107 0318 	add.w	r3, r7, #24
 8108c8a:	4618      	mov	r0, r3
 8108c8c:	f7fd fdc6 	bl	810681c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108c90:	69fb      	ldr	r3, [r7, #28]
 8108c92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c94:	e01f      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108c96:	4b2d      	ldr	r3, [pc, #180]	; (8108d4c <UART_SetConfig+0xac0>)
 8108c98:	681b      	ldr	r3, [r3, #0]
 8108c9a:	f003 0320 	and.w	r3, r3, #32
 8108c9e:	2b00      	cmp	r3, #0
 8108ca0:	d009      	beq.n	8108cb6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108ca2:	4b2a      	ldr	r3, [pc, #168]	; (8108d4c <UART_SetConfig+0xac0>)
 8108ca4:	681b      	ldr	r3, [r3, #0]
 8108ca6:	08db      	lsrs	r3, r3, #3
 8108ca8:	f003 0303 	and.w	r3, r3, #3
 8108cac:	4a28      	ldr	r2, [pc, #160]	; (8108d50 <UART_SetConfig+0xac4>)
 8108cae:	fa22 f303 	lsr.w	r3, r2, r3
 8108cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108cb4:	e00f      	b.n	8108cd6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8108cb6:	4b26      	ldr	r3, [pc, #152]	; (8108d50 <UART_SetConfig+0xac4>)
 8108cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108cba:	e00c      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108cbc:	4b25      	ldr	r3, [pc, #148]	; (8108d54 <UART_SetConfig+0xac8>)
 8108cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108cc0:	e009      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108cc8:	e005      	b.n	8108cd6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108cca:	2300      	movs	r3, #0
 8108ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108cce:	2301      	movs	r3, #1
 8108cd0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108cd4:	bf00      	nop
    }

    if (pclk != 0U)
 8108cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108cd8:	2b00      	cmp	r3, #0
 8108cda:	d021      	beq.n	8108d20 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108cdc:	697b      	ldr	r3, [r7, #20]
 8108cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108ce0:	4a1d      	ldr	r2, [pc, #116]	; (8108d58 <UART_SetConfig+0xacc>)
 8108ce2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108ce6:	461a      	mov	r2, r3
 8108ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108cea:	fbb3 f2f2 	udiv	r2, r3, r2
 8108cee:	697b      	ldr	r3, [r7, #20]
 8108cf0:	685b      	ldr	r3, [r3, #4]
 8108cf2:	085b      	lsrs	r3, r3, #1
 8108cf4:	441a      	add	r2, r3
 8108cf6:	697b      	ldr	r3, [r7, #20]
 8108cf8:	685b      	ldr	r3, [r3, #4]
 8108cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8108cfe:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d02:	2b0f      	cmp	r3, #15
 8108d04:	d909      	bls.n	8108d1a <UART_SetConfig+0xa8e>
 8108d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108d0c:	d205      	bcs.n	8108d1a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d10:	b29a      	uxth	r2, r3
 8108d12:	697b      	ldr	r3, [r7, #20]
 8108d14:	681b      	ldr	r3, [r3, #0]
 8108d16:	60da      	str	r2, [r3, #12]
 8108d18:	e002      	b.n	8108d20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108d1a:	2301      	movs	r3, #1
 8108d1c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108d20:	697b      	ldr	r3, [r7, #20]
 8108d22:	2201      	movs	r2, #1
 8108d24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108d28:	697b      	ldr	r3, [r7, #20]
 8108d2a:	2201      	movs	r2, #1
 8108d2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108d30:	697b      	ldr	r3, [r7, #20]
 8108d32:	2200      	movs	r2, #0
 8108d34:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8108d36:	697b      	ldr	r3, [r7, #20]
 8108d38:	2200      	movs	r2, #0
 8108d3a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8108d3c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8108d40:	4618      	mov	r0, r3
 8108d42:	3748      	adds	r7, #72	; 0x48
 8108d44:	46bd      	mov	sp, r7
 8108d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8108d4a:	bf00      	nop
 8108d4c:	58024400 	.word	0x58024400
 8108d50:	03d09000 	.word	0x03d09000
 8108d54:	003d0900 	.word	0x003d0900
 8108d58:	08109f2c 	.word	0x08109f2c

08108d5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108d5c:	b480      	push	{r7}
 8108d5e:	b083      	sub	sp, #12
 8108d60:	af00      	add	r7, sp, #0
 8108d62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108d64:	687b      	ldr	r3, [r7, #4]
 8108d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108d68:	f003 0301 	and.w	r3, r3, #1
 8108d6c:	2b00      	cmp	r3, #0
 8108d6e:	d00a      	beq.n	8108d86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108d70:	687b      	ldr	r3, [r7, #4]
 8108d72:	681b      	ldr	r3, [r3, #0]
 8108d74:	685b      	ldr	r3, [r3, #4]
 8108d76:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8108d7a:	687b      	ldr	r3, [r7, #4]
 8108d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108d7e:	687b      	ldr	r3, [r7, #4]
 8108d80:	681b      	ldr	r3, [r3, #0]
 8108d82:	430a      	orrs	r2, r1
 8108d84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108d86:	687b      	ldr	r3, [r7, #4]
 8108d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108d8a:	f003 0302 	and.w	r3, r3, #2
 8108d8e:	2b00      	cmp	r3, #0
 8108d90:	d00a      	beq.n	8108da8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8108d92:	687b      	ldr	r3, [r7, #4]
 8108d94:	681b      	ldr	r3, [r3, #0]
 8108d96:	685b      	ldr	r3, [r3, #4]
 8108d98:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108d9c:	687b      	ldr	r3, [r7, #4]
 8108d9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108da0:	687b      	ldr	r3, [r7, #4]
 8108da2:	681b      	ldr	r3, [r3, #0]
 8108da4:	430a      	orrs	r2, r1
 8108da6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108da8:	687b      	ldr	r3, [r7, #4]
 8108daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108dac:	f003 0304 	and.w	r3, r3, #4
 8108db0:	2b00      	cmp	r3, #0
 8108db2:	d00a      	beq.n	8108dca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108db4:	687b      	ldr	r3, [r7, #4]
 8108db6:	681b      	ldr	r3, [r3, #0]
 8108db8:	685b      	ldr	r3, [r3, #4]
 8108dba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108dbe:	687b      	ldr	r3, [r7, #4]
 8108dc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108dc2:	687b      	ldr	r3, [r7, #4]
 8108dc4:	681b      	ldr	r3, [r3, #0]
 8108dc6:	430a      	orrs	r2, r1
 8108dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108dca:	687b      	ldr	r3, [r7, #4]
 8108dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108dce:	f003 0308 	and.w	r3, r3, #8
 8108dd2:	2b00      	cmp	r3, #0
 8108dd4:	d00a      	beq.n	8108dec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8108dd6:	687b      	ldr	r3, [r7, #4]
 8108dd8:	681b      	ldr	r3, [r3, #0]
 8108dda:	685b      	ldr	r3, [r3, #4]
 8108ddc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108de0:	687b      	ldr	r3, [r7, #4]
 8108de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108de4:	687b      	ldr	r3, [r7, #4]
 8108de6:	681b      	ldr	r3, [r3, #0]
 8108de8:	430a      	orrs	r2, r1
 8108dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108dec:	687b      	ldr	r3, [r7, #4]
 8108dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108df0:	f003 0310 	and.w	r3, r3, #16
 8108df4:	2b00      	cmp	r3, #0
 8108df6:	d00a      	beq.n	8108e0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108df8:	687b      	ldr	r3, [r7, #4]
 8108dfa:	681b      	ldr	r3, [r3, #0]
 8108dfc:	689b      	ldr	r3, [r3, #8]
 8108dfe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8108e02:	687b      	ldr	r3, [r7, #4]
 8108e04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8108e06:	687b      	ldr	r3, [r7, #4]
 8108e08:	681b      	ldr	r3, [r3, #0]
 8108e0a:	430a      	orrs	r2, r1
 8108e0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108e0e:	687b      	ldr	r3, [r7, #4]
 8108e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e12:	f003 0320 	and.w	r3, r3, #32
 8108e16:	2b00      	cmp	r3, #0
 8108e18:	d00a      	beq.n	8108e30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108e1a:	687b      	ldr	r3, [r7, #4]
 8108e1c:	681b      	ldr	r3, [r3, #0]
 8108e1e:	689b      	ldr	r3, [r3, #8]
 8108e20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8108e24:	687b      	ldr	r3, [r7, #4]
 8108e26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108e28:	687b      	ldr	r3, [r7, #4]
 8108e2a:	681b      	ldr	r3, [r3, #0]
 8108e2c:	430a      	orrs	r2, r1
 8108e2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108e30:	687b      	ldr	r3, [r7, #4]
 8108e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108e38:	2b00      	cmp	r3, #0
 8108e3a:	d01a      	beq.n	8108e72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108e3c:	687b      	ldr	r3, [r7, #4]
 8108e3e:	681b      	ldr	r3, [r3, #0]
 8108e40:	685b      	ldr	r3, [r3, #4]
 8108e42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108e46:	687b      	ldr	r3, [r7, #4]
 8108e48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108e4a:	687b      	ldr	r3, [r7, #4]
 8108e4c:	681b      	ldr	r3, [r3, #0]
 8108e4e:	430a      	orrs	r2, r1
 8108e50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8108e52:	687b      	ldr	r3, [r7, #4]
 8108e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108e56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108e5a:	d10a      	bne.n	8108e72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108e5c:	687b      	ldr	r3, [r7, #4]
 8108e5e:	681b      	ldr	r3, [r3, #0]
 8108e60:	685b      	ldr	r3, [r3, #4]
 8108e62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108e66:	687b      	ldr	r3, [r7, #4]
 8108e68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108e6a:	687b      	ldr	r3, [r7, #4]
 8108e6c:	681b      	ldr	r3, [r3, #0]
 8108e6e:	430a      	orrs	r2, r1
 8108e70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8108e72:	687b      	ldr	r3, [r7, #4]
 8108e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108e7a:	2b00      	cmp	r3, #0
 8108e7c:	d00a      	beq.n	8108e94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108e7e:	687b      	ldr	r3, [r7, #4]
 8108e80:	681b      	ldr	r3, [r3, #0]
 8108e82:	685b      	ldr	r3, [r3, #4]
 8108e84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108e88:	687b      	ldr	r3, [r7, #4]
 8108e8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108e8c:	687b      	ldr	r3, [r7, #4]
 8108e8e:	681b      	ldr	r3, [r3, #0]
 8108e90:	430a      	orrs	r2, r1
 8108e92:	605a      	str	r2, [r3, #4]
  }
}
 8108e94:	bf00      	nop
 8108e96:	370c      	adds	r7, #12
 8108e98:	46bd      	mov	sp, r7
 8108e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108e9e:	4770      	bx	lr

08108ea0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108ea0:	b580      	push	{r7, lr}
 8108ea2:	b086      	sub	sp, #24
 8108ea4:	af02      	add	r7, sp, #8
 8108ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108ea8:	687b      	ldr	r3, [r7, #4]
 8108eaa:	2200      	movs	r2, #0
 8108eac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108eb0:	f7f9 face 	bl	8102450 <HAL_GetTick>
 8108eb4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108eb6:	687b      	ldr	r3, [r7, #4]
 8108eb8:	681b      	ldr	r3, [r3, #0]
 8108eba:	681b      	ldr	r3, [r3, #0]
 8108ebc:	f003 0308 	and.w	r3, r3, #8
 8108ec0:	2b08      	cmp	r3, #8
 8108ec2:	d10e      	bne.n	8108ee2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108ec4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108ec8:	9300      	str	r3, [sp, #0]
 8108eca:	68fb      	ldr	r3, [r7, #12]
 8108ecc:	2200      	movs	r2, #0
 8108ece:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8108ed2:	6878      	ldr	r0, [r7, #4]
 8108ed4:	f000 f82f 	bl	8108f36 <UART_WaitOnFlagUntilTimeout>
 8108ed8:	4603      	mov	r3, r0
 8108eda:	2b00      	cmp	r3, #0
 8108edc:	d001      	beq.n	8108ee2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108ede:	2303      	movs	r3, #3
 8108ee0:	e025      	b.n	8108f2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8108ee2:	687b      	ldr	r3, [r7, #4]
 8108ee4:	681b      	ldr	r3, [r3, #0]
 8108ee6:	681b      	ldr	r3, [r3, #0]
 8108ee8:	f003 0304 	and.w	r3, r3, #4
 8108eec:	2b04      	cmp	r3, #4
 8108eee:	d10e      	bne.n	8108f0e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108ef0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108ef4:	9300      	str	r3, [sp, #0]
 8108ef6:	68fb      	ldr	r3, [r7, #12]
 8108ef8:	2200      	movs	r2, #0
 8108efa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108efe:	6878      	ldr	r0, [r7, #4]
 8108f00:	f000 f819 	bl	8108f36 <UART_WaitOnFlagUntilTimeout>
 8108f04:	4603      	mov	r3, r0
 8108f06:	2b00      	cmp	r3, #0
 8108f08:	d001      	beq.n	8108f0e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108f0a:	2303      	movs	r3, #3
 8108f0c:	e00f      	b.n	8108f2e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8108f0e:	687b      	ldr	r3, [r7, #4]
 8108f10:	2220      	movs	r2, #32
 8108f12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8108f16:	687b      	ldr	r3, [r7, #4]
 8108f18:	2220      	movs	r2, #32
 8108f1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108f1e:	687b      	ldr	r3, [r7, #4]
 8108f20:	2200      	movs	r2, #0
 8108f22:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8108f24:	687b      	ldr	r3, [r7, #4]
 8108f26:	2200      	movs	r2, #0
 8108f28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108f2c:	2300      	movs	r3, #0
}
 8108f2e:	4618      	mov	r0, r3
 8108f30:	3710      	adds	r7, #16
 8108f32:	46bd      	mov	sp, r7
 8108f34:	bd80      	pop	{r7, pc}

08108f36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8108f36:	b580      	push	{r7, lr}
 8108f38:	b09c      	sub	sp, #112	; 0x70
 8108f3a:	af00      	add	r7, sp, #0
 8108f3c:	60f8      	str	r0, [r7, #12]
 8108f3e:	60b9      	str	r1, [r7, #8]
 8108f40:	603b      	str	r3, [r7, #0]
 8108f42:	4613      	mov	r3, r2
 8108f44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108f46:	e0a9      	b.n	810909c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108f48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108f4e:	f000 80a5 	beq.w	810909c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108f52:	f7f9 fa7d 	bl	8102450 <HAL_GetTick>
 8108f56:	4602      	mov	r2, r0
 8108f58:	683b      	ldr	r3, [r7, #0]
 8108f5a:	1ad3      	subs	r3, r2, r3
 8108f5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8108f5e:	429a      	cmp	r2, r3
 8108f60:	d302      	bcc.n	8108f68 <UART_WaitOnFlagUntilTimeout+0x32>
 8108f62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108f64:	2b00      	cmp	r3, #0
 8108f66:	d140      	bne.n	8108fea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8108f68:	68fb      	ldr	r3, [r7, #12]
 8108f6a:	681b      	ldr	r3, [r3, #0]
 8108f6c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108f6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8108f70:	e853 3f00 	ldrex	r3, [r3]
 8108f74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8108f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108f78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8108f7c:	667b      	str	r3, [r7, #100]	; 0x64
 8108f7e:	68fb      	ldr	r3, [r7, #12]
 8108f80:	681b      	ldr	r3, [r3, #0]
 8108f82:	461a      	mov	r2, r3
 8108f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8108f86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8108f88:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108f8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8108f8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8108f8e:	e841 2300 	strex	r3, r2, [r1]
 8108f92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8108f94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8108f96:	2b00      	cmp	r3, #0
 8108f98:	d1e6      	bne.n	8108f68 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108f9a:	68fb      	ldr	r3, [r7, #12]
 8108f9c:	681b      	ldr	r3, [r3, #0]
 8108f9e:	3308      	adds	r3, #8
 8108fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108fa4:	e853 3f00 	ldrex	r3, [r3]
 8108fa8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108fac:	f023 0301 	bic.w	r3, r3, #1
 8108fb0:	663b      	str	r3, [r7, #96]	; 0x60
 8108fb2:	68fb      	ldr	r3, [r7, #12]
 8108fb4:	681b      	ldr	r3, [r3, #0]
 8108fb6:	3308      	adds	r3, #8
 8108fb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8108fba:	64ba      	str	r2, [r7, #72]	; 0x48
 8108fbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108fbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8108fc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8108fc2:	e841 2300 	strex	r3, r2, [r1]
 8108fc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8108fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8108fca:	2b00      	cmp	r3, #0
 8108fcc:	d1e5      	bne.n	8108f9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8108fce:	68fb      	ldr	r3, [r7, #12]
 8108fd0:	2220      	movs	r2, #32
 8108fd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8108fd6:	68fb      	ldr	r3, [r7, #12]
 8108fd8:	2220      	movs	r2, #32
 8108fda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8108fde:	68fb      	ldr	r3, [r7, #12]
 8108fe0:	2200      	movs	r2, #0
 8108fe2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8108fe6:	2303      	movs	r3, #3
 8108fe8:	e069      	b.n	81090be <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108fea:	68fb      	ldr	r3, [r7, #12]
 8108fec:	681b      	ldr	r3, [r3, #0]
 8108fee:	681b      	ldr	r3, [r3, #0]
 8108ff0:	f003 0304 	and.w	r3, r3, #4
 8108ff4:	2b00      	cmp	r3, #0
 8108ff6:	d051      	beq.n	810909c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108ff8:	68fb      	ldr	r3, [r7, #12]
 8108ffa:	681b      	ldr	r3, [r3, #0]
 8108ffc:	69db      	ldr	r3, [r3, #28]
 8108ffe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8109002:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8109006:	d149      	bne.n	810909c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8109008:	68fb      	ldr	r3, [r7, #12]
 810900a:	681b      	ldr	r3, [r3, #0]
 810900c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8109010:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8109012:	68fb      	ldr	r3, [r7, #12]
 8109014:	681b      	ldr	r3, [r3, #0]
 8109016:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8109018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810901a:	e853 3f00 	ldrex	r3, [r3]
 810901e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8109020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109022:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8109026:	66fb      	str	r3, [r7, #108]	; 0x6c
 8109028:	68fb      	ldr	r3, [r7, #12]
 810902a:	681b      	ldr	r3, [r3, #0]
 810902c:	461a      	mov	r2, r3
 810902e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8109030:	637b      	str	r3, [r7, #52]	; 0x34
 8109032:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109034:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8109036:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8109038:	e841 2300 	strex	r3, r2, [r1]
 810903c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810903e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109040:	2b00      	cmp	r3, #0
 8109042:	d1e6      	bne.n	8109012 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8109044:	68fb      	ldr	r3, [r7, #12]
 8109046:	681b      	ldr	r3, [r3, #0]
 8109048:	3308      	adds	r3, #8
 810904a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810904c:	697b      	ldr	r3, [r7, #20]
 810904e:	e853 3f00 	ldrex	r3, [r3]
 8109052:	613b      	str	r3, [r7, #16]
   return(result);
 8109054:	693b      	ldr	r3, [r7, #16]
 8109056:	f023 0301 	bic.w	r3, r3, #1
 810905a:	66bb      	str	r3, [r7, #104]	; 0x68
 810905c:	68fb      	ldr	r3, [r7, #12]
 810905e:	681b      	ldr	r3, [r3, #0]
 8109060:	3308      	adds	r3, #8
 8109062:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8109064:	623a      	str	r2, [r7, #32]
 8109066:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109068:	69f9      	ldr	r1, [r7, #28]
 810906a:	6a3a      	ldr	r2, [r7, #32]
 810906c:	e841 2300 	strex	r3, r2, [r1]
 8109070:	61bb      	str	r3, [r7, #24]
   return(result);
 8109072:	69bb      	ldr	r3, [r7, #24]
 8109074:	2b00      	cmp	r3, #0
 8109076:	d1e5      	bne.n	8109044 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8109078:	68fb      	ldr	r3, [r7, #12]
 810907a:	2220      	movs	r2, #32
 810907c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8109080:	68fb      	ldr	r3, [r7, #12]
 8109082:	2220      	movs	r2, #32
 8109084:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8109088:	68fb      	ldr	r3, [r7, #12]
 810908a:	2220      	movs	r2, #32
 810908c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8109090:	68fb      	ldr	r3, [r7, #12]
 8109092:	2200      	movs	r2, #0
 8109094:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8109098:	2303      	movs	r3, #3
 810909a:	e010      	b.n	81090be <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810909c:	68fb      	ldr	r3, [r7, #12]
 810909e:	681b      	ldr	r3, [r3, #0]
 81090a0:	69da      	ldr	r2, [r3, #28]
 81090a2:	68bb      	ldr	r3, [r7, #8]
 81090a4:	4013      	ands	r3, r2
 81090a6:	68ba      	ldr	r2, [r7, #8]
 81090a8:	429a      	cmp	r2, r3
 81090aa:	bf0c      	ite	eq
 81090ac:	2301      	moveq	r3, #1
 81090ae:	2300      	movne	r3, #0
 81090b0:	b2db      	uxtb	r3, r3
 81090b2:	461a      	mov	r2, r3
 81090b4:	79fb      	ldrb	r3, [r7, #7]
 81090b6:	429a      	cmp	r2, r3
 81090b8:	f43f af46 	beq.w	8108f48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81090bc:	2300      	movs	r3, #0
}
 81090be:	4618      	mov	r0, r3
 81090c0:	3770      	adds	r7, #112	; 0x70
 81090c2:	46bd      	mov	sp, r7
 81090c4:	bd80      	pop	{r7, pc}

081090c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81090c6:	b480      	push	{r7}
 81090c8:	b085      	sub	sp, #20
 81090ca:	af00      	add	r7, sp, #0
 81090cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81090ce:	687b      	ldr	r3, [r7, #4]
 81090d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81090d4:	2b01      	cmp	r3, #1
 81090d6:	d101      	bne.n	81090dc <HAL_UARTEx_DisableFifoMode+0x16>
 81090d8:	2302      	movs	r3, #2
 81090da:	e027      	b.n	810912c <HAL_UARTEx_DisableFifoMode+0x66>
 81090dc:	687b      	ldr	r3, [r7, #4]
 81090de:	2201      	movs	r2, #1
 81090e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81090e4:	687b      	ldr	r3, [r7, #4]
 81090e6:	2224      	movs	r2, #36	; 0x24
 81090e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81090ec:	687b      	ldr	r3, [r7, #4]
 81090ee:	681b      	ldr	r3, [r3, #0]
 81090f0:	681b      	ldr	r3, [r3, #0]
 81090f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81090f4:	687b      	ldr	r3, [r7, #4]
 81090f6:	681b      	ldr	r3, [r3, #0]
 81090f8:	681a      	ldr	r2, [r3, #0]
 81090fa:	687b      	ldr	r3, [r7, #4]
 81090fc:	681b      	ldr	r3, [r3, #0]
 81090fe:	f022 0201 	bic.w	r2, r2, #1
 8109102:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8109104:	68fb      	ldr	r3, [r7, #12]
 8109106:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810910a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810910c:	687b      	ldr	r3, [r7, #4]
 810910e:	2200      	movs	r2, #0
 8109110:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8109112:	687b      	ldr	r3, [r7, #4]
 8109114:	681b      	ldr	r3, [r3, #0]
 8109116:	68fa      	ldr	r2, [r7, #12]
 8109118:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810911a:	687b      	ldr	r3, [r7, #4]
 810911c:	2220      	movs	r2, #32
 810911e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8109122:	687b      	ldr	r3, [r7, #4]
 8109124:	2200      	movs	r2, #0
 8109126:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810912a:	2300      	movs	r3, #0
}
 810912c:	4618      	mov	r0, r3
 810912e:	3714      	adds	r7, #20
 8109130:	46bd      	mov	sp, r7
 8109132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109136:	4770      	bx	lr

08109138 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8109138:	b580      	push	{r7, lr}
 810913a:	b084      	sub	sp, #16
 810913c:	af00      	add	r7, sp, #0
 810913e:	6078      	str	r0, [r7, #4]
 8109140:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109142:	687b      	ldr	r3, [r7, #4]
 8109144:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8109148:	2b01      	cmp	r3, #1
 810914a:	d101      	bne.n	8109150 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810914c:	2302      	movs	r3, #2
 810914e:	e02d      	b.n	81091ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8109150:	687b      	ldr	r3, [r7, #4]
 8109152:	2201      	movs	r2, #1
 8109154:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8109158:	687b      	ldr	r3, [r7, #4]
 810915a:	2224      	movs	r2, #36	; 0x24
 810915c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8109160:	687b      	ldr	r3, [r7, #4]
 8109162:	681b      	ldr	r3, [r3, #0]
 8109164:	681b      	ldr	r3, [r3, #0]
 8109166:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8109168:	687b      	ldr	r3, [r7, #4]
 810916a:	681b      	ldr	r3, [r3, #0]
 810916c:	681a      	ldr	r2, [r3, #0]
 810916e:	687b      	ldr	r3, [r7, #4]
 8109170:	681b      	ldr	r3, [r3, #0]
 8109172:	f022 0201 	bic.w	r2, r2, #1
 8109176:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8109178:	687b      	ldr	r3, [r7, #4]
 810917a:	681b      	ldr	r3, [r3, #0]
 810917c:	689b      	ldr	r3, [r3, #8]
 810917e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8109182:	687b      	ldr	r3, [r7, #4]
 8109184:	681b      	ldr	r3, [r3, #0]
 8109186:	683a      	ldr	r2, [r7, #0]
 8109188:	430a      	orrs	r2, r1
 810918a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810918c:	6878      	ldr	r0, [r7, #4]
 810918e:	f000 f84f 	bl	8109230 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8109192:	687b      	ldr	r3, [r7, #4]
 8109194:	681b      	ldr	r3, [r3, #0]
 8109196:	68fa      	ldr	r2, [r7, #12]
 8109198:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810919a:	687b      	ldr	r3, [r7, #4]
 810919c:	2220      	movs	r2, #32
 810919e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81091a2:	687b      	ldr	r3, [r7, #4]
 81091a4:	2200      	movs	r2, #0
 81091a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81091aa:	2300      	movs	r3, #0
}
 81091ac:	4618      	mov	r0, r3
 81091ae:	3710      	adds	r7, #16
 81091b0:	46bd      	mov	sp, r7
 81091b2:	bd80      	pop	{r7, pc}

081091b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81091b4:	b580      	push	{r7, lr}
 81091b6:	b084      	sub	sp, #16
 81091b8:	af00      	add	r7, sp, #0
 81091ba:	6078      	str	r0, [r7, #4]
 81091bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81091be:	687b      	ldr	r3, [r7, #4]
 81091c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81091c4:	2b01      	cmp	r3, #1
 81091c6:	d101      	bne.n	81091cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81091c8:	2302      	movs	r3, #2
 81091ca:	e02d      	b.n	8109228 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81091cc:	687b      	ldr	r3, [r7, #4]
 81091ce:	2201      	movs	r2, #1
 81091d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81091d4:	687b      	ldr	r3, [r7, #4]
 81091d6:	2224      	movs	r2, #36	; 0x24
 81091d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81091dc:	687b      	ldr	r3, [r7, #4]
 81091de:	681b      	ldr	r3, [r3, #0]
 81091e0:	681b      	ldr	r3, [r3, #0]
 81091e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81091e4:	687b      	ldr	r3, [r7, #4]
 81091e6:	681b      	ldr	r3, [r3, #0]
 81091e8:	681a      	ldr	r2, [r3, #0]
 81091ea:	687b      	ldr	r3, [r7, #4]
 81091ec:	681b      	ldr	r3, [r3, #0]
 81091ee:	f022 0201 	bic.w	r2, r2, #1
 81091f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81091f4:	687b      	ldr	r3, [r7, #4]
 81091f6:	681b      	ldr	r3, [r3, #0]
 81091f8:	689b      	ldr	r3, [r3, #8]
 81091fa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81091fe:	687b      	ldr	r3, [r7, #4]
 8109200:	681b      	ldr	r3, [r3, #0]
 8109202:	683a      	ldr	r2, [r7, #0]
 8109204:	430a      	orrs	r2, r1
 8109206:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8109208:	6878      	ldr	r0, [r7, #4]
 810920a:	f000 f811 	bl	8109230 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810920e:	687b      	ldr	r3, [r7, #4]
 8109210:	681b      	ldr	r3, [r3, #0]
 8109212:	68fa      	ldr	r2, [r7, #12]
 8109214:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8109216:	687b      	ldr	r3, [r7, #4]
 8109218:	2220      	movs	r2, #32
 810921a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810921e:	687b      	ldr	r3, [r7, #4]
 8109220:	2200      	movs	r2, #0
 8109222:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8109226:	2300      	movs	r3, #0
}
 8109228:	4618      	mov	r0, r3
 810922a:	3710      	adds	r7, #16
 810922c:	46bd      	mov	sp, r7
 810922e:	bd80      	pop	{r7, pc}

08109230 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8109230:	b480      	push	{r7}
 8109232:	b085      	sub	sp, #20
 8109234:	af00      	add	r7, sp, #0
 8109236:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8109238:	687b      	ldr	r3, [r7, #4]
 810923a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810923c:	2b00      	cmp	r3, #0
 810923e:	d108      	bne.n	8109252 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8109240:	687b      	ldr	r3, [r7, #4]
 8109242:	2201      	movs	r2, #1
 8109244:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8109248:	687b      	ldr	r3, [r7, #4]
 810924a:	2201      	movs	r2, #1
 810924c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8109250:	e031      	b.n	81092b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8109252:	2310      	movs	r3, #16
 8109254:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8109256:	2310      	movs	r3, #16
 8109258:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810925a:	687b      	ldr	r3, [r7, #4]
 810925c:	681b      	ldr	r3, [r3, #0]
 810925e:	689b      	ldr	r3, [r3, #8]
 8109260:	0e5b      	lsrs	r3, r3, #25
 8109262:	b2db      	uxtb	r3, r3
 8109264:	f003 0307 	and.w	r3, r3, #7
 8109268:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810926a:	687b      	ldr	r3, [r7, #4]
 810926c:	681b      	ldr	r3, [r3, #0]
 810926e:	689b      	ldr	r3, [r3, #8]
 8109270:	0f5b      	lsrs	r3, r3, #29
 8109272:	b2db      	uxtb	r3, r3
 8109274:	f003 0307 	and.w	r3, r3, #7
 8109278:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810927a:	7bbb      	ldrb	r3, [r7, #14]
 810927c:	7b3a      	ldrb	r2, [r7, #12]
 810927e:	4911      	ldr	r1, [pc, #68]	; (81092c4 <UARTEx_SetNbDataToProcess+0x94>)
 8109280:	5c8a      	ldrb	r2, [r1, r2]
 8109282:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8109286:	7b3a      	ldrb	r2, [r7, #12]
 8109288:	490f      	ldr	r1, [pc, #60]	; (81092c8 <UARTEx_SetNbDataToProcess+0x98>)
 810928a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810928c:	fb93 f3f2 	sdiv	r3, r3, r2
 8109290:	b29a      	uxth	r2, r3
 8109292:	687b      	ldr	r3, [r7, #4]
 8109294:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8109298:	7bfb      	ldrb	r3, [r7, #15]
 810929a:	7b7a      	ldrb	r2, [r7, #13]
 810929c:	4909      	ldr	r1, [pc, #36]	; (81092c4 <UARTEx_SetNbDataToProcess+0x94>)
 810929e:	5c8a      	ldrb	r2, [r1, r2]
 81092a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 81092a4:	7b7a      	ldrb	r2, [r7, #13]
 81092a6:	4908      	ldr	r1, [pc, #32]	; (81092c8 <UARTEx_SetNbDataToProcess+0x98>)
 81092a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81092aa:	fb93 f3f2 	sdiv	r3, r3, r2
 81092ae:	b29a      	uxth	r2, r3
 81092b0:	687b      	ldr	r3, [r7, #4]
 81092b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 81092b6:	bf00      	nop
 81092b8:	3714      	adds	r7, #20
 81092ba:	46bd      	mov	sp, r7
 81092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81092c0:	4770      	bx	lr
 81092c2:	bf00      	nop
 81092c4:	08109f44 	.word	0x08109f44
 81092c8:	08109f4c 	.word	0x08109f4c

081092cc <__libc_init_array>:
 81092cc:	b570      	push	{r4, r5, r6, lr}
 81092ce:	4d0d      	ldr	r5, [pc, #52]	; (8109304 <__libc_init_array+0x38>)
 81092d0:	4c0d      	ldr	r4, [pc, #52]	; (8109308 <__libc_init_array+0x3c>)
 81092d2:	1b64      	subs	r4, r4, r5
 81092d4:	10a4      	asrs	r4, r4, #2
 81092d6:	2600      	movs	r6, #0
 81092d8:	42a6      	cmp	r6, r4
 81092da:	d109      	bne.n	81092f0 <__libc_init_array+0x24>
 81092dc:	4d0b      	ldr	r5, [pc, #44]	; (810930c <__libc_init_array+0x40>)
 81092de:	4c0c      	ldr	r4, [pc, #48]	; (8109310 <__libc_init_array+0x44>)
 81092e0:	f000 fcc0 	bl	8109c64 <_init>
 81092e4:	1b64      	subs	r4, r4, r5
 81092e6:	10a4      	asrs	r4, r4, #2
 81092e8:	2600      	movs	r6, #0
 81092ea:	42a6      	cmp	r6, r4
 81092ec:	d105      	bne.n	81092fa <__libc_init_array+0x2e>
 81092ee:	bd70      	pop	{r4, r5, r6, pc}
 81092f0:	f855 3b04 	ldr.w	r3, [r5], #4
 81092f4:	4798      	blx	r3
 81092f6:	3601      	adds	r6, #1
 81092f8:	e7ee      	b.n	81092d8 <__libc_init_array+0xc>
 81092fa:	f855 3b04 	ldr.w	r3, [r5], #4
 81092fe:	4798      	blx	r3
 8109300:	3601      	adds	r6, #1
 8109302:	e7f2      	b.n	81092ea <__libc_init_array+0x1e>
 8109304:	08109f90 	.word	0x08109f90
 8109308:	08109f90 	.word	0x08109f90
 810930c:	08109f90 	.word	0x08109f90
 8109310:	08109f94 	.word	0x08109f94

08109314 <memset>:
 8109314:	4402      	add	r2, r0
 8109316:	4603      	mov	r3, r0
 8109318:	4293      	cmp	r3, r2
 810931a:	d100      	bne.n	810931e <memset+0xa>
 810931c:	4770      	bx	lr
 810931e:	f803 1b01 	strb.w	r1, [r3], #1
 8109322:	e7f9      	b.n	8109318 <memset+0x4>

08109324 <siprintf>:
 8109324:	b40e      	push	{r1, r2, r3}
 8109326:	b500      	push	{lr}
 8109328:	b09c      	sub	sp, #112	; 0x70
 810932a:	ab1d      	add	r3, sp, #116	; 0x74
 810932c:	9002      	str	r0, [sp, #8]
 810932e:	9006      	str	r0, [sp, #24]
 8109330:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8109334:	4809      	ldr	r0, [pc, #36]	; (810935c <siprintf+0x38>)
 8109336:	9107      	str	r1, [sp, #28]
 8109338:	9104      	str	r1, [sp, #16]
 810933a:	4909      	ldr	r1, [pc, #36]	; (8109360 <siprintf+0x3c>)
 810933c:	f853 2b04 	ldr.w	r2, [r3], #4
 8109340:	9105      	str	r1, [sp, #20]
 8109342:	6800      	ldr	r0, [r0, #0]
 8109344:	9301      	str	r3, [sp, #4]
 8109346:	a902      	add	r1, sp, #8
 8109348:	f000 f868 	bl	810941c <_svfiprintf_r>
 810934c:	9b02      	ldr	r3, [sp, #8]
 810934e:	2200      	movs	r2, #0
 8109350:	701a      	strb	r2, [r3, #0]
 8109352:	b01c      	add	sp, #112	; 0x70
 8109354:	f85d eb04 	ldr.w	lr, [sp], #4
 8109358:	b003      	add	sp, #12
 810935a:	4770      	bx	lr
 810935c:	10000014 	.word	0x10000014
 8109360:	ffff0208 	.word	0xffff0208

08109364 <__ssputs_r>:
 8109364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109368:	688e      	ldr	r6, [r1, #8]
 810936a:	429e      	cmp	r6, r3
 810936c:	4682      	mov	sl, r0
 810936e:	460c      	mov	r4, r1
 8109370:	4690      	mov	r8, r2
 8109372:	461f      	mov	r7, r3
 8109374:	d838      	bhi.n	81093e8 <__ssputs_r+0x84>
 8109376:	898a      	ldrh	r2, [r1, #12]
 8109378:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810937c:	d032      	beq.n	81093e4 <__ssputs_r+0x80>
 810937e:	6825      	ldr	r5, [r4, #0]
 8109380:	6909      	ldr	r1, [r1, #16]
 8109382:	eba5 0901 	sub.w	r9, r5, r1
 8109386:	6965      	ldr	r5, [r4, #20]
 8109388:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810938c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8109390:	3301      	adds	r3, #1
 8109392:	444b      	add	r3, r9
 8109394:	106d      	asrs	r5, r5, #1
 8109396:	429d      	cmp	r5, r3
 8109398:	bf38      	it	cc
 810939a:	461d      	movcc	r5, r3
 810939c:	0553      	lsls	r3, r2, #21
 810939e:	d531      	bpl.n	8109404 <__ssputs_r+0xa0>
 81093a0:	4629      	mov	r1, r5
 81093a2:	f000 fb63 	bl	8109a6c <_malloc_r>
 81093a6:	4606      	mov	r6, r0
 81093a8:	b950      	cbnz	r0, 81093c0 <__ssputs_r+0x5c>
 81093aa:	230c      	movs	r3, #12
 81093ac:	f8ca 3000 	str.w	r3, [sl]
 81093b0:	89a3      	ldrh	r3, [r4, #12]
 81093b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81093b6:	81a3      	strh	r3, [r4, #12]
 81093b8:	f04f 30ff 	mov.w	r0, #4294967295
 81093bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81093c0:	6921      	ldr	r1, [r4, #16]
 81093c2:	464a      	mov	r2, r9
 81093c4:	f000 fabe 	bl	8109944 <memcpy>
 81093c8:	89a3      	ldrh	r3, [r4, #12]
 81093ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 81093ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81093d2:	81a3      	strh	r3, [r4, #12]
 81093d4:	6126      	str	r6, [r4, #16]
 81093d6:	6165      	str	r5, [r4, #20]
 81093d8:	444e      	add	r6, r9
 81093da:	eba5 0509 	sub.w	r5, r5, r9
 81093de:	6026      	str	r6, [r4, #0]
 81093e0:	60a5      	str	r5, [r4, #8]
 81093e2:	463e      	mov	r6, r7
 81093e4:	42be      	cmp	r6, r7
 81093e6:	d900      	bls.n	81093ea <__ssputs_r+0x86>
 81093e8:	463e      	mov	r6, r7
 81093ea:	6820      	ldr	r0, [r4, #0]
 81093ec:	4632      	mov	r2, r6
 81093ee:	4641      	mov	r1, r8
 81093f0:	f000 fab6 	bl	8109960 <memmove>
 81093f4:	68a3      	ldr	r3, [r4, #8]
 81093f6:	1b9b      	subs	r3, r3, r6
 81093f8:	60a3      	str	r3, [r4, #8]
 81093fa:	6823      	ldr	r3, [r4, #0]
 81093fc:	4433      	add	r3, r6
 81093fe:	6023      	str	r3, [r4, #0]
 8109400:	2000      	movs	r0, #0
 8109402:	e7db      	b.n	81093bc <__ssputs_r+0x58>
 8109404:	462a      	mov	r2, r5
 8109406:	f000 fba5 	bl	8109b54 <_realloc_r>
 810940a:	4606      	mov	r6, r0
 810940c:	2800      	cmp	r0, #0
 810940e:	d1e1      	bne.n	81093d4 <__ssputs_r+0x70>
 8109410:	6921      	ldr	r1, [r4, #16]
 8109412:	4650      	mov	r0, sl
 8109414:	f000 fabe 	bl	8109994 <_free_r>
 8109418:	e7c7      	b.n	81093aa <__ssputs_r+0x46>
	...

0810941c <_svfiprintf_r>:
 810941c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109420:	4698      	mov	r8, r3
 8109422:	898b      	ldrh	r3, [r1, #12]
 8109424:	061b      	lsls	r3, r3, #24
 8109426:	b09d      	sub	sp, #116	; 0x74
 8109428:	4607      	mov	r7, r0
 810942a:	460d      	mov	r5, r1
 810942c:	4614      	mov	r4, r2
 810942e:	d50e      	bpl.n	810944e <_svfiprintf_r+0x32>
 8109430:	690b      	ldr	r3, [r1, #16]
 8109432:	b963      	cbnz	r3, 810944e <_svfiprintf_r+0x32>
 8109434:	2140      	movs	r1, #64	; 0x40
 8109436:	f000 fb19 	bl	8109a6c <_malloc_r>
 810943a:	6028      	str	r0, [r5, #0]
 810943c:	6128      	str	r0, [r5, #16]
 810943e:	b920      	cbnz	r0, 810944a <_svfiprintf_r+0x2e>
 8109440:	230c      	movs	r3, #12
 8109442:	603b      	str	r3, [r7, #0]
 8109444:	f04f 30ff 	mov.w	r0, #4294967295
 8109448:	e0d1      	b.n	81095ee <_svfiprintf_r+0x1d2>
 810944a:	2340      	movs	r3, #64	; 0x40
 810944c:	616b      	str	r3, [r5, #20]
 810944e:	2300      	movs	r3, #0
 8109450:	9309      	str	r3, [sp, #36]	; 0x24
 8109452:	2320      	movs	r3, #32
 8109454:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109458:	f8cd 800c 	str.w	r8, [sp, #12]
 810945c:	2330      	movs	r3, #48	; 0x30
 810945e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8109608 <_svfiprintf_r+0x1ec>
 8109462:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8109466:	f04f 0901 	mov.w	r9, #1
 810946a:	4623      	mov	r3, r4
 810946c:	469a      	mov	sl, r3
 810946e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109472:	b10a      	cbz	r2, 8109478 <_svfiprintf_r+0x5c>
 8109474:	2a25      	cmp	r2, #37	; 0x25
 8109476:	d1f9      	bne.n	810946c <_svfiprintf_r+0x50>
 8109478:	ebba 0b04 	subs.w	fp, sl, r4
 810947c:	d00b      	beq.n	8109496 <_svfiprintf_r+0x7a>
 810947e:	465b      	mov	r3, fp
 8109480:	4622      	mov	r2, r4
 8109482:	4629      	mov	r1, r5
 8109484:	4638      	mov	r0, r7
 8109486:	f7ff ff6d 	bl	8109364 <__ssputs_r>
 810948a:	3001      	adds	r0, #1
 810948c:	f000 80aa 	beq.w	81095e4 <_svfiprintf_r+0x1c8>
 8109490:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109492:	445a      	add	r2, fp
 8109494:	9209      	str	r2, [sp, #36]	; 0x24
 8109496:	f89a 3000 	ldrb.w	r3, [sl]
 810949a:	2b00      	cmp	r3, #0
 810949c:	f000 80a2 	beq.w	81095e4 <_svfiprintf_r+0x1c8>
 81094a0:	2300      	movs	r3, #0
 81094a2:	f04f 32ff 	mov.w	r2, #4294967295
 81094a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81094aa:	f10a 0a01 	add.w	sl, sl, #1
 81094ae:	9304      	str	r3, [sp, #16]
 81094b0:	9307      	str	r3, [sp, #28]
 81094b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 81094b6:	931a      	str	r3, [sp, #104]	; 0x68
 81094b8:	4654      	mov	r4, sl
 81094ba:	2205      	movs	r2, #5
 81094bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 81094c0:	4851      	ldr	r0, [pc, #324]	; (8109608 <_svfiprintf_r+0x1ec>)
 81094c2:	f7f6 ff0d 	bl	81002e0 <memchr>
 81094c6:	9a04      	ldr	r2, [sp, #16]
 81094c8:	b9d8      	cbnz	r0, 8109502 <_svfiprintf_r+0xe6>
 81094ca:	06d0      	lsls	r0, r2, #27
 81094cc:	bf44      	itt	mi
 81094ce:	2320      	movmi	r3, #32
 81094d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81094d4:	0711      	lsls	r1, r2, #28
 81094d6:	bf44      	itt	mi
 81094d8:	232b      	movmi	r3, #43	; 0x2b
 81094da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81094de:	f89a 3000 	ldrb.w	r3, [sl]
 81094e2:	2b2a      	cmp	r3, #42	; 0x2a
 81094e4:	d015      	beq.n	8109512 <_svfiprintf_r+0xf6>
 81094e6:	9a07      	ldr	r2, [sp, #28]
 81094e8:	4654      	mov	r4, sl
 81094ea:	2000      	movs	r0, #0
 81094ec:	f04f 0c0a 	mov.w	ip, #10
 81094f0:	4621      	mov	r1, r4
 81094f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 81094f6:	3b30      	subs	r3, #48	; 0x30
 81094f8:	2b09      	cmp	r3, #9
 81094fa:	d94e      	bls.n	810959a <_svfiprintf_r+0x17e>
 81094fc:	b1b0      	cbz	r0, 810952c <_svfiprintf_r+0x110>
 81094fe:	9207      	str	r2, [sp, #28]
 8109500:	e014      	b.n	810952c <_svfiprintf_r+0x110>
 8109502:	eba0 0308 	sub.w	r3, r0, r8
 8109506:	fa09 f303 	lsl.w	r3, r9, r3
 810950a:	4313      	orrs	r3, r2
 810950c:	9304      	str	r3, [sp, #16]
 810950e:	46a2      	mov	sl, r4
 8109510:	e7d2      	b.n	81094b8 <_svfiprintf_r+0x9c>
 8109512:	9b03      	ldr	r3, [sp, #12]
 8109514:	1d19      	adds	r1, r3, #4
 8109516:	681b      	ldr	r3, [r3, #0]
 8109518:	9103      	str	r1, [sp, #12]
 810951a:	2b00      	cmp	r3, #0
 810951c:	bfbb      	ittet	lt
 810951e:	425b      	neglt	r3, r3
 8109520:	f042 0202 	orrlt.w	r2, r2, #2
 8109524:	9307      	strge	r3, [sp, #28]
 8109526:	9307      	strlt	r3, [sp, #28]
 8109528:	bfb8      	it	lt
 810952a:	9204      	strlt	r2, [sp, #16]
 810952c:	7823      	ldrb	r3, [r4, #0]
 810952e:	2b2e      	cmp	r3, #46	; 0x2e
 8109530:	d10c      	bne.n	810954c <_svfiprintf_r+0x130>
 8109532:	7863      	ldrb	r3, [r4, #1]
 8109534:	2b2a      	cmp	r3, #42	; 0x2a
 8109536:	d135      	bne.n	81095a4 <_svfiprintf_r+0x188>
 8109538:	9b03      	ldr	r3, [sp, #12]
 810953a:	1d1a      	adds	r2, r3, #4
 810953c:	681b      	ldr	r3, [r3, #0]
 810953e:	9203      	str	r2, [sp, #12]
 8109540:	2b00      	cmp	r3, #0
 8109542:	bfb8      	it	lt
 8109544:	f04f 33ff 	movlt.w	r3, #4294967295
 8109548:	3402      	adds	r4, #2
 810954a:	9305      	str	r3, [sp, #20]
 810954c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8109618 <_svfiprintf_r+0x1fc>
 8109550:	7821      	ldrb	r1, [r4, #0]
 8109552:	2203      	movs	r2, #3
 8109554:	4650      	mov	r0, sl
 8109556:	f7f6 fec3 	bl	81002e0 <memchr>
 810955a:	b140      	cbz	r0, 810956e <_svfiprintf_r+0x152>
 810955c:	2340      	movs	r3, #64	; 0x40
 810955e:	eba0 000a 	sub.w	r0, r0, sl
 8109562:	fa03 f000 	lsl.w	r0, r3, r0
 8109566:	9b04      	ldr	r3, [sp, #16]
 8109568:	4303      	orrs	r3, r0
 810956a:	3401      	adds	r4, #1
 810956c:	9304      	str	r3, [sp, #16]
 810956e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109572:	4826      	ldr	r0, [pc, #152]	; (810960c <_svfiprintf_r+0x1f0>)
 8109574:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8109578:	2206      	movs	r2, #6
 810957a:	f7f6 feb1 	bl	81002e0 <memchr>
 810957e:	2800      	cmp	r0, #0
 8109580:	d038      	beq.n	81095f4 <_svfiprintf_r+0x1d8>
 8109582:	4b23      	ldr	r3, [pc, #140]	; (8109610 <_svfiprintf_r+0x1f4>)
 8109584:	bb1b      	cbnz	r3, 81095ce <_svfiprintf_r+0x1b2>
 8109586:	9b03      	ldr	r3, [sp, #12]
 8109588:	3307      	adds	r3, #7
 810958a:	f023 0307 	bic.w	r3, r3, #7
 810958e:	3308      	adds	r3, #8
 8109590:	9303      	str	r3, [sp, #12]
 8109592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109594:	4433      	add	r3, r6
 8109596:	9309      	str	r3, [sp, #36]	; 0x24
 8109598:	e767      	b.n	810946a <_svfiprintf_r+0x4e>
 810959a:	fb0c 3202 	mla	r2, ip, r2, r3
 810959e:	460c      	mov	r4, r1
 81095a0:	2001      	movs	r0, #1
 81095a2:	e7a5      	b.n	81094f0 <_svfiprintf_r+0xd4>
 81095a4:	2300      	movs	r3, #0
 81095a6:	3401      	adds	r4, #1
 81095a8:	9305      	str	r3, [sp, #20]
 81095aa:	4619      	mov	r1, r3
 81095ac:	f04f 0c0a 	mov.w	ip, #10
 81095b0:	4620      	mov	r0, r4
 81095b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 81095b6:	3a30      	subs	r2, #48	; 0x30
 81095b8:	2a09      	cmp	r2, #9
 81095ba:	d903      	bls.n	81095c4 <_svfiprintf_r+0x1a8>
 81095bc:	2b00      	cmp	r3, #0
 81095be:	d0c5      	beq.n	810954c <_svfiprintf_r+0x130>
 81095c0:	9105      	str	r1, [sp, #20]
 81095c2:	e7c3      	b.n	810954c <_svfiprintf_r+0x130>
 81095c4:	fb0c 2101 	mla	r1, ip, r1, r2
 81095c8:	4604      	mov	r4, r0
 81095ca:	2301      	movs	r3, #1
 81095cc:	e7f0      	b.n	81095b0 <_svfiprintf_r+0x194>
 81095ce:	ab03      	add	r3, sp, #12
 81095d0:	9300      	str	r3, [sp, #0]
 81095d2:	462a      	mov	r2, r5
 81095d4:	4b0f      	ldr	r3, [pc, #60]	; (8109614 <_svfiprintf_r+0x1f8>)
 81095d6:	a904      	add	r1, sp, #16
 81095d8:	4638      	mov	r0, r7
 81095da:	f3af 8000 	nop.w
 81095de:	1c42      	adds	r2, r0, #1
 81095e0:	4606      	mov	r6, r0
 81095e2:	d1d6      	bne.n	8109592 <_svfiprintf_r+0x176>
 81095e4:	89ab      	ldrh	r3, [r5, #12]
 81095e6:	065b      	lsls	r3, r3, #25
 81095e8:	f53f af2c 	bmi.w	8109444 <_svfiprintf_r+0x28>
 81095ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 81095ee:	b01d      	add	sp, #116	; 0x74
 81095f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81095f4:	ab03      	add	r3, sp, #12
 81095f6:	9300      	str	r3, [sp, #0]
 81095f8:	462a      	mov	r2, r5
 81095fa:	4b06      	ldr	r3, [pc, #24]	; (8109614 <_svfiprintf_r+0x1f8>)
 81095fc:	a904      	add	r1, sp, #16
 81095fe:	4638      	mov	r0, r7
 8109600:	f000 f87a 	bl	81096f8 <_printf_i>
 8109604:	e7eb      	b.n	81095de <_svfiprintf_r+0x1c2>
 8109606:	bf00      	nop
 8109608:	08109f54 	.word	0x08109f54
 810960c:	08109f5e 	.word	0x08109f5e
 8109610:	00000000 	.word	0x00000000
 8109614:	08109365 	.word	0x08109365
 8109618:	08109f5a 	.word	0x08109f5a

0810961c <_printf_common>:
 810961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109620:	4616      	mov	r6, r2
 8109622:	4699      	mov	r9, r3
 8109624:	688a      	ldr	r2, [r1, #8]
 8109626:	690b      	ldr	r3, [r1, #16]
 8109628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 810962c:	4293      	cmp	r3, r2
 810962e:	bfb8      	it	lt
 8109630:	4613      	movlt	r3, r2
 8109632:	6033      	str	r3, [r6, #0]
 8109634:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8109638:	4607      	mov	r7, r0
 810963a:	460c      	mov	r4, r1
 810963c:	b10a      	cbz	r2, 8109642 <_printf_common+0x26>
 810963e:	3301      	adds	r3, #1
 8109640:	6033      	str	r3, [r6, #0]
 8109642:	6823      	ldr	r3, [r4, #0]
 8109644:	0699      	lsls	r1, r3, #26
 8109646:	bf42      	ittt	mi
 8109648:	6833      	ldrmi	r3, [r6, #0]
 810964a:	3302      	addmi	r3, #2
 810964c:	6033      	strmi	r3, [r6, #0]
 810964e:	6825      	ldr	r5, [r4, #0]
 8109650:	f015 0506 	ands.w	r5, r5, #6
 8109654:	d106      	bne.n	8109664 <_printf_common+0x48>
 8109656:	f104 0a19 	add.w	sl, r4, #25
 810965a:	68e3      	ldr	r3, [r4, #12]
 810965c:	6832      	ldr	r2, [r6, #0]
 810965e:	1a9b      	subs	r3, r3, r2
 8109660:	42ab      	cmp	r3, r5
 8109662:	dc26      	bgt.n	81096b2 <_printf_common+0x96>
 8109664:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8109668:	1e13      	subs	r3, r2, #0
 810966a:	6822      	ldr	r2, [r4, #0]
 810966c:	bf18      	it	ne
 810966e:	2301      	movne	r3, #1
 8109670:	0692      	lsls	r2, r2, #26
 8109672:	d42b      	bmi.n	81096cc <_printf_common+0xb0>
 8109674:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8109678:	4649      	mov	r1, r9
 810967a:	4638      	mov	r0, r7
 810967c:	47c0      	blx	r8
 810967e:	3001      	adds	r0, #1
 8109680:	d01e      	beq.n	81096c0 <_printf_common+0xa4>
 8109682:	6823      	ldr	r3, [r4, #0]
 8109684:	68e5      	ldr	r5, [r4, #12]
 8109686:	6832      	ldr	r2, [r6, #0]
 8109688:	f003 0306 	and.w	r3, r3, #6
 810968c:	2b04      	cmp	r3, #4
 810968e:	bf08      	it	eq
 8109690:	1aad      	subeq	r5, r5, r2
 8109692:	68a3      	ldr	r3, [r4, #8]
 8109694:	6922      	ldr	r2, [r4, #16]
 8109696:	bf0c      	ite	eq
 8109698:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810969c:	2500      	movne	r5, #0
 810969e:	4293      	cmp	r3, r2
 81096a0:	bfc4      	itt	gt
 81096a2:	1a9b      	subgt	r3, r3, r2
 81096a4:	18ed      	addgt	r5, r5, r3
 81096a6:	2600      	movs	r6, #0
 81096a8:	341a      	adds	r4, #26
 81096aa:	42b5      	cmp	r5, r6
 81096ac:	d11a      	bne.n	81096e4 <_printf_common+0xc8>
 81096ae:	2000      	movs	r0, #0
 81096b0:	e008      	b.n	81096c4 <_printf_common+0xa8>
 81096b2:	2301      	movs	r3, #1
 81096b4:	4652      	mov	r2, sl
 81096b6:	4649      	mov	r1, r9
 81096b8:	4638      	mov	r0, r7
 81096ba:	47c0      	blx	r8
 81096bc:	3001      	adds	r0, #1
 81096be:	d103      	bne.n	81096c8 <_printf_common+0xac>
 81096c0:	f04f 30ff 	mov.w	r0, #4294967295
 81096c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81096c8:	3501      	adds	r5, #1
 81096ca:	e7c6      	b.n	810965a <_printf_common+0x3e>
 81096cc:	18e1      	adds	r1, r4, r3
 81096ce:	1c5a      	adds	r2, r3, #1
 81096d0:	2030      	movs	r0, #48	; 0x30
 81096d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 81096d6:	4422      	add	r2, r4
 81096d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 81096dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 81096e0:	3302      	adds	r3, #2
 81096e2:	e7c7      	b.n	8109674 <_printf_common+0x58>
 81096e4:	2301      	movs	r3, #1
 81096e6:	4622      	mov	r2, r4
 81096e8:	4649      	mov	r1, r9
 81096ea:	4638      	mov	r0, r7
 81096ec:	47c0      	blx	r8
 81096ee:	3001      	adds	r0, #1
 81096f0:	d0e6      	beq.n	81096c0 <_printf_common+0xa4>
 81096f2:	3601      	adds	r6, #1
 81096f4:	e7d9      	b.n	81096aa <_printf_common+0x8e>
	...

081096f8 <_printf_i>:
 81096f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81096fc:	7e0f      	ldrb	r7, [r1, #24]
 81096fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8109700:	2f78      	cmp	r7, #120	; 0x78
 8109702:	4691      	mov	r9, r2
 8109704:	4680      	mov	r8, r0
 8109706:	460c      	mov	r4, r1
 8109708:	469a      	mov	sl, r3
 810970a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 810970e:	d807      	bhi.n	8109720 <_printf_i+0x28>
 8109710:	2f62      	cmp	r7, #98	; 0x62
 8109712:	d80a      	bhi.n	810972a <_printf_i+0x32>
 8109714:	2f00      	cmp	r7, #0
 8109716:	f000 80d8 	beq.w	81098ca <_printf_i+0x1d2>
 810971a:	2f58      	cmp	r7, #88	; 0x58
 810971c:	f000 80a3 	beq.w	8109866 <_printf_i+0x16e>
 8109720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8109724:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8109728:	e03a      	b.n	81097a0 <_printf_i+0xa8>
 810972a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810972e:	2b15      	cmp	r3, #21
 8109730:	d8f6      	bhi.n	8109720 <_printf_i+0x28>
 8109732:	a101      	add	r1, pc, #4	; (adr r1, 8109738 <_printf_i+0x40>)
 8109734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8109738:	08109791 	.word	0x08109791
 810973c:	081097a5 	.word	0x081097a5
 8109740:	08109721 	.word	0x08109721
 8109744:	08109721 	.word	0x08109721
 8109748:	08109721 	.word	0x08109721
 810974c:	08109721 	.word	0x08109721
 8109750:	081097a5 	.word	0x081097a5
 8109754:	08109721 	.word	0x08109721
 8109758:	08109721 	.word	0x08109721
 810975c:	08109721 	.word	0x08109721
 8109760:	08109721 	.word	0x08109721
 8109764:	081098b1 	.word	0x081098b1
 8109768:	081097d5 	.word	0x081097d5
 810976c:	08109893 	.word	0x08109893
 8109770:	08109721 	.word	0x08109721
 8109774:	08109721 	.word	0x08109721
 8109778:	081098d3 	.word	0x081098d3
 810977c:	08109721 	.word	0x08109721
 8109780:	081097d5 	.word	0x081097d5
 8109784:	08109721 	.word	0x08109721
 8109788:	08109721 	.word	0x08109721
 810978c:	0810989b 	.word	0x0810989b
 8109790:	682b      	ldr	r3, [r5, #0]
 8109792:	1d1a      	adds	r2, r3, #4
 8109794:	681b      	ldr	r3, [r3, #0]
 8109796:	602a      	str	r2, [r5, #0]
 8109798:	f104 0542 	add.w	r5, r4, #66	; 0x42
 810979c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81097a0:	2301      	movs	r3, #1
 81097a2:	e0a3      	b.n	81098ec <_printf_i+0x1f4>
 81097a4:	6820      	ldr	r0, [r4, #0]
 81097a6:	6829      	ldr	r1, [r5, #0]
 81097a8:	0606      	lsls	r6, r0, #24
 81097aa:	f101 0304 	add.w	r3, r1, #4
 81097ae:	d50a      	bpl.n	81097c6 <_printf_i+0xce>
 81097b0:	680e      	ldr	r6, [r1, #0]
 81097b2:	602b      	str	r3, [r5, #0]
 81097b4:	2e00      	cmp	r6, #0
 81097b6:	da03      	bge.n	81097c0 <_printf_i+0xc8>
 81097b8:	232d      	movs	r3, #45	; 0x2d
 81097ba:	4276      	negs	r6, r6
 81097bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81097c0:	485e      	ldr	r0, [pc, #376]	; (810993c <_printf_i+0x244>)
 81097c2:	230a      	movs	r3, #10
 81097c4:	e019      	b.n	81097fa <_printf_i+0x102>
 81097c6:	680e      	ldr	r6, [r1, #0]
 81097c8:	602b      	str	r3, [r5, #0]
 81097ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 81097ce:	bf18      	it	ne
 81097d0:	b236      	sxthne	r6, r6
 81097d2:	e7ef      	b.n	81097b4 <_printf_i+0xbc>
 81097d4:	682b      	ldr	r3, [r5, #0]
 81097d6:	6820      	ldr	r0, [r4, #0]
 81097d8:	1d19      	adds	r1, r3, #4
 81097da:	6029      	str	r1, [r5, #0]
 81097dc:	0601      	lsls	r1, r0, #24
 81097de:	d501      	bpl.n	81097e4 <_printf_i+0xec>
 81097e0:	681e      	ldr	r6, [r3, #0]
 81097e2:	e002      	b.n	81097ea <_printf_i+0xf2>
 81097e4:	0646      	lsls	r6, r0, #25
 81097e6:	d5fb      	bpl.n	81097e0 <_printf_i+0xe8>
 81097e8:	881e      	ldrh	r6, [r3, #0]
 81097ea:	4854      	ldr	r0, [pc, #336]	; (810993c <_printf_i+0x244>)
 81097ec:	2f6f      	cmp	r7, #111	; 0x6f
 81097ee:	bf0c      	ite	eq
 81097f0:	2308      	moveq	r3, #8
 81097f2:	230a      	movne	r3, #10
 81097f4:	2100      	movs	r1, #0
 81097f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 81097fa:	6865      	ldr	r5, [r4, #4]
 81097fc:	60a5      	str	r5, [r4, #8]
 81097fe:	2d00      	cmp	r5, #0
 8109800:	bfa2      	ittt	ge
 8109802:	6821      	ldrge	r1, [r4, #0]
 8109804:	f021 0104 	bicge.w	r1, r1, #4
 8109808:	6021      	strge	r1, [r4, #0]
 810980a:	b90e      	cbnz	r6, 8109810 <_printf_i+0x118>
 810980c:	2d00      	cmp	r5, #0
 810980e:	d04d      	beq.n	81098ac <_printf_i+0x1b4>
 8109810:	4615      	mov	r5, r2
 8109812:	fbb6 f1f3 	udiv	r1, r6, r3
 8109816:	fb03 6711 	mls	r7, r3, r1, r6
 810981a:	5dc7      	ldrb	r7, [r0, r7]
 810981c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8109820:	4637      	mov	r7, r6
 8109822:	42bb      	cmp	r3, r7
 8109824:	460e      	mov	r6, r1
 8109826:	d9f4      	bls.n	8109812 <_printf_i+0x11a>
 8109828:	2b08      	cmp	r3, #8
 810982a:	d10b      	bne.n	8109844 <_printf_i+0x14c>
 810982c:	6823      	ldr	r3, [r4, #0]
 810982e:	07de      	lsls	r6, r3, #31
 8109830:	d508      	bpl.n	8109844 <_printf_i+0x14c>
 8109832:	6923      	ldr	r3, [r4, #16]
 8109834:	6861      	ldr	r1, [r4, #4]
 8109836:	4299      	cmp	r1, r3
 8109838:	bfde      	ittt	le
 810983a:	2330      	movle	r3, #48	; 0x30
 810983c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8109840:	f105 35ff 	addle.w	r5, r5, #4294967295
 8109844:	1b52      	subs	r2, r2, r5
 8109846:	6122      	str	r2, [r4, #16]
 8109848:	f8cd a000 	str.w	sl, [sp]
 810984c:	464b      	mov	r3, r9
 810984e:	aa03      	add	r2, sp, #12
 8109850:	4621      	mov	r1, r4
 8109852:	4640      	mov	r0, r8
 8109854:	f7ff fee2 	bl	810961c <_printf_common>
 8109858:	3001      	adds	r0, #1
 810985a:	d14c      	bne.n	81098f6 <_printf_i+0x1fe>
 810985c:	f04f 30ff 	mov.w	r0, #4294967295
 8109860:	b004      	add	sp, #16
 8109862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109866:	4835      	ldr	r0, [pc, #212]	; (810993c <_printf_i+0x244>)
 8109868:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 810986c:	6829      	ldr	r1, [r5, #0]
 810986e:	6823      	ldr	r3, [r4, #0]
 8109870:	f851 6b04 	ldr.w	r6, [r1], #4
 8109874:	6029      	str	r1, [r5, #0]
 8109876:	061d      	lsls	r5, r3, #24
 8109878:	d514      	bpl.n	81098a4 <_printf_i+0x1ac>
 810987a:	07df      	lsls	r7, r3, #31
 810987c:	bf44      	itt	mi
 810987e:	f043 0320 	orrmi.w	r3, r3, #32
 8109882:	6023      	strmi	r3, [r4, #0]
 8109884:	b91e      	cbnz	r6, 810988e <_printf_i+0x196>
 8109886:	6823      	ldr	r3, [r4, #0]
 8109888:	f023 0320 	bic.w	r3, r3, #32
 810988c:	6023      	str	r3, [r4, #0]
 810988e:	2310      	movs	r3, #16
 8109890:	e7b0      	b.n	81097f4 <_printf_i+0xfc>
 8109892:	6823      	ldr	r3, [r4, #0]
 8109894:	f043 0320 	orr.w	r3, r3, #32
 8109898:	6023      	str	r3, [r4, #0]
 810989a:	2378      	movs	r3, #120	; 0x78
 810989c:	4828      	ldr	r0, [pc, #160]	; (8109940 <_printf_i+0x248>)
 810989e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81098a2:	e7e3      	b.n	810986c <_printf_i+0x174>
 81098a4:	0659      	lsls	r1, r3, #25
 81098a6:	bf48      	it	mi
 81098a8:	b2b6      	uxthmi	r6, r6
 81098aa:	e7e6      	b.n	810987a <_printf_i+0x182>
 81098ac:	4615      	mov	r5, r2
 81098ae:	e7bb      	b.n	8109828 <_printf_i+0x130>
 81098b0:	682b      	ldr	r3, [r5, #0]
 81098b2:	6826      	ldr	r6, [r4, #0]
 81098b4:	6961      	ldr	r1, [r4, #20]
 81098b6:	1d18      	adds	r0, r3, #4
 81098b8:	6028      	str	r0, [r5, #0]
 81098ba:	0635      	lsls	r5, r6, #24
 81098bc:	681b      	ldr	r3, [r3, #0]
 81098be:	d501      	bpl.n	81098c4 <_printf_i+0x1cc>
 81098c0:	6019      	str	r1, [r3, #0]
 81098c2:	e002      	b.n	81098ca <_printf_i+0x1d2>
 81098c4:	0670      	lsls	r0, r6, #25
 81098c6:	d5fb      	bpl.n	81098c0 <_printf_i+0x1c8>
 81098c8:	8019      	strh	r1, [r3, #0]
 81098ca:	2300      	movs	r3, #0
 81098cc:	6123      	str	r3, [r4, #16]
 81098ce:	4615      	mov	r5, r2
 81098d0:	e7ba      	b.n	8109848 <_printf_i+0x150>
 81098d2:	682b      	ldr	r3, [r5, #0]
 81098d4:	1d1a      	adds	r2, r3, #4
 81098d6:	602a      	str	r2, [r5, #0]
 81098d8:	681d      	ldr	r5, [r3, #0]
 81098da:	6862      	ldr	r2, [r4, #4]
 81098dc:	2100      	movs	r1, #0
 81098de:	4628      	mov	r0, r5
 81098e0:	f7f6 fcfe 	bl	81002e0 <memchr>
 81098e4:	b108      	cbz	r0, 81098ea <_printf_i+0x1f2>
 81098e6:	1b40      	subs	r0, r0, r5
 81098e8:	6060      	str	r0, [r4, #4]
 81098ea:	6863      	ldr	r3, [r4, #4]
 81098ec:	6123      	str	r3, [r4, #16]
 81098ee:	2300      	movs	r3, #0
 81098f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81098f4:	e7a8      	b.n	8109848 <_printf_i+0x150>
 81098f6:	6923      	ldr	r3, [r4, #16]
 81098f8:	462a      	mov	r2, r5
 81098fa:	4649      	mov	r1, r9
 81098fc:	4640      	mov	r0, r8
 81098fe:	47d0      	blx	sl
 8109900:	3001      	adds	r0, #1
 8109902:	d0ab      	beq.n	810985c <_printf_i+0x164>
 8109904:	6823      	ldr	r3, [r4, #0]
 8109906:	079b      	lsls	r3, r3, #30
 8109908:	d413      	bmi.n	8109932 <_printf_i+0x23a>
 810990a:	68e0      	ldr	r0, [r4, #12]
 810990c:	9b03      	ldr	r3, [sp, #12]
 810990e:	4298      	cmp	r0, r3
 8109910:	bfb8      	it	lt
 8109912:	4618      	movlt	r0, r3
 8109914:	e7a4      	b.n	8109860 <_printf_i+0x168>
 8109916:	2301      	movs	r3, #1
 8109918:	4632      	mov	r2, r6
 810991a:	4649      	mov	r1, r9
 810991c:	4640      	mov	r0, r8
 810991e:	47d0      	blx	sl
 8109920:	3001      	adds	r0, #1
 8109922:	d09b      	beq.n	810985c <_printf_i+0x164>
 8109924:	3501      	adds	r5, #1
 8109926:	68e3      	ldr	r3, [r4, #12]
 8109928:	9903      	ldr	r1, [sp, #12]
 810992a:	1a5b      	subs	r3, r3, r1
 810992c:	42ab      	cmp	r3, r5
 810992e:	dcf2      	bgt.n	8109916 <_printf_i+0x21e>
 8109930:	e7eb      	b.n	810990a <_printf_i+0x212>
 8109932:	2500      	movs	r5, #0
 8109934:	f104 0619 	add.w	r6, r4, #25
 8109938:	e7f5      	b.n	8109926 <_printf_i+0x22e>
 810993a:	bf00      	nop
 810993c:	08109f65 	.word	0x08109f65
 8109940:	08109f76 	.word	0x08109f76

08109944 <memcpy>:
 8109944:	440a      	add	r2, r1
 8109946:	4291      	cmp	r1, r2
 8109948:	f100 33ff 	add.w	r3, r0, #4294967295
 810994c:	d100      	bne.n	8109950 <memcpy+0xc>
 810994e:	4770      	bx	lr
 8109950:	b510      	push	{r4, lr}
 8109952:	f811 4b01 	ldrb.w	r4, [r1], #1
 8109956:	f803 4f01 	strb.w	r4, [r3, #1]!
 810995a:	4291      	cmp	r1, r2
 810995c:	d1f9      	bne.n	8109952 <memcpy+0xe>
 810995e:	bd10      	pop	{r4, pc}

08109960 <memmove>:
 8109960:	4288      	cmp	r0, r1
 8109962:	b510      	push	{r4, lr}
 8109964:	eb01 0402 	add.w	r4, r1, r2
 8109968:	d902      	bls.n	8109970 <memmove+0x10>
 810996a:	4284      	cmp	r4, r0
 810996c:	4623      	mov	r3, r4
 810996e:	d807      	bhi.n	8109980 <memmove+0x20>
 8109970:	1e43      	subs	r3, r0, #1
 8109972:	42a1      	cmp	r1, r4
 8109974:	d008      	beq.n	8109988 <memmove+0x28>
 8109976:	f811 2b01 	ldrb.w	r2, [r1], #1
 810997a:	f803 2f01 	strb.w	r2, [r3, #1]!
 810997e:	e7f8      	b.n	8109972 <memmove+0x12>
 8109980:	4402      	add	r2, r0
 8109982:	4601      	mov	r1, r0
 8109984:	428a      	cmp	r2, r1
 8109986:	d100      	bne.n	810998a <memmove+0x2a>
 8109988:	bd10      	pop	{r4, pc}
 810998a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810998e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8109992:	e7f7      	b.n	8109984 <memmove+0x24>

08109994 <_free_r>:
 8109994:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8109996:	2900      	cmp	r1, #0
 8109998:	d044      	beq.n	8109a24 <_free_r+0x90>
 810999a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810999e:	9001      	str	r0, [sp, #4]
 81099a0:	2b00      	cmp	r3, #0
 81099a2:	f1a1 0404 	sub.w	r4, r1, #4
 81099a6:	bfb8      	it	lt
 81099a8:	18e4      	addlt	r4, r4, r3
 81099aa:	f000 f913 	bl	8109bd4 <__malloc_lock>
 81099ae:	4a1e      	ldr	r2, [pc, #120]	; (8109a28 <_free_r+0x94>)
 81099b0:	9801      	ldr	r0, [sp, #4]
 81099b2:	6813      	ldr	r3, [r2, #0]
 81099b4:	b933      	cbnz	r3, 81099c4 <_free_r+0x30>
 81099b6:	6063      	str	r3, [r4, #4]
 81099b8:	6014      	str	r4, [r2, #0]
 81099ba:	b003      	add	sp, #12
 81099bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 81099c0:	f000 b90e 	b.w	8109be0 <__malloc_unlock>
 81099c4:	42a3      	cmp	r3, r4
 81099c6:	d908      	bls.n	81099da <_free_r+0x46>
 81099c8:	6825      	ldr	r5, [r4, #0]
 81099ca:	1961      	adds	r1, r4, r5
 81099cc:	428b      	cmp	r3, r1
 81099ce:	bf01      	itttt	eq
 81099d0:	6819      	ldreq	r1, [r3, #0]
 81099d2:	685b      	ldreq	r3, [r3, #4]
 81099d4:	1949      	addeq	r1, r1, r5
 81099d6:	6021      	streq	r1, [r4, #0]
 81099d8:	e7ed      	b.n	81099b6 <_free_r+0x22>
 81099da:	461a      	mov	r2, r3
 81099dc:	685b      	ldr	r3, [r3, #4]
 81099de:	b10b      	cbz	r3, 81099e4 <_free_r+0x50>
 81099e0:	42a3      	cmp	r3, r4
 81099e2:	d9fa      	bls.n	81099da <_free_r+0x46>
 81099e4:	6811      	ldr	r1, [r2, #0]
 81099e6:	1855      	adds	r5, r2, r1
 81099e8:	42a5      	cmp	r5, r4
 81099ea:	d10b      	bne.n	8109a04 <_free_r+0x70>
 81099ec:	6824      	ldr	r4, [r4, #0]
 81099ee:	4421      	add	r1, r4
 81099f0:	1854      	adds	r4, r2, r1
 81099f2:	42a3      	cmp	r3, r4
 81099f4:	6011      	str	r1, [r2, #0]
 81099f6:	d1e0      	bne.n	81099ba <_free_r+0x26>
 81099f8:	681c      	ldr	r4, [r3, #0]
 81099fa:	685b      	ldr	r3, [r3, #4]
 81099fc:	6053      	str	r3, [r2, #4]
 81099fe:	4421      	add	r1, r4
 8109a00:	6011      	str	r1, [r2, #0]
 8109a02:	e7da      	b.n	81099ba <_free_r+0x26>
 8109a04:	d902      	bls.n	8109a0c <_free_r+0x78>
 8109a06:	230c      	movs	r3, #12
 8109a08:	6003      	str	r3, [r0, #0]
 8109a0a:	e7d6      	b.n	81099ba <_free_r+0x26>
 8109a0c:	6825      	ldr	r5, [r4, #0]
 8109a0e:	1961      	adds	r1, r4, r5
 8109a10:	428b      	cmp	r3, r1
 8109a12:	bf04      	itt	eq
 8109a14:	6819      	ldreq	r1, [r3, #0]
 8109a16:	685b      	ldreq	r3, [r3, #4]
 8109a18:	6063      	str	r3, [r4, #4]
 8109a1a:	bf04      	itt	eq
 8109a1c:	1949      	addeq	r1, r1, r5
 8109a1e:	6021      	streq	r1, [r4, #0]
 8109a20:	6054      	str	r4, [r2, #4]
 8109a22:	e7ca      	b.n	81099ba <_free_r+0x26>
 8109a24:	b003      	add	sp, #12
 8109a26:	bd30      	pop	{r4, r5, pc}
 8109a28:	100003ac 	.word	0x100003ac

08109a2c <sbrk_aligned>:
 8109a2c:	b570      	push	{r4, r5, r6, lr}
 8109a2e:	4e0e      	ldr	r6, [pc, #56]	; (8109a68 <sbrk_aligned+0x3c>)
 8109a30:	460c      	mov	r4, r1
 8109a32:	6831      	ldr	r1, [r6, #0]
 8109a34:	4605      	mov	r5, r0
 8109a36:	b911      	cbnz	r1, 8109a3e <sbrk_aligned+0x12>
 8109a38:	f000 f8bc 	bl	8109bb4 <_sbrk_r>
 8109a3c:	6030      	str	r0, [r6, #0]
 8109a3e:	4621      	mov	r1, r4
 8109a40:	4628      	mov	r0, r5
 8109a42:	f000 f8b7 	bl	8109bb4 <_sbrk_r>
 8109a46:	1c43      	adds	r3, r0, #1
 8109a48:	d00a      	beq.n	8109a60 <sbrk_aligned+0x34>
 8109a4a:	1cc4      	adds	r4, r0, #3
 8109a4c:	f024 0403 	bic.w	r4, r4, #3
 8109a50:	42a0      	cmp	r0, r4
 8109a52:	d007      	beq.n	8109a64 <sbrk_aligned+0x38>
 8109a54:	1a21      	subs	r1, r4, r0
 8109a56:	4628      	mov	r0, r5
 8109a58:	f000 f8ac 	bl	8109bb4 <_sbrk_r>
 8109a5c:	3001      	adds	r0, #1
 8109a5e:	d101      	bne.n	8109a64 <sbrk_aligned+0x38>
 8109a60:	f04f 34ff 	mov.w	r4, #4294967295
 8109a64:	4620      	mov	r0, r4
 8109a66:	bd70      	pop	{r4, r5, r6, pc}
 8109a68:	100003b0 	.word	0x100003b0

08109a6c <_malloc_r>:
 8109a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109a70:	1ccd      	adds	r5, r1, #3
 8109a72:	f025 0503 	bic.w	r5, r5, #3
 8109a76:	3508      	adds	r5, #8
 8109a78:	2d0c      	cmp	r5, #12
 8109a7a:	bf38      	it	cc
 8109a7c:	250c      	movcc	r5, #12
 8109a7e:	2d00      	cmp	r5, #0
 8109a80:	4607      	mov	r7, r0
 8109a82:	db01      	blt.n	8109a88 <_malloc_r+0x1c>
 8109a84:	42a9      	cmp	r1, r5
 8109a86:	d905      	bls.n	8109a94 <_malloc_r+0x28>
 8109a88:	230c      	movs	r3, #12
 8109a8a:	603b      	str	r3, [r7, #0]
 8109a8c:	2600      	movs	r6, #0
 8109a8e:	4630      	mov	r0, r6
 8109a90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109a94:	4e2e      	ldr	r6, [pc, #184]	; (8109b50 <_malloc_r+0xe4>)
 8109a96:	f000 f89d 	bl	8109bd4 <__malloc_lock>
 8109a9a:	6833      	ldr	r3, [r6, #0]
 8109a9c:	461c      	mov	r4, r3
 8109a9e:	bb34      	cbnz	r4, 8109aee <_malloc_r+0x82>
 8109aa0:	4629      	mov	r1, r5
 8109aa2:	4638      	mov	r0, r7
 8109aa4:	f7ff ffc2 	bl	8109a2c <sbrk_aligned>
 8109aa8:	1c43      	adds	r3, r0, #1
 8109aaa:	4604      	mov	r4, r0
 8109aac:	d14d      	bne.n	8109b4a <_malloc_r+0xde>
 8109aae:	6834      	ldr	r4, [r6, #0]
 8109ab0:	4626      	mov	r6, r4
 8109ab2:	2e00      	cmp	r6, #0
 8109ab4:	d140      	bne.n	8109b38 <_malloc_r+0xcc>
 8109ab6:	6823      	ldr	r3, [r4, #0]
 8109ab8:	4631      	mov	r1, r6
 8109aba:	4638      	mov	r0, r7
 8109abc:	eb04 0803 	add.w	r8, r4, r3
 8109ac0:	f000 f878 	bl	8109bb4 <_sbrk_r>
 8109ac4:	4580      	cmp	r8, r0
 8109ac6:	d13a      	bne.n	8109b3e <_malloc_r+0xd2>
 8109ac8:	6821      	ldr	r1, [r4, #0]
 8109aca:	3503      	adds	r5, #3
 8109acc:	1a6d      	subs	r5, r5, r1
 8109ace:	f025 0503 	bic.w	r5, r5, #3
 8109ad2:	3508      	adds	r5, #8
 8109ad4:	2d0c      	cmp	r5, #12
 8109ad6:	bf38      	it	cc
 8109ad8:	250c      	movcc	r5, #12
 8109ada:	4629      	mov	r1, r5
 8109adc:	4638      	mov	r0, r7
 8109ade:	f7ff ffa5 	bl	8109a2c <sbrk_aligned>
 8109ae2:	3001      	adds	r0, #1
 8109ae4:	d02b      	beq.n	8109b3e <_malloc_r+0xd2>
 8109ae6:	6823      	ldr	r3, [r4, #0]
 8109ae8:	442b      	add	r3, r5
 8109aea:	6023      	str	r3, [r4, #0]
 8109aec:	e00e      	b.n	8109b0c <_malloc_r+0xa0>
 8109aee:	6822      	ldr	r2, [r4, #0]
 8109af0:	1b52      	subs	r2, r2, r5
 8109af2:	d41e      	bmi.n	8109b32 <_malloc_r+0xc6>
 8109af4:	2a0b      	cmp	r2, #11
 8109af6:	d916      	bls.n	8109b26 <_malloc_r+0xba>
 8109af8:	1961      	adds	r1, r4, r5
 8109afa:	42a3      	cmp	r3, r4
 8109afc:	6025      	str	r5, [r4, #0]
 8109afe:	bf18      	it	ne
 8109b00:	6059      	strne	r1, [r3, #4]
 8109b02:	6863      	ldr	r3, [r4, #4]
 8109b04:	bf08      	it	eq
 8109b06:	6031      	streq	r1, [r6, #0]
 8109b08:	5162      	str	r2, [r4, r5]
 8109b0a:	604b      	str	r3, [r1, #4]
 8109b0c:	4638      	mov	r0, r7
 8109b0e:	f104 060b 	add.w	r6, r4, #11
 8109b12:	f000 f865 	bl	8109be0 <__malloc_unlock>
 8109b16:	f026 0607 	bic.w	r6, r6, #7
 8109b1a:	1d23      	adds	r3, r4, #4
 8109b1c:	1af2      	subs	r2, r6, r3
 8109b1e:	d0b6      	beq.n	8109a8e <_malloc_r+0x22>
 8109b20:	1b9b      	subs	r3, r3, r6
 8109b22:	50a3      	str	r3, [r4, r2]
 8109b24:	e7b3      	b.n	8109a8e <_malloc_r+0x22>
 8109b26:	6862      	ldr	r2, [r4, #4]
 8109b28:	42a3      	cmp	r3, r4
 8109b2a:	bf0c      	ite	eq
 8109b2c:	6032      	streq	r2, [r6, #0]
 8109b2e:	605a      	strne	r2, [r3, #4]
 8109b30:	e7ec      	b.n	8109b0c <_malloc_r+0xa0>
 8109b32:	4623      	mov	r3, r4
 8109b34:	6864      	ldr	r4, [r4, #4]
 8109b36:	e7b2      	b.n	8109a9e <_malloc_r+0x32>
 8109b38:	4634      	mov	r4, r6
 8109b3a:	6876      	ldr	r6, [r6, #4]
 8109b3c:	e7b9      	b.n	8109ab2 <_malloc_r+0x46>
 8109b3e:	230c      	movs	r3, #12
 8109b40:	603b      	str	r3, [r7, #0]
 8109b42:	4638      	mov	r0, r7
 8109b44:	f000 f84c 	bl	8109be0 <__malloc_unlock>
 8109b48:	e7a1      	b.n	8109a8e <_malloc_r+0x22>
 8109b4a:	6025      	str	r5, [r4, #0]
 8109b4c:	e7de      	b.n	8109b0c <_malloc_r+0xa0>
 8109b4e:	bf00      	nop
 8109b50:	100003ac 	.word	0x100003ac

08109b54 <_realloc_r>:
 8109b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109b58:	4680      	mov	r8, r0
 8109b5a:	4614      	mov	r4, r2
 8109b5c:	460e      	mov	r6, r1
 8109b5e:	b921      	cbnz	r1, 8109b6a <_realloc_r+0x16>
 8109b60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8109b64:	4611      	mov	r1, r2
 8109b66:	f7ff bf81 	b.w	8109a6c <_malloc_r>
 8109b6a:	b92a      	cbnz	r2, 8109b78 <_realloc_r+0x24>
 8109b6c:	f7ff ff12 	bl	8109994 <_free_r>
 8109b70:	4625      	mov	r5, r4
 8109b72:	4628      	mov	r0, r5
 8109b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109b78:	f000 f838 	bl	8109bec <_malloc_usable_size_r>
 8109b7c:	4284      	cmp	r4, r0
 8109b7e:	4607      	mov	r7, r0
 8109b80:	d802      	bhi.n	8109b88 <_realloc_r+0x34>
 8109b82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8109b86:	d812      	bhi.n	8109bae <_realloc_r+0x5a>
 8109b88:	4621      	mov	r1, r4
 8109b8a:	4640      	mov	r0, r8
 8109b8c:	f7ff ff6e 	bl	8109a6c <_malloc_r>
 8109b90:	4605      	mov	r5, r0
 8109b92:	2800      	cmp	r0, #0
 8109b94:	d0ed      	beq.n	8109b72 <_realloc_r+0x1e>
 8109b96:	42bc      	cmp	r4, r7
 8109b98:	4622      	mov	r2, r4
 8109b9a:	4631      	mov	r1, r6
 8109b9c:	bf28      	it	cs
 8109b9e:	463a      	movcs	r2, r7
 8109ba0:	f7ff fed0 	bl	8109944 <memcpy>
 8109ba4:	4631      	mov	r1, r6
 8109ba6:	4640      	mov	r0, r8
 8109ba8:	f7ff fef4 	bl	8109994 <_free_r>
 8109bac:	e7e1      	b.n	8109b72 <_realloc_r+0x1e>
 8109bae:	4635      	mov	r5, r6
 8109bb0:	e7df      	b.n	8109b72 <_realloc_r+0x1e>
	...

08109bb4 <_sbrk_r>:
 8109bb4:	b538      	push	{r3, r4, r5, lr}
 8109bb6:	4d06      	ldr	r5, [pc, #24]	; (8109bd0 <_sbrk_r+0x1c>)
 8109bb8:	2300      	movs	r3, #0
 8109bba:	4604      	mov	r4, r0
 8109bbc:	4608      	mov	r0, r1
 8109bbe:	602b      	str	r3, [r5, #0]
 8109bc0:	f000 f842 	bl	8109c48 <_sbrk>
 8109bc4:	1c43      	adds	r3, r0, #1
 8109bc6:	d102      	bne.n	8109bce <_sbrk_r+0x1a>
 8109bc8:	682b      	ldr	r3, [r5, #0]
 8109bca:	b103      	cbz	r3, 8109bce <_sbrk_r+0x1a>
 8109bcc:	6023      	str	r3, [r4, #0]
 8109bce:	bd38      	pop	{r3, r4, r5, pc}
 8109bd0:	100003b4 	.word	0x100003b4

08109bd4 <__malloc_lock>:
 8109bd4:	4801      	ldr	r0, [pc, #4]	; (8109bdc <__malloc_lock+0x8>)
 8109bd6:	f000 b811 	b.w	8109bfc <__retarget_lock_acquire_recursive>
 8109bda:	bf00      	nop
 8109bdc:	100003b8 	.word	0x100003b8

08109be0 <__malloc_unlock>:
 8109be0:	4801      	ldr	r0, [pc, #4]	; (8109be8 <__malloc_unlock+0x8>)
 8109be2:	f000 b80c 	b.w	8109bfe <__retarget_lock_release_recursive>
 8109be6:	bf00      	nop
 8109be8:	100003b8 	.word	0x100003b8

08109bec <_malloc_usable_size_r>:
 8109bec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109bf0:	1f18      	subs	r0, r3, #4
 8109bf2:	2b00      	cmp	r3, #0
 8109bf4:	bfbc      	itt	lt
 8109bf6:	580b      	ldrlt	r3, [r1, r0]
 8109bf8:	18c0      	addlt	r0, r0, r3
 8109bfa:	4770      	bx	lr

08109bfc <__retarget_lock_acquire_recursive>:
 8109bfc:	4770      	bx	lr

08109bfe <__retarget_lock_release_recursive>:
 8109bfe:	4770      	bx	lr

08109c00 <roundf>:
 8109c00:	ee10 0a10 	vmov	r0, s0
 8109c04:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8109c08:	3a7f      	subs	r2, #127	; 0x7f
 8109c0a:	2a16      	cmp	r2, #22
 8109c0c:	dc15      	bgt.n	8109c3a <roundf+0x3a>
 8109c0e:	2a00      	cmp	r2, #0
 8109c10:	da08      	bge.n	8109c24 <roundf+0x24>
 8109c12:	3201      	adds	r2, #1
 8109c14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8109c18:	d101      	bne.n	8109c1e <roundf+0x1e>
 8109c1a:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8109c1e:	ee00 3a10 	vmov	s0, r3
 8109c22:	4770      	bx	lr
 8109c24:	4907      	ldr	r1, [pc, #28]	; (8109c44 <roundf+0x44>)
 8109c26:	4111      	asrs	r1, r2
 8109c28:	4208      	tst	r0, r1
 8109c2a:	d0fa      	beq.n	8109c22 <roundf+0x22>
 8109c2c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8109c30:	4113      	asrs	r3, r2
 8109c32:	4403      	add	r3, r0
 8109c34:	ea23 0301 	bic.w	r3, r3, r1
 8109c38:	e7f1      	b.n	8109c1e <roundf+0x1e>
 8109c3a:	2a80      	cmp	r2, #128	; 0x80
 8109c3c:	d1f1      	bne.n	8109c22 <roundf+0x22>
 8109c3e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8109c42:	4770      	bx	lr
 8109c44:	007fffff 	.word	0x007fffff

08109c48 <_sbrk>:
 8109c48:	4a04      	ldr	r2, [pc, #16]	; (8109c5c <_sbrk+0x14>)
 8109c4a:	6811      	ldr	r1, [r2, #0]
 8109c4c:	4603      	mov	r3, r0
 8109c4e:	b909      	cbnz	r1, 8109c54 <_sbrk+0xc>
 8109c50:	4903      	ldr	r1, [pc, #12]	; (8109c60 <_sbrk+0x18>)
 8109c52:	6011      	str	r1, [r2, #0]
 8109c54:	6810      	ldr	r0, [r2, #0]
 8109c56:	4403      	add	r3, r0
 8109c58:	6013      	str	r3, [r2, #0]
 8109c5a:	4770      	bx	lr
 8109c5c:	100003bc 	.word	0x100003bc
 8109c60:	100003c0 	.word	0x100003c0

08109c64 <_init>:
 8109c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109c66:	bf00      	nop
 8109c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109c6a:	bc08      	pop	{r3}
 8109c6c:	469e      	mov	lr, r3
 8109c6e:	4770      	bx	lr

08109c70 <_fini>:
 8109c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109c72:	bf00      	nop
 8109c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109c76:	bc08      	pop	{r3}
 8109c78:	469e      	mov	lr, r3
 8109c7a:	4770      	bx	lr
