$date
	Sun Aug 25 18:02:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! out_qn $end
$var wire 1 " out_q $end
$var reg 1 # in_clk $end
$var reg 1 $ in_d $end
$var reg 1 % in_rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qn $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#1
1#
#2
0#
1%
#3
1#
#4
0#
0%
#5
1#
#6
0#
1$
#7
0!
1"
1#
#8
0#
0$
#9
1!
0"
1#
#10
0#
#11
1#
#12
0#
1$
#13
0!
1"
1#
#14
0#
#15
1#
#16
0#
0$
#17
1!
0"
1#
#18
0#
#19
1#
#20
0#
1$
#21
0!
1"
1#
#22
0#
0$
#23
1!
0"
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
1$
#29
0!
1"
1#
#30
0#
0$
#31
1!
0"
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
1$
#37
0!
1"
1#
#38
0#
0$
#39
1!
0"
1#
#40
0#
1$
#41
0!
1"
1#
#42
0#
0$
#43
1!
0"
1#
#44
0#
1$
#45
0!
1"
1#
#46
0#
0$
#47
1!
0"
1#
#48
0#
#49
1#
#50
0#
#51
1#
#52
0#
1$
#53
0!
1"
1#
#54
0#
0$
#55
1!
0"
1#
#56
0#
1$
#57
0!
1"
1#
#58
0#
0$
#59
1!
0"
1#
#60
0#
1$
#61
0!
1"
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
0$
#67
1!
0"
1#
#68
0#
1$
#69
0!
1"
1#
#70
0#
0$
#71
1!
0"
1#
#72
0#
1$
#73
0!
1"
1#
#74
0#
0$
#75
1!
0"
1#
#76
0#
1$
#77
0!
1"
1#
#78
0#
#79
1#
#80
0#
#81
1#
#82
0#
#83
1#
#84
0#
#85
1#
#86
0#
#87
1#
#88
0#
#89
1#
#90
0#
#91
1#
#92
0#
#93
1#
#94
0#
#95
1#
#96
0#
