Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug  7 18:24:01 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                  Violations  
---------  ----------------  -----------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                  128         
PDRC-190   Warning           Suboptimally placed synchronized register chain              11          
TIMING-18  Warning           Missing input or output delay                                5           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port  1           
XDCC-4     Warning           User Clock constraint overwritten with the same name         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: nolabel_line52/serv_dm/dm_ctrl_hart_resume_req_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                46074        0.066        0.000                      0                46058        1.732        0.000                       0                 16976  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.615        0.000                      0                  933        0.075        0.000                      0                  933       15.732        0.000                       0                   487  
sys_clk_pin                                                                                       0.207        0.000                      0                44914        0.066        0.000                      0                44914        1.732        0.000                       0                 16489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.321        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      32.107        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.829        0.000                      0                  100        0.299        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       3.053        0.000                      0                  111        0.089        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                 
(none)                                                                                      sys_clk_pin                                                                                 sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      sys_clk_pin                                                                                                                                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  sys_clk_pin                                                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.431ns (10.859%)  route 3.538ns (89.141%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     8.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     9.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X102Y103       FDRE (Setup_fdre_C_R)       -0.281    38.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         38.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 28.615    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.390ns (10.727%)  route 3.246ns (89.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 37.984 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I0_O)        0.045     8.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.446    37.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.670    38.654    
                         clock uncertainty           -0.035    38.618    
    SLICE_X101Y99        FDRE (Setup_fdre_C_R)       -0.393    38.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.390ns (10.727%)  route 3.246ns (89.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 37.984 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I0_O)        0.045     8.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.446    37.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.670    38.654    
                         clock uncertainty           -0.035    38.618    
    SLICE_X101Y99        FDRE (Setup_fdre_C_R)       -0.393    38.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.390ns (10.727%)  route 3.246ns (89.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 37.984 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I0_O)        0.045     8.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.446    37.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.670    38.654    
                         clock uncertainty           -0.035    38.618    
    SLICE_X101Y99        FDRE (Setup_fdre_C_R)       -0.393    38.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 28.938    

Slack (MET) :             28.938ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.390ns (10.727%)  route 3.246ns (89.273%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 37.984 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.597     7.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT5 (Prop_lut5_I3_O)        0.043     7.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I0_O)        0.045     8.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.484     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.446    37.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                         clock pessimism              0.670    38.654    
                         clock uncertainty           -0.035    38.618    
    SLICE_X101Y99        FDRE (Setup_fdre_C_R)       -0.393    38.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 28.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.596     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y103       FDCE (Prop_fdce_C_Q)         0.100     2.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.816     3.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.601     2.830    
    SLICE_X116Y103       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y100       FDCE (Prop_fdce_C_Q)         0.100     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.102     3.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X116Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X116Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.598     2.834    
    SLICE_X116Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.597     2.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y102       FDCE (Prop_fdce_C_Q)         0.100     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.103     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X116Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.817     3.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X116Y102       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.601     2.831    
    SLICE_X116Y102       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.434%)  route 0.293ns (69.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.601     2.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X121Y101       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y101       FDCE (Prop_fdce_C_Q)         0.100     2.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/Q
                         net (fo=1, routed)           0.293     3.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][12]
    SLICE_X121Y99        LUT5 (Prop_lut5_I4_O)        0.028     3.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     3.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X121Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.893     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X121Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.420     3.088    
    SLICE_X121Y99        FDCE (Hold_fdce_C_D)         0.060     3.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.324%)  route 0.114ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.596     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y103       FDCE (Prop_fdce_C_Q)         0.091     2.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.114     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.816     3.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.601     2.830    
    SLICE_X116Y103       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.652     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X121Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y95        FDPE (Prop_fdpe_C_Q)         0.100     2.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X121Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.892     3.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X121Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.632     2.875    
    SLICE_X121Y95        FDPE (Hold_fdpe_C_D)         0.047     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y98        FDCE (Prop_fdce_C_Q)         0.100     2.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.632     2.871    
    SLICE_X115Y98        FDCE (Hold_fdce_C_D)         0.047     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y98        FDCE (Prop_fdce_C_Q)         0.100     2.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.632     2.871    
    SLICE_X115Y98        FDCE (Hold_fdce_C_D)         0.047     2.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.630     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.055     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.849     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.611     2.853    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.047     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.630     2.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.100     2.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/Q
                         net (fo=2, routed)           0.055     3.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.849     3.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                         clock pessimism             -0.611     2.853    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.047     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y141   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X101Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X110Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X108Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X108Y100  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X107Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X106Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.358ns  (logic 0.259ns (5.944%)  route 4.099ns (94.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 11.411 - 7.500 ) 
    Source Clock Delay      (SCD):    4.140ns = ( 6.640 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.227     6.640    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X110Y153       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDRE (Prop_fdre_C_Q)         0.259     6.899 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=685, routed)         4.099    10.997    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X6Y59         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.243    11.411    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y59         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.656    
                         clock uncertainty           -0.035    11.621    
    RAMB36_X6Y59         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    11.205    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.275ns  (logic 0.259ns (6.059%)  route 4.016ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 11.542 - 7.500 ) 
    Source Clock Delay      (SCD):    4.312ns = ( 6.812 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.399     6.812    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X106Y136       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y136       FDRE (Prop_fdre_C_Q)         0.259     7.071 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/Q
                         net (fo=686, routed)         4.016    11.086    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y63         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.374    11.542    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y63         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.245    11.787    
                         clock uncertainty           -0.035    11.752    
    RAMB36_X5Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    11.336    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.336    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.348ns  (logic 0.259ns (5.956%)  route 4.089ns (94.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 11.473 - 7.500 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 6.648 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.235     6.648    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y154       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y154       FDRE (Prop_fdre_C_Q)         0.259     6.907 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=685, routed)         4.089    10.996    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X12Y43        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.305    11.473    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/clka
    RAMB36_X12Y43        RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.718    
                         clock uncertainty           -0.035    11.683    
    RAMB36_X12Y43        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416    11.267    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.261ns  (logic 0.259ns (6.079%)  route 4.002ns (93.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 11.478 - 7.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X108Y137       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y137       FDRE (Prop_fdre_C_Q)         0.259     7.070 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/Q
                         net (fo=686, routed)         4.002    11.071    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y21         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.310    11.478    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y21         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.333    11.811    
                         clock uncertainty           -0.035    11.776    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    11.360    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[452].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.714ns  (logic 0.259ns (5.494%)  route 4.455ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 11.858 - 7.500 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 6.648 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.235     6.648    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y154       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y154       FDRE (Prop_fdre_C_Q)         0.259     6.907 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=685, routed)         4.455    11.362    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X8Y2          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.690    11.858    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y2          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.258    12.116    
                         clock uncertainty           -0.035    12.081    
    RAMB36_X8Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    11.665    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.700ns  (logic 0.259ns (5.510%)  route 4.441ns (94.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 11.848 - 7.500 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 6.648 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.235     6.648    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X104Y154       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y154       FDRE (Prop_fdre_C_Q)         0.259     6.907 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=685, routed)         4.441    11.348    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X8Y4          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.680    11.848    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.258    12.106    
                         clock uncertainty           -0.035    12.071    
    RAMB36_X8Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.416    11.655    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.373ns  (logic 0.259ns (5.922%)  route 4.114ns (94.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 11.526 - 7.500 ) 
    Source Clock Delay      (SCD):    4.140ns = ( 6.640 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.227     6.640    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X110Y153       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y153       FDRE (Prop_fdre_C_Q)         0.259     6.899 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=685, routed)         4.114    11.013    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X6Y64         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.358    11.526    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y64         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.771    
                         clock uncertainty           -0.035    11.736    
    RAMB36_X6Y64         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    11.320    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.938ns  (logic 0.345ns (6.987%)  route 4.593ns (93.013%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.051 - 7.500 ) 
    Source Clock Delay      (SCD):    4.149ns = ( 6.649 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.236     6.649    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X100Y162       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y162       FDRE (Prop_fdre_C_Q)         0.259     6.908 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=2, routed)           0.157     7.065    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X101Y162       LUT2 (Prop_lut2_I0_O)        0.043     7.108 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0/O
                         net (fo=759, routed)         0.706     7.813    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X100Y148       LUT4 (Prop_lut4_I0_O)        0.043     7.856 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=57, routed)          3.730    11.587    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.883    12.051    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.258    12.309    
                         clock uncertainty           -0.035    12.274    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.946    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[251].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.946    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.404ns  (logic 0.345ns (7.833%)  route 4.059ns (92.167%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 11.542 - 7.500 ) 
    Source Clock Delay      (SCD):    4.149ns = ( 6.649 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.236     6.649    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X100Y162       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y162       FDRE (Prop_fdre_C_Q)         0.259     6.908 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=2, routed)           0.157     7.065    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X101Y162       LUT2 (Prop_lut2_I0_O)        0.043     7.108 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O_INST_0/O
                         net (fo=759, routed)         0.900     8.008    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X99Y180        LUT4 (Prop_lut4_I2_O)        0.043     8.051 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=28, routed)          3.002    11.053    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y63         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.374    11.542    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y63         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.245    11.787    
                         clock uncertainty           -0.035    11.752    
    RAMB36_X5Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.424    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        4.065ns  (logic 0.223ns (5.486%)  route 3.842ns (94.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.470 - 7.500 ) 
    Source Clock Delay      (SCD):    4.324ns = ( 6.824 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.411     6.824    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X101Y143       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.223     7.047 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]/Q
                         net (fo=685, routed)         3.842    10.889    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X9Y57         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.302    11.470    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y57         RAMB36E1                                     r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.245    11.715    
                         clock uncertainty           -0.035    11.680    
    RAMB36_X9Y57         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416    11.264    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][207]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][207]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.719%)  route 0.115ns (49.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns = ( 4.889 - 2.500 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.639     4.513    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X160Y120       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y120       FDRE (Prop_fdre_C_Q)         0.118     4.631 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][207]/Q
                         net (fo=2, routed)           0.115     4.746    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[207]
    SLICE_X160Y119       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][207]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.860     4.889    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X160Y119       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][207]_srl8/CLK
                         clock pessimism             -0.363     4.526    
    SLICE_X160Y119       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.680    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][207]_srl8
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[535]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[535]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.322ns  (logic 0.171ns (53.168%)  route 0.151ns (46.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 4.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.597     4.471    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X106Y144       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[535]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDRE (Prop_fdre_C_Q)         0.107     4.578 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[535]/Q
                         net (fo=3, routed)           0.151     4.729    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2[535]
    SLICE_X111Y145       LUT3 (Prop_lut3_I2_O)        0.064     4.793 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity[535]_i_1/O
                         net (fo=1, routed)           0.000     4.793    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity11603_out
    SLICE_X111Y145       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[535]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X111Y145       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[535]/C
                         clock pessimism             -0.183     4.661    
    SLICE_X111Y145       FDRE (Hold_fdre_C_D)         0.060     4.721    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[535]
  -------------------------------------------------------------------
                         required time                         -4.721    
                         arrival time                           4.793    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 4.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.602     4.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X120Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y103       FDRE (Prop_fdre_C_Q)         0.118     4.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.101     4.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.361     4.491    
    SLICE_X120Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (54.004%)  route 0.101ns (45.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 4.852 - 2.500 ) 
    Source Clock Delay      (SCD):    1.977ns = ( 4.477 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.603     4.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X118Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y101       FDRE (Prop_fdre_C_Q)         0.118     4.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.101     4.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X120Y100       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.823     4.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X120Y100       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.361     4.491    
    SLICE_X120Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][217]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][217]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.751%)  route 0.061ns (40.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.882 - 2.500 ) 
    Source Clock Delay      (SCD):    2.009ns = ( 4.509 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.635     4.509    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X159Y124       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.091     4.600 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][217]/Q
                         net (fo=2, routed)           0.061     4.661    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[217]
    SLICE_X158Y124       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][217]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.853     4.882    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X158Y124       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][217]_srl8/CLK
                         clock pessimism             -0.362     4.520    
    SLICE_X158Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     4.582    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][217]_srl8
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][232]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][232]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.670%)  route 0.105ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 4.886 - 2.500 ) 
    Source Clock Delay      (SCD):    2.011ns = ( 4.511 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.637     4.511    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X157Y122       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y122       FDRE (Prop_fdre_C_Q)         0.100     4.611 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][232]/Q
                         net (fo=2, routed)           0.105     4.717    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[232]
    SLICE_X160Y122       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][232]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.857     4.886    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X160Y122       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][232]_srl8/CLK
                         clock pessimism             -0.343     4.543    
    SLICE_X160Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     4.635    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][232]_srl8
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.717    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[554]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[554]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.282ns  (logic 0.171ns (60.704%)  route 0.111ns (39.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 4.783 - 2.500 ) 
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.606     4.480    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X100Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[554]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y149       FDRE (Prop_fdre_C_Q)         0.107     4.587 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2_reg[554]/Q
                         net (fo=3, routed)           0.111     4.698    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync2[554]
    SLICE_X101Y151       LUT3 (Prop_lut3_I2_O)        0.064     4.762 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity[554]_i_1/O
                         net (fo=1, routed)           0.000     4.762    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity11660_out
    SLICE_X101Y151       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.754     4.783    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X101Y151       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[554]/C
                         clock pessimism             -0.163     4.620    
    SLICE_X101Y151       FDRE (Hold_fdre_C_D)         0.060     4.680    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/dn_activity_reg[554]
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.762    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.823%)  route 0.109ns (52.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 4.888 - 2.500 ) 
    Source Clock Delay      (SCD):    2.013ns = ( 4.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.639     4.513    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X159Y129       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.100     4.613 r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][102]/Q
                         net (fo=2, routed)           0.109     4.722    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/TRIGGER_I[102]
    SLICE_X160Y129       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.859     4.888    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X160Y129       SRL16E                                       r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism             -0.343     4.545    
    SLICE_X160Y129       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.639    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                         -4.639    
                         arrival time                           4.722    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 4.960 - 2.500 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 4.564 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.690     4.564    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X139Y97        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y97        FDRE (Prop_fdre_C_Q)         0.100     4.664 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.054     4.718    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X138Y97        LUT6 (Prop_lut6_I0_O)        0.028     4.746 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow[6]_i_1/O
                         net (fo=1, routed)           0.000     4.746    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow[6]
    SLICE_X138Y97        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.931     4.960    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X138Y97        FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.385     4.575    
    SLICE_X138Y97        FDRE (Hold_fdre_C_D)         0.087     4.662    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 4.843 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_i
    SLICE_X129Y119       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y119       FDRE (Prop_fdre_C_Q)         0.100     4.570 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.054     4.624    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg_n_0_[6]
    SLICE_X128Y119       LUT6 (Prop_lut6_I0_O)        0.028     4.652 r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     4.652    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[5]
    SLICE_X128Y119       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.814     4.843    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_i
    SLICE_X128Y119       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.362     4.481    
    SLICE_X128Y119       FDRE (Hold_fdre_C_D)         0.087     4.568    nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.568    
                         arrival time                           4.652    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_N }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y28   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y28   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y33   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y33   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y28   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y28   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y29   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X7Y29   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y31   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X6Y31   nolabel_line52/serv_dtm/debugger/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X120Y99  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.589ns  (logic 0.236ns (40.059%)  route 0.353ns (59.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X114Y98        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.353     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y98        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.637ns  (logic 0.259ns (40.691%)  route 0.378ns (59.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X114Y98        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.378     0.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y98        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.639ns  (logic 0.259ns (40.545%)  route 0.380ns (59.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X118Y97        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y98        FDCE (Setup_fdce_C_D)        0.023     5.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.636ns  (logic 0.259ns (40.726%)  route 0.377ns (59.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X114Y98        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X116Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X116Y98        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.546ns  (logic 0.236ns (43.231%)  route 0.310ns (56.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X118Y97        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.310     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y98        FDCE (Setup_fdce_C_D)       -0.062     4.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.588ns  (logic 0.259ns (44.026%)  route 0.329ns (55.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X118Y97        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.329     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y98        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.504ns  (logic 0.236ns (46.792%)  route 0.268ns (53.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X118Y97        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.268     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X118Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X118Y98        FDCE (Setup_fdce_C_D)       -0.059     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.941    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.567%)  route 0.277ns (55.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X115Y99        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X115Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X115Y98        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  4.490    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.107ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.805ns  (logic 0.204ns (25.338%)  route 0.601ns (74.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X119Y97        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.601     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X119Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X119Y94        FDCE (Setup_fdce_C_D)       -0.088    32.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.912    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.761ns  (logic 0.223ns (29.294%)  route 0.538ns (70.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X119Y97        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.538     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X118Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y94        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.272ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.479%)  route 0.465ns (69.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X119Y97        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.465     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X118Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y97        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                 32.272    

Slack (MET) :             32.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.236ns (38.595%)  route 0.375ns (61.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X116Y98        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.375     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X114Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X114Y98        FDCE (Setup_fdce_C_D)       -0.063    32.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.937    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.326    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.515ns  (logic 0.236ns (45.802%)  route 0.279ns (54.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X116Y98        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.279     0.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X115Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X115Y99        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.419ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.952%)  route 0.380ns (63.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y97                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X119Y97        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.380     0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X118Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y97        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                 32.419    

Slack (MET) :             32.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.567ns  (logic 0.259ns (45.646%)  route 0.308ns (54.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X116Y98        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X114Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X114Y98        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                 32.454    

Slack (MET) :             32.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.487%)  route 0.275ns (51.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y98                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X116Y98        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X115Y99        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X115Y99        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.187    38.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.187    38.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.187    38.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.187    38.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.334    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.154    38.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.862    

Slack (MET) :             28.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.154    38.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.862    

Slack (MET) :             28.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.154    38.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.862    

Slack (MET) :             28.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.487ns (12.637%)  route 3.367ns (87.363%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 37.814 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.903     9.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X100Y102       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276    37.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y102       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.743    38.557    
                         clock uncertainty           -0.035    38.521    
    SLICE_X100Y102       FDCE (Recov_fdce_C_CLR)     -0.154    38.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                 28.862    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.487ns (13.994%)  route 2.993ns (86.006%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.530     9.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X104Y103       FDCE (Recov_fdce_C_CLR)     -0.154    38.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 29.231    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.487ns (13.994%)  route 2.993ns (86.006%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 37.809 - 33.000 ) 
    Source Clock Delay      (SCD):    5.652ns
    Clock Pessimism Removal (CPR):    0.743ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.459     5.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDRE (Prop_fdre_C_Q)         0.259     5.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.648     6.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X68Y134        LUT6 (Prop_lut6_I4_O)        0.043     6.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.385     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X69Y129        LUT4 (Prop_lut4_I3_O)        0.049     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.430     8.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X99Y103        LUT1 (Prop_lut1_I0_O)        0.136     8.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.530     9.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y103       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455    36.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271    37.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y103       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.743    38.552    
                         clock uncertainty           -0.035    38.516    
    SLICE_X104Y103       FDCE (Recov_fdce_C_CLR)     -0.154    38.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.362    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 29.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.375%)  route 0.161ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.648     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y95        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y95        FDPE (Prop_fdpe_C_Q)         0.100     2.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.161     3.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X116Y96        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y96        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.618     2.885    
    SLICE_X116Y96        FDPE (Remov_fdpe_C_PRE)     -0.052     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X120Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.893     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X120Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.600     2.908    
    SLICE_X120Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.759%)  route 0.180ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     3.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X120Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.893     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X120Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.600     2.908    
    SLICE_X120Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDCE (Remov_fdce_C_CLR)     -0.050     2.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.093%)  route 0.163ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.654     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X123Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y97        FDPE (Prop_fdpe_C_Q)         0.100     2.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.163     3.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X122Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.894     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X122Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.621     2.888    
    SLICE_X122Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     2.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.223ns (13.631%)  route 1.413ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 11.433 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.413     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.265    11.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.260    11.693    
                         clock uncertainty           -0.035    11.657    
    SLICE_X110Y100       FDCE (Recov_fdce_C_CLR)     -0.154    11.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.636ns  (logic 0.223ns (13.631%)  route 1.413ns (86.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 11.433 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.413     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y100       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.265    11.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y100       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.260    11.693    
                         clock uncertainty           -0.035    11.657    
    SLICE_X110Y100       FDCE (Recov_fdce_C_CLR)     -0.154    11.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.545ns  (logic 0.223ns (14.435%)  route 1.322ns (85.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.322     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X112Y95        FDCE (Recov_fdce_C_CLR)     -0.154    11.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.466ns  (logic 0.223ns (15.209%)  route 1.243ns (84.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns = ( 11.608 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.243     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.440    11.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.260    11.868    
                         clock uncertainty           -0.035    11.832    
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.212    11.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.489ns  (logic 0.223ns (14.973%)  route 1.266ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.266     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X112Y96        FDCE (Recov_fdce_C_CLR)     -0.154    11.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.228%)  route 1.151ns (83.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.151     8.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.212    11.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.228%)  route 1.151ns (83.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.151     8.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.212    11.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.374ns  (logic 0.223ns (16.228%)  route 1.151ns (83.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.151     8.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X111Y98        FDCE (Recov_fdce_C_CLR)     -0.212    11.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.367ns  (logic 0.223ns (16.319%)  route 1.144ns (83.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 11.603 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.144     8.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y94        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.435    11.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y94        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.260    11.863    
                         clock uncertainty           -0.035    11.827    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.212    11.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.446%)  route 1.133ns (83.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.102ns = ( 11.602 - 7.500 ) 
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.133     8.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y92        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.434    11.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y92        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.260    11.862    
                         clock uncertainty           -0.035    11.826    
    SLICE_X111Y92        FDCE (Recov_fdce_C_CLR)     -0.212    11.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.030%)  route 0.203ns (66.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 4.917 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.203     4.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.888     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.183     4.734    
    SLICE_X108Y98        FDCE (Remov_fdce_C_CLR)     -0.050     4.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.773    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.030%)  route 0.203ns (66.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 4.917 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.203     4.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y98        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.888     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y98        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.183     4.734    
    SLICE_X108Y98        FDCE (Remov_fdce_C_CLR)     -0.050     4.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.773    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.346%)  route 0.311ns (75.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.311     4.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.183     4.733    
    SLICE_X108Y96        FDCE (Remov_fdce_C_CLR)     -0.050     4.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.346%)  route 0.311ns (75.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.311     4.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism             -0.183     4.733    
    SLICE_X108Y96        FDCE (Remov_fdce_C_CLR)     -0.050     4.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.346%)  route 0.311ns (75.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.311     4.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.183     4.733    
    SLICE_X108Y96        FDCE (Remov_fdce_C_CLR)     -0.050     4.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.346%)  route 0.311ns (75.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.311     4.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y96        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y96        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism             -0.183     4.733    
    SLICE_X108Y96        FDCE (Remov_fdce_C_CLR)     -0.050     4.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.804%)  route 0.303ns (75.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 4.917 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.303     4.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y97        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.888     4.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y97        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.183     4.734    
    SLICE_X109Y97        FDCE (Remov_fdce_C_CLR)     -0.069     4.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         -4.665    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.180%)  route 0.108ns (51.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 4.919 - 2.500 ) 
    Source Clock Delay      (SCD):    2.025ns = ( 4.525 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.651     4.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X117Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y97        FDPE (Prop_fdpe_C_Q)         0.100     4.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.108     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X114Y97        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.890     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X114Y97        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.363     4.556    
    SLICE_X114Y97        FDPE (Remov_fdpe_C_PRE)     -0.052     4.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -4.504    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.455ns  (logic 0.100ns (21.968%)  route 0.355ns (78.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.355     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.183     4.733    
    SLICE_X109Y95        FDCE (Remov_fdce_C_CLR)     -0.069     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.455ns  (logic 0.100ns (21.968%)  route 0.355ns (78.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 4.916 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.100     4.570 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.355     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y95        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.887     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y95        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.183     4.733    
    SLICE_X109Y95        FDCE (Remov_fdce_C_CLR)     -0.069     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.261    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.674ns  (logic 0.223ns (8.340%)  route 2.451ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.451     9.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.223ns (8.422%)  route 2.425ns (91.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.425     9.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.223ns (8.422%)  route 2.425ns (91.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns
    Source Clock Delay      (SCD):    4.315ns = ( 6.815 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.402     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X109Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.223     7.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.425     9.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X104Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.441     4.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.974ns = ( 4.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.600     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X103Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.091     4.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.106     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X103Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.818     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X103Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    1.974ns = ( 4.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.600     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X102Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y100       FDRE (Prop_fdre_C_Q)         0.107     4.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.093     4.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    1.974ns = ( 4.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.600     4.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X103Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.091     4.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.149     4.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X103Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X103Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.980ns = ( 4.480 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.606     4.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X101Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.091     4.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     4.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X101Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X101Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.026ns = ( 4.526 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.652     4.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X103Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y98        FDRE (Prop_fdre_C_Q)         0.091     4.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.106     4.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.023ns = ( 4.523 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.649     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X106Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.107     4.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X106Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.887     3.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X106Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.023ns = ( 4.523 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.649     4.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X106Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.107     4.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.093     4.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.888     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X106Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.025ns = ( 4.525 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.651     4.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X104Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.107     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.093     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X104Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X104Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.025ns = ( 4.525 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.651     4.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X102Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y96        FDRE (Prop_fdre_C_Q)         0.107     4.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X102Y97        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.026ns = ( 4.526 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.652     4.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_fdre_C_Q)         0.107     4.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     4.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X102Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.891     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X102Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.228ns  (logic 0.223ns (18.162%)  route 1.005ns (81.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 6.611 - 2.500 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.577     5.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.223     5.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          1.005     6.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X105Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.443     6.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X105Y95        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.269ns  (logic 0.713ns (56.196%)  route 0.556ns (43.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 6.437 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X116Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.556     6.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.269     6.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.132ns  (logic 0.692ns (61.137%)  route 0.440ns (38.863%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 6.437 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X116Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.440     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.269     6.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.259ns (27.404%)  route 0.686ns (72.596%))
  Logic Levels:           0  
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 6.607 - 2.500 ) 
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.569     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.259     6.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.686     6.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X116Y94        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.439     6.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y94        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.259ns (27.404%)  route 0.686ns (72.596%))
  Logic Levels:           0  
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.107ns = ( 6.607 - 2.500 ) 
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.569     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.259     6.021 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.686     6.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X116Y94        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.439     6.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y94        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.078ns  (logic 0.709ns (65.748%)  route 0.369ns (34.252%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 6.437 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.369     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X116Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.269     6.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X116Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.073ns  (logic 0.709ns (66.056%)  route 0.364ns (33.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 6.435 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X116Y101       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y101       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     6.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.364     6.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X115Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.267     6.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.692ns (64.837%)  route 0.375ns (35.163%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.935ns = ( 6.435 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     6.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.375     6.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X115Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.267     6.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X115Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.259ns (29.453%)  route 0.620ns (70.547%))
  Logic Levels:           0  
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 6.611 - 2.500 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.577     5.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X102Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.259     6.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.620     6.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X103Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.443     6.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X103Y94        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.054ns  (logic 0.702ns (66.597%)  route 0.352ns (33.403%))
  Logic Levels:           0  
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 6.437 - 2.500 ) 
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.100     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.401     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y103       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     6.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.352     6.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.269     6.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X117Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.107ns (51.109%)  route 0.102ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 4.850 - 2.500 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.598     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y101       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.107     2.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.102     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.821     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.709%)  route 0.114ns (53.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.100     2.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.114     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.252%)  route 0.106ns (49.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 4.850 - 2.500 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.598     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.107     2.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.106     3.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.821     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.448%)  route 0.111ns (48.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 4.850 - 2.500 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.598     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X104Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.118     2.939 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.111     3.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.821     4.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.792%)  route 0.144ns (61.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.144     3.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.906%)  route 0.149ns (62.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.845 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.149     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.816     4.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.765%)  route 0.150ns (62.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.845 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.150     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.816     4.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.601%)  route 0.151ns (62.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y104       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y104       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.151     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.591%)  route 0.151ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.151     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.562%)  route 0.151ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 4.844 - 2.500 ) 
    Source Clock Delay      (SCD):    2.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.197     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.595     2.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X107Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDRE (Prop_fdre_C_Q)         0.091     2.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.151     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X109Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay          1721 Endpoints
Min Delay          1721 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[362]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 0.302ns (4.882%)  route 5.884ns (95.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.425    12.997    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[362]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.272     6.440    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[362]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[383]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 0.302ns (4.882%)  route 5.884ns (95.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.425    12.997    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[383]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.272     6.440    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[383]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[394]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 0.302ns (4.882%)  route 5.884ns (95.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.425    12.997    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[394]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.272     6.440    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[394]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[396]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.186ns  (logic 0.302ns (4.882%)  route 5.884ns (95.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.440 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.425    12.997    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[396]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.272     6.440    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y119        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[396]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[314]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 0.302ns (4.946%)  route 5.804ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 6.441 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.345    12.917    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[314]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.273     6.441    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[314]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[442]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 0.302ns (4.946%)  route 5.804ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 6.441 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.345    12.917    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[442]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.273     6.441    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[442]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[474]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 0.302ns (4.946%)  route 5.804ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 6.441 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.345    12.917    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[474]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.273     6.441    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X92Y118        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[474]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[359]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.302ns (4.955%)  route 5.793ns (95.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 6.436 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.333    12.905    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[359]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.268     6.436    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[359]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[367]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.302ns (4.955%)  route 5.793ns (95.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 6.436 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.333    12.905    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[367]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.268     6.436    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[367]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[399]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 0.302ns (4.955%)  route 5.793ns (95.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 6.436 - 2.500 ) 
    Source Clock Delay      (SCD):    4.311ns = ( 6.811 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.398     6.811    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/out
    SLICE_X112Y106       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.259     7.070 f  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.459     7.529    nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/hold_probe_in
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.043     7.572 r  nolabel_line52/serv_dtm/vpins/inst/DECODER_INST/probe_in_reg[766]_i_1/O
                         net (fo=767, routed)         5.333    12.905    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[399]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.268     6.436    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X97Y122        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[399]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[602]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[602]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 4.778 - 2.500 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 4.422 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.548     4.422    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X103Y153       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[602]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDRE (Prop_fdre_C_Q)         0.100     4.522 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[602]/Q
                         net (fo=1, routed)           0.093     4.615    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[602]
    SLICE_X103Y152       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[602]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.749     4.778    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X103Y152       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[602]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[727]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[727]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.543%)  route 0.098ns (49.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 4.845 - 2.500 ) 
    Source Clock Delay      (SCD):    1.918ns = ( 4.418 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.544     4.418    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X111Y151       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[727]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDRE (Prop_fdre_C_Q)         0.100     4.518 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[727]/Q
                         net (fo=1, routed)           0.098     4.616    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[727]
    SLICE_X111Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[727]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.816     4.845    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X111Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[727]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[722]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[722]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.630%)  route 0.094ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns = ( 4.780 - 2.500 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 4.425 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.551     4.425    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X121Y151       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[722]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.100     4.525 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[722]/Q
                         net (fo=1, routed)           0.094     4.619    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[722]
    SLICE_X121Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[722]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.751     4.780    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X121Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[722]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[415]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 4.843 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns = ( 4.470 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.596     4.470    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X101Y120       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[415]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.100     4.570 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[415]/Q
                         net (fo=1, routed)           0.055     4.625    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[415]
    SLICE_X100Y120       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.814     4.843    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X100Y120       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[415]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[589]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[589]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 4.847 - 2.500 ) 
    Source Clock Delay      (SCD):    1.971ns = ( 4.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.597     4.471    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X105Y139       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y139       FDRE (Prop_fdre_C_Q)         0.100     4.571 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[589]/Q
                         net (fo=1, routed)           0.055     4.626    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[589]
    SLICE_X104Y139       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[589]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.818     4.847    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X104Y139       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[589]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[510]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 4.849 - 2.500 ) 
    Source Clock Delay      (SCD):    1.976ns = ( 4.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.602     4.476    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X99Y115        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[510]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDRE (Prop_fdre_C_Q)         0.100     4.576 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[510]/Q
                         net (fo=1, routed)           0.054     4.630    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[510]
    SLICE_X98Y115        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.820     4.849    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X98Y115        FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[510]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[513]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.281%)  route 0.094ns (50.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 4.835 - 2.500 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 4.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.587     4.461    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X111Y130       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[513]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.091     4.552 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[513]/Q
                         net (fo=1, routed)           0.094     4.646    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[513]
    SLICE_X113Y131       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.806     4.835    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X113Y131       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[513]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[339]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.241%)  route 0.098ns (51.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 4.831 - 2.500 ) 
    Source Clock Delay      (SCD):    1.961ns = ( 4.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.587     4.461    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X117Y122       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[339]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y122       FDRE (Prop_fdre_C_Q)         0.091     4.552 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[339]/Q
                         net (fo=1, routed)           0.098     4.650    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[339]
    SLICE_X117Y124       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.802     4.831    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X117Y124       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[339]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[308]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.843%)  route 0.097ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 4.829 - 2.500 ) 
    Source Clock Delay      (SCD):    1.958ns = ( 4.458 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.584     4.458    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X111Y127       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[308]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.100     4.558 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[308]/Q
                         net (fo=1, routed)           0.097     4.655    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[308]
    SLICE_X110Y126       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.800     4.829    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X110Y126       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[308]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[313]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.169%)  route 0.092ns (47.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 4.837 - 2.500 ) 
    Source Clock Delay      (SCD):    1.963ns = ( 4.463 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.589     4.463    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X105Y128       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[313]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y128       FDRE (Prop_fdre_C_Q)         0.100     4.563 r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[313]/Q
                         net (fo=1, routed)           0.092     4.655    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg[313]
    SLICE_X103Y128       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.808     4.837    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/out
    SLICE_X103Y128       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/data_int_sync1_reg[313]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[125]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.589ns  (logic 2.289ns (88.420%)  route 0.300ns (11.580%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.423 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.423    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X113Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.589 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.589    nolabel_line52/serv_dtm/p_1_in__0[125]
    SLICE_X113Y170       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[125]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[127]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.572ns  (logic 2.272ns (88.343%)  route 0.300ns (11.657%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.423 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.423    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X113Y170       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.572 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.572    nolabel_line52/serv_dtm/p_1_in__0[127]
    SLICE_X113Y170       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[127]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[121]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 2.236ns (88.178%)  route 0.300ns (11.822%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.536 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.536    nolabel_line52/serv_dtm/p_1_in__0[121]
    SLICE_X113Y169       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[124]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.234ns (88.168%)  route 0.300ns (11.832%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.423 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.423    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X113Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.534 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.534    nolabel_line52/serv_dtm/p_1_in__0[124]
    SLICE_X113Y170       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[124]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[126]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.234ns (88.168%)  route 0.300ns (11.832%))
  Logic Levels:           33  (CARRY4=32 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.423 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.423    nolabel_line52/serv_dtm/clk_count_reg[123]_i_1_n_0
    SLICE_X113Y170       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.534 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.534    nolabel_line52/serv_dtm/p_1_in__0[126]
    SLICE_X113Y170       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[126]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[123]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.519ns  (logic 2.219ns (88.098%)  route 0.300ns (11.902%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.519 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.519    nolabel_line52/serv_dtm/p_1_in__0[123]
    SLICE_X113Y169       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[123]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[117]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.483ns  (logic 2.183ns (87.925%)  route 0.300ns (12.075%))
  Logic Levels:           31  (CARRY4=30 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.483 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.483    nolabel_line52/serv_dtm/p_1_in__0[117]
    SLICE_X113Y168       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[117]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[120]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.481ns  (logic 2.181ns (87.916%)  route 0.300ns (12.084%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.481 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.481    nolabel_line52/serv_dtm/p_1_in__0[120]
    SLICE_X113Y169       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[120]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[122]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.481ns  (logic 2.181ns (87.916%)  route 0.300ns (12.084%))
  Logic Levels:           32  (CARRY4=31 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.370 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.370    nolabel_line52/serv_dtm/clk_count_reg[119]_i_1_n_0
    SLICE_X113Y169       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.481 r  nolabel_line52/serv_dtm/clk_count_reg[123]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.481    nolabel_line52/serv_dtm/p_1_in__0[122]
    SLICE_X113Y169       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[122]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[119]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.466ns  (logic 2.166ns (87.842%)  route 0.300ns (12.158%))
  Logic Levels:           31  (CARRY4=30 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[1]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[1]/Q
                         net (fo=3, routed)           0.299     0.522    nolabel_line52/serv_dtm/clk_count[1]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     0.832 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.832    nolabel_line52/serv_dtm/clk_count_reg[3]_i_1_n_0
    SLICE_X113Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.885 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.885    nolabel_line52/serv_dtm/clk_count_reg[7]_i_1_n_0
    SLICE_X113Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.938 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.938    nolabel_line52/serv_dtm/clk_count_reg[11]_i_1_n_0
    SLICE_X113Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.991 r  nolabel_line52/serv_dtm/clk_count_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.991    nolabel_line52/serv_dtm/clk_count_reg[15]_i_1_n_0
    SLICE_X113Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.044 r  nolabel_line52/serv_dtm/clk_count_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.044    nolabel_line52/serv_dtm/clk_count_reg[19]_i_1_n_0
    SLICE_X113Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.097 r  nolabel_line52/serv_dtm/clk_count_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    nolabel_line52/serv_dtm/clk_count_reg[23]_i_1_n_0
    SLICE_X113Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.150 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.150    nolabel_line52/serv_dtm/clk_count_reg[27]_i_1_n_0
    SLICE_X113Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.203 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.203    nolabel_line52/serv_dtm/clk_count_reg[31]_i_1_n_0
    SLICE_X113Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.256 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.256    nolabel_line52/serv_dtm/clk_count_reg[35]_i_1_n_0
    SLICE_X113Y148       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.309 r  nolabel_line52/serv_dtm/clk_count_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.309    nolabel_line52/serv_dtm/clk_count_reg[39]_i_1_n_0
    SLICE_X113Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.362 r  nolabel_line52/serv_dtm/clk_count_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.363    nolabel_line52/serv_dtm/clk_count_reg[43]_i_1_n_0
    SLICE_X113Y150       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.416 r  nolabel_line52/serv_dtm/clk_count_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    nolabel_line52/serv_dtm/clk_count_reg[47]_i_1_n_0
    SLICE_X113Y151       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.469 r  nolabel_line52/serv_dtm/clk_count_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.469    nolabel_line52/serv_dtm/clk_count_reg[51]_i_1_n_0
    SLICE_X113Y152       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.522 r  nolabel_line52/serv_dtm/clk_count_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.522    nolabel_line52/serv_dtm/clk_count_reg[55]_i_1_n_0
    SLICE_X113Y153       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.575 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.575    nolabel_line52/serv_dtm/clk_count_reg[59]_i_1_n_0
    SLICE_X113Y154       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.628 r  nolabel_line52/serv_dtm/clk_count_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    nolabel_line52/serv_dtm/clk_count_reg[63]_i_1_n_0
    SLICE_X113Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.681 r  nolabel_line52/serv_dtm/clk_count_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    nolabel_line52/serv_dtm/clk_count_reg[67]_i_1_n_0
    SLICE_X113Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.734 r  nolabel_line52/serv_dtm/clk_count_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    nolabel_line52/serv_dtm/clk_count_reg[71]_i_1_n_0
    SLICE_X113Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.787 r  nolabel_line52/serv_dtm/clk_count_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    nolabel_line52/serv_dtm/clk_count_reg[75]_i_1_n_0
    SLICE_X113Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.840 r  nolabel_line52/serv_dtm/clk_count_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line52/serv_dtm/clk_count_reg[79]_i_1_n_0
    SLICE_X113Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.893 r  nolabel_line52/serv_dtm/clk_count_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    nolabel_line52/serv_dtm/clk_count_reg[83]_i_1_n_0
    SLICE_X113Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.946 r  nolabel_line52/serv_dtm/clk_count_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    nolabel_line52/serv_dtm/clk_count_reg[87]_i_1_n_0
    SLICE_X113Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.999 r  nolabel_line52/serv_dtm/clk_count_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    nolabel_line52/serv_dtm/clk_count_reg[91]_i_1_n_0
    SLICE_X113Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.052 r  nolabel_line52/serv_dtm/clk_count_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.052    nolabel_line52/serv_dtm/clk_count_reg[95]_i_1_n_0
    SLICE_X113Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.105 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.105    nolabel_line52/serv_dtm/clk_count_reg[99]_i_1_n_0
    SLICE_X113Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.158 r  nolabel_line52/serv_dtm/clk_count_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    nolabel_line52/serv_dtm/clk_count_reg[103]_i_1_n_0
    SLICE_X113Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.211 r  nolabel_line52/serv_dtm/clk_count_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.211    nolabel_line52/serv_dtm/clk_count_reg[107]_i_1_n_0
    SLICE_X113Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.264 r  nolabel_line52/serv_dtm/clk_count_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    nolabel_line52/serv_dtm/clk_count_reg[111]_i_1_n_0
    SLICE_X113Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.317 r  nolabel_line52/serv_dtm/clk_count_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.317    nolabel_line52/serv_dtm/clk_count_reg[115]_i_1_n_0
    SLICE_X113Y168       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     2.466 r  nolabel_line52/serv_dtm/clk_count_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.466    nolabel_line52/serv_dtm/p_1_in__0[119]
    SLICE_X113Y168       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[119]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.190ns (72.600%)  route 0.072ns (27.400%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[0]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.072     0.172    nolabel_line52/serv_dtm/clk_count[0]
    SLICE_X113Y139       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     0.262 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.262    nolabel_line52/serv_dtm/p_1_in__0[1]
    SLICE_X113Y139       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.463%)  route 0.098ns (35.537%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[31]/C
    SLICE_X113Y146       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[31]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[31]
    SLICE_X113Y146       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[31]
    SLICE_X113Y146       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[127]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[127]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.448%)  route 0.098ns (35.552%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[127]/C
    SLICE_X113Y170       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[127]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[127]
    SLICE_X113Y170       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[127]
    SLICE_X113Y170       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[127]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[99]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[99]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y163       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[99]/C
    SLICE_X113Y163       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[99]/Q
                         net (fo=3, routed)           0.098     0.198    nolabel_line52/serv_dtm/clk_count[99]
    SLICE_X113Y163       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.275 r  nolabel_line52/serv_dtm/clk_count_reg[99]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.275    nolabel_line52/serv_dtm/p_1_in__0[99]
    SLICE_X113Y163       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[99]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[7]/C
    SLICE_X113Y140       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[7]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[7]
    SLICE_X113Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[7]
    SLICE_X113Y140       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[35]/C
    SLICE_X113Y147       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[35]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[35]
    SLICE_X113Y147       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[35]
    SLICE_X113Y147       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y153       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[59]/C
    SLICE_X113Y153       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[59]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[59]
    SLICE_X113Y153       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[59]
    SLICE_X113Y153       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[3]/C
    SLICE_X113Y139       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[3]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/clk_count[3]
    SLICE_X113Y139       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.278 r  nolabel_line52/serv_dtm/clk_count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.278    nolabel_line52/serv_dtm/p_1_in__0[3]
    SLICE_X113Y139       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.177ns (63.475%)  route 0.102ns (36.525%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[11]/C
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[11]/Q
                         net (fo=3, routed)           0.102     0.202    nolabel_line52/serv_dtm/clk_count[11]
    SLICE_X113Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.279 r  nolabel_line52/serv_dtm/clk_count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.279    nolabel_line52/serv_dtm/p_1_in__0[11]
    SLICE_X113Y141       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/clk_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.177ns (63.475%)  route 0.102ns (36.525%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[27]/C
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[27]/Q
                         net (fo=3, routed)           0.102     0.202    nolabel_line52/serv_dtm/clk_count[27]
    SLICE_X113Y145       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     0.279 r  nolabel_line52/serv_dtm/clk_count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.279    nolabel_line52/serv_dtm/p_1_in__0[27]
    SLICE_X113Y145       FDRE                                         r  nolabel_line52/serv_dtm/clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.193ns  (logic 2.430ns (46.792%)  route 2.763ns (53.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.458     6.871    nolabel_line52/serv_dtm/i_clk
    SLICE_X140Y119       FDRE                                         r  nolabel_line52/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y119       FDRE (Prop_fdre_C_Q)         0.259     7.130 r  nolabel_line52/serv_dtm/r_tdo_reg/Q
                         net (fo=2, routed)           2.763     9.893    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         2.171    12.063 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.063    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.380ns (52.179%)  route 1.265ns (47.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.629     4.503    nolabel_line52/serv_dtm/i_clk
    SLICE_X140Y119       FDRE                                         r  nolabel_line52/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y119       FDRE (Prop_fdre_C_Q)         0.118     4.621 r  nolabel_line52/serv_dtm/r_tdo_reg/Q
                         net (fo=2, routed)           1.265     5.886    o_jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         1.262     7.148 r  o_jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     7.148    o_jtag_tdo
    J30                                                               r  o_jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 0.129ns (2.877%)  route 4.355ns (97.123%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.517     3.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X100Y100       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.272     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X100Y100       LUT5 (Prop_lut5_I4_O)        0.043     3.980 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.504     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.271     4.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y103       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 0.086ns (2.068%)  route 4.072ns (97.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.292     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y132        LUT5 (Prop_lut5_I0_O)        0.043     2.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.947     3.282    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X92Y131        LUT3 (Prop_lut3_I1_O)        0.043     3.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.834     4.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X67Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.325     4.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 0.086ns (2.071%)  route 4.066ns (97.929%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.530     3.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X99Y100        LUT4 (Prop_lut4_I2_O)        0.043     3.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.474     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276     4.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 0.086ns (2.071%)  route 4.066ns (97.929%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.530     3.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X99Y100        LUT4 (Prop_lut4_I2_O)        0.043     3.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.474     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276     4.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 0.086ns (2.071%)  route 4.066ns (97.929%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.062     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X69Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.530     3.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X99Y100        LUT4 (Prop_lut4_I2_O)        0.043     3.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.474     4.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.455     3.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.276     4.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X100Y100       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.000ns (0.000%)  route 0.572ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.572     0.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X98Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.897     3.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X98Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.028ns (4.452%)  route 0.601ns (95.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           0.601     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X98Y103        LUT3 (Prop_lut3_I1_O)        0.028     0.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X98Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.824     3.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X98Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.781     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.781     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.781     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.000ns (0.000%)  route 0.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.781     0.781    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.819     3.434    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X92Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.000ns (0.000%)  route 0.791ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.818     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.000ns (0.000%)  route 0.791ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X95Y132        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.818     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X95Y132        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.000ns (0.000%)  route 0.791ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.818     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.000ns (0.000%)  route 0.791ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.585     2.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.615 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.818     3.433    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X95Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.861ns  (logic 0.754ns (26.342%)  route 2.107ns (73.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 6.504 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=2, routed)           2.107     2.861    nolabel_line52/serv_dtm/i_tdi
    SLICE_X148Y112       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.336     6.504    nolabel_line52/serv_dtm/i_clk
    SLICE_X148Y112       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.757ns (27.098%)  route 2.037ns (72.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 6.508 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=2, routed)           2.037     2.795    nolabel_line52/serv_dtm/debugger/inst/probe24[0]
    SLICE_X158Y114       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.340     6.508    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X158Y114       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][239]/C

Slack:                    inf
  Source:                 i_jtag_tdi
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.771ns  (logic 0.754ns (27.201%)  route 2.017ns (72.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 6.504 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  i_jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  i_jtag_tdi_IBUF_inst/O
                         net (fo=2, routed)           2.017     2.771    nolabel_line52/serv_dtm/debugger/inst/probe25[0]
    SLICE_X146Y109       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.336     6.504    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X146Y109       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][240]/C

Slack:                    inf
  Source:                 i_jtag_trst
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.757ns (27.963%)  route 1.951ns (72.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 6.507 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  i_jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  i_jtag_trst_IBUF_inst/O
                         net (fo=2, routed)           1.951     2.708    nolabel_line52/serv_dtm/i_trst
    SLICE_X154Y114       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.339     6.507    nolabel_line52/serv_dtm/i_clk
    SLICE_X154Y114       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.564ns  (logic 0.733ns (28.586%)  route 1.831ns (71.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 6.504 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=2, routed)           1.831     2.564    nolabel_line52/serv_dtm/debugger/inst/probe26[0]
    SLICE_X146Y109       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.336     6.504    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X146Y109       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][241]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.521ns  (logic 0.736ns (29.193%)  route 1.785ns (70.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 6.507 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=2, routed)           1.785     2.521    nolabel_line52/serv_dtm/i_tck
    SLICE_X153Y112       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.339     6.507    nolabel_line52/serv_dtm/i_clk
    SLICE_X153Y112       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tms
                            (input port)
  Destination:            nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.733ns (32.056%)  route 1.554ns (67.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 6.509 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  i_jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  i_jtag_tms_IBUF_inst/O
                         net (fo=2, routed)           1.554     2.287    nolabel_line52/serv_dtm/i_tms
    SLICE_X154Y110       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.341     6.509    nolabel_line52/serv_dtm/i_clk
    SLICE_X154Y110       FDRE                                         r  nolabel_line52/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 i_jtag_tck
                            (input port)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.220ns  (logic 0.736ns (33.138%)  route 1.485ns (66.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 6.509 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  i_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    i_jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  i_jtag_tck_IBUF_inst/O
                         net (fo=2, routed)           1.485     2.220    nolabel_line52/serv_dtm/debugger/inst/probe23[0]
    SLICE_X160Y112       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.341     6.509    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X160Y112       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][238]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[97]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.223ns (17.615%)  route 1.043ns (82.385%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y163       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[97]/C
    SLICE_X113Y163       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[97]/Q
                         net (fo=3, routed)           1.043     1.266    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[719]
    SLICE_X118Y147       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.272     6.440    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X118Y147       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[719]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[70]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[692]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.242ns  (logic 0.223ns (17.955%)  route 1.019ns (82.045%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y156       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[70]/C
    SLICE_X113Y156       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  nolabel_line52/serv_dtm/clk_count_reg[70]/Q
                         net (fo=3, routed)           1.019     1.242    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[692]
    SLICE_X122Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[692]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       1.103     6.271    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X122Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[692]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[115]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][706]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y167       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[115]/C
    SLICE_X113Y167       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[115]/Q
                         net (fo=3, routed)           0.101     0.201    nolabel_line52/serv_dtm/debugger/inst/probe57[115]
    SLICE_X111Y168       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][706]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.734     4.763    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X111Y168       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][706]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[663]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.480%)  route 0.102ns (50.520%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[41]/C
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[41]/Q
                         net (fo=3, routed)           0.102     0.202    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[663]
    SLICE_X110Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[663]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.816     4.845    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X110Y149       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[663]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[662]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.192%)  route 0.103ns (50.808%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[40]/C
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[40]/Q
                         net (fo=3, routed)           0.103     0.203    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[662]
    SLICE_X112Y148       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[662]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.816     4.845    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y148       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[662]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[668]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.699%)  route 0.105ns (51.301%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[46]/C
    SLICE_X113Y150       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[46]/Q
                         net (fo=3, routed)           0.105     0.205    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[668]
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.744     4.773    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X110Y150       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[668]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[74]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][665]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.006%)  route 0.108ns (51.994%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y157       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[74]/C
    SLICE_X113Y157       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[74]/Q
                         net (fo=3, routed)           0.108     0.208    nolabel_line52/serv_dtm/debugger/inst/probe57[74]
    SLICE_X112Y158       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][665]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.742     4.771    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X112Y158       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][665]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[76]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][667]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.820%)  route 0.109ns (52.180%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y158       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[76]/C
    SLICE_X113Y158       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[76]/Q
                         net (fo=3, routed)           0.109     0.209    nolabel_line52/serv_dtm/debugger/inst/probe57[76]
    SLICE_X112Y158       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][667]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.742     4.771    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X112Y158       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][667]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.159%)  route 0.112ns (52.841%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[14]/C
    SLICE_X113Y142       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[14]/Q
                         net (fo=3, routed)           0.112     0.212    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[636]
    SLICE_X112Y143       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y143       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[636]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][646]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.028%)  route 0.113ns (52.972%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[55]/C
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[55]/Q
                         net (fo=3, routed)           0.113     0.213    nolabel_line52/serv_dtm/debugger/inst/probe57[55]
    SLICE_X112Y153       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][646]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.743     4.772    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X112Y153       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][646]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[648]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.967%)  route 0.113ns (53.033%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[26]/C
    SLICE_X113Y145       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[26]/Q
                         net (fo=3, routed)           0.113     0.213    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/D[648]
    SLICE_X112Y146       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[648]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.815     4.844    nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/clk
    SLICE_X112Y146       FDRE                                         r  nolabel_line52/serv_dtm/vpins/inst/PROBE_IN_INST/probe_in_reg_reg[648]/C

Slack:                    inf
  Source:                 nolabel_line52/serv_dtm/clk_count_reg[126]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][717]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.810%)  route 0.114ns (53.190%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y170       FDRE                         0.000     0.000 r  nolabel_line52/serv_dtm/clk_count_reg[126]/C
    SLICE_X113Y170       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  nolabel_line52/serv_dtm/clk_count_reg[126]/Q
                         net (fo=3, routed)           0.114     0.214    nolabel_line52/serv_dtm/debugger/inst/probe57[126]
    SLICE_X113Y172       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][717]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    wb_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  wb_clk_BUFG_inst/O
                         net (fo=16488, routed)       0.730     4.759    nolabel_line52/serv_dtm/debugger/inst/clk1x
    SLICE_X113Y172       FDRE                                         r  nolabel_line52/serv_dtm/debugger/inst/PROBE_PIPE.shift_probes_reg[0][717]/C





