# Verilog-RISCV_SingleCycle
Single cycle for RISCV CPU architecture in Verilog
