--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.209(R)|      SLOW  |   -1.920(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    2.685(R)|      SLOW  |   -1.027(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    8.249(R)|      SLOW  |   -3.926(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N   |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
              |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P   |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
              |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_ADDR<0>|         6.888(R)|      SLOW  |         4.391(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>|         8.807(R)|      SLOW  |         5.691(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>   |         9.126(R)|      SLOW  |         4.816(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>   |         7.235(R)|      SLOW  |         4.355(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>   |         7.235(R)|      SLOW  |         4.394(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>   |        11.827(R)|      SLOW  |         6.562(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>   |        11.828(R)|      SLOW  |         6.343(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>   |        13.500(R)|      SLOW  |         7.078(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>   |        13.441(R)|      SLOW  |         7.135(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>   |        11.629(R)|      SLOW  |         6.706(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>   |        13.849(R)|      SLOW  |         8.177(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>   |        13.797(R)|      SLOW  |         7.984(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>  |         7.399(R)|      SLOW  |         4.312(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>  |         6.850(R)|      SLOW  |         4.278(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>  |         6.950(R)|      SLOW  |         4.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>  |         9.004(R)|      SLOW  |         5.610(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>  |         9.235(R)|      SLOW  |         5.831(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>  |         9.230(R)|      SLOW  |         5.284(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>  |         8.071(R)|      SLOW  |         4.546(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>  |        12.419(R)|      SLOW  |         7.689(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>  |         7.723(R)|      SLOW  |         3.997(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>  |         7.774(R)|      SLOW  |         3.998(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>  |         8.385(R)|      SLOW  |         4.826(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>  |         7.446(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>  |         8.449(R)|      SLOW  |         3.970(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>  |        11.200(R)|      SLOW  |         7.126(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>  |         8.293(R)|      SLOW  |         4.860(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>  |         8.206(R)|      SLOW  |         4.080(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>  |         7.990(R)|      SLOW  |         4.276(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>  |         8.124(R)|      SLOW  |         5.089(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>  |         7.631(R)|      SLOW  |         4.785(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>  |         8.124(R)|      SLOW  |         4.987(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>  |         8.836(R)|      SLOW  |         4.977(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>  |         8.836(R)|      SLOW  |         4.967(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N |         5.293(R)|      SLOW  |         3.328(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N |         9.570(R)|      SLOW  |         6.224(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N |         8.320(R)|      SLOW  |         5.420(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N |        13.058(R)|      SLOW  |         8.363(R)|      FAST  |CLOCK_100         |   0.000|
GPIO1         |        10.282(R)|      SLOW  |         6.435(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC|        11.451(R)|      SLOW  |         7.163(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC|        11.341(R)|      SLOW  |         7.088(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N         |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
              |         5.394(R)|      SLOW  |         3.129(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P         |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
              |         5.436(R)|      SLOW  |         3.145(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX            |        11.123(R)|      SLOW  |         7.006(R)|      FAST  |CLOCK_100         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.710|         |         |         |
RESET          |   21.711|   21.711|   21.066|   21.066|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.778|         |
RESET          |         |         |    2.197|    2.197|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    5.712|
CLOCK          |GPIO2          |    5.708|
---------------+---------------+---------+


Analysis completed Sun Nov  6 12:06:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 599 MB



