ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 17, 2022 at 18:17:01 CST
ncverilog
	-f presim.f
		./test_top.v
		../hdl/dct1D.v
		../hdl/top.v
		../hdl/rgb2yuv.v
		../hdl/control_en.v
		../hdl/reg8x8.v
		../hdl/quan_DCT2D.v
		../hdl/encoder.v
		../hdl/idct1D.v
		../hdl/dequan.v
		../hdl/control_de.v
		../hdl/decoder.v
		../hdl/sram_Nx23b.v
		../hdl/sram_Nx8b.v
		+access+r
		+define+TEST_DATA=0
		+define+SAMPLE_MODE=0
file: ./test_top.v
`define TEST_DATA 0         // 0 for 96*64, 1 for 91*61
                                                       |
ncvlog: *W,MACNDF (./test_top.v,2|55): The text macro 'TEST_DATA' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define SAMPLE_MODE 0       // 0 for 4:1:1, 1 for 4:2:0
                                                       |
ncvlog: *W,MACNDF (./test_top.v,3|55): The text macro 'SAMPLE_MODE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  17      14
		Registers:               615     580
		Scalar wires:             58       -
		Expanded wires:            2       1
		Vectored wires:          108       -
		Always blocks:            96      84
		Initial blocks:           14      14
		Cont. assignments:         4      16
		Pseudo assignments:        4       4
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.test_top_all:v
Loading snapshot worklib.test_top_all:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
Start Reading RGB Data........
Start Loading Data into SRAM........
Start Reading Golden Data........
End of Reading Golden Data........
Start Output Comparing........
Start Input Feeding........
RTL:10001100000000000000000, GOLDEN:10001100000000000000000
Pass           0 code
RTL:01010000000000000000000, GOLDEN:01010000000000000000000
Pass        1000 code
RTL:10010100000000000000000, GOLDEN:10010100000000000000000
Pass        2000 code


*****************************************
      All Answers Are Correct!!!!!
*****************************************




*****************************************
            Start decode                 
*****************************************




*****************************************
      Start Output Comparing             
*****************************************


Compare Y.....................
Correct! index =           0
Correct! index =        1000
Correct! index =        2000
Correct! index =        3000
Correct! index =        4000
Correct! index =        5000
Correct! index =        6000
Compare U.....................
Correct! index =           0
Correct! index =        1000
Compare V.....................
Correct! index =           0
Correct! index =        1000
*****************************************
             All Correct!!!!!!!!!!!!!!!!!
*****************************************
*****************************************
       Performance of Compress Part      
         Compression: 0.084642
     Throughput: 192.466129M pixels/sec
*****************************************
      Performance of Decompress Part      
     Throughput: 83.038248M pixels/sec
*****************************************
Simulation complete via $finish(1) at time 110158100 PS + 3
./test_top.v:573   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 17, 2022 at 18:17:04 CST  (total: 00:00:03)
