

================================================================
== Vitis HLS Report for 'relu_stage_0_1_Pipeline_l_S_j_0_j1'
================================================================
* Date:           Sat Jan 10 20:13:46 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 6 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln65_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln65"   --->   Operation 7 'read' 'zext_ln65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1_1 = load i7 %j1" [kernel.cpp:60]   --->   Operation 10 'load' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%icmp_ln60 = icmp_eq  i7 %j1_1, i7 64" [kernel.cpp:60]   --->   Operation 11 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln60 = add i7 %j1_1, i7 1" [kernel.cpp:60]   --->   Operation 13 'add' 'add_ln60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %.split2, void %.exitStub" [kernel.cpp:60]   --->   Operation 14 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %j1_1" [kernel.cpp:60]   --->   Operation 15 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v18_addr = getelementptr i32 %v18, i64 0, i64 %zext_ln60" [kernel.cpp:62]   --->   Operation 16 'getelementptr' 'v18_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%v20 = load i6 %v18_addr" [kernel.cpp:62]   --->   Operation 17 'load' 'v20' <Predicate = (!icmp_ln60)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln60 = store i7 %add_ln60, i7 %j1" [kernel.cpp:60]   --->   Operation 18 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 19 [1/2] (1.29ns)   --->   "%v20 = load i6 %v18_addr" [kernel.cpp:62]   --->   Operation 19 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 20 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %v20, i32 0" [kernel.cpp:63]   --->   Operation 20 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i7 %j1_1" [kernel.cpp:65]   --->   Operation 21 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.99ns)   --->   "%add_ln65 = add i12 %zext_ln65_read, i12 %zext_ln65_1" [kernel.cpp:65]   --->   Operation 22 'add' 'add_ln65' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65" [kernel.cpp:65]   --->   Operation 23 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%v15_addr = getelementptr i32 %v15, i64 0, i64 %zext_ln65_2" [kernel.cpp:65]   --->   Operation 24 'getelementptr' 'v15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [kernel.cpp:60]   --->   Operation 25 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:60]   --->   Operation 26 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %v20" [kernel.cpp:63]   --->   Operation 27 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63, i32 23, i32 30" [kernel.cpp:63]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %bitcast_ln63" [kernel.cpp:63]   --->   Operation 29 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%icmp_ln63 = icmp_ne  i8 %tmp_1, i8 255" [kernel.cpp:63]   --->   Operation 30 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%icmp_ln63_1 = icmp_eq  i23 %trunc_ln63, i23 0" [kernel.cpp:63]   --->   Operation 31 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node v22)   --->   "%or_ln63 = or i1 %icmp_ln63_1, i1 %icmp_ln63" [kernel.cpp:63]   --->   Operation 32 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %v20, i32 0" [kernel.cpp:63]   --->   Operation 33 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node v22)   --->   "%v21 = and i1 %or_ln63, i1 %tmp_2" [kernel.cpp:63]   --->   Operation 34 'and' 'v21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%v22 = select i1 %v21, i32 %v20, i32 0" [kernel.cpp:64]   --->   Operation 35 'select' 'v22' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln65 = store i32 %v22, i12 %v15_addr" [kernel.cpp:65]   --->   Operation 36 'store' 'store_ln65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('j1') [4]  (0 ns)
	'load' operation ('j1', kernel.cpp:60) on local variable 'j1' [9]  (0 ns)
	'add' operation ('add_ln60', kernel.cpp:60) [12]  (0.856 ns)
	'store' operation ('store_ln60', kernel.cpp:60) of variable 'add_ln60', kernel.cpp:60 on local variable 'j1' [34]  (0.46 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'load' operation ('v20', kernel.cpp:62) on array 'v18' [23]  (1.3 ns)
	'fcmp' operation ('tmp_2', kernel.cpp:63) [30]  (1.91 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', kernel.cpp:63) [30]  (1.91 ns)
	'and' operation ('v21', kernel.cpp:63) [31]  (0 ns)
	'select' operation ('v22', kernel.cpp:64) [32]  (0.286 ns)
	'store' operation ('store_ln65', kernel.cpp:65) of variable 'v22', kernel.cpp:64 on array 'v15' [33]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
