
Control_Digital.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067fc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080069ac  080069ac  000169ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a68  08006a68  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006a68  08006a68  00016a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a70  08006a70  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a70  08006a70  00016a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a74  08006a74  00016a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006a78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          00004bfc  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c68  20004c68  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000166d5  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000038b9  00000000  00000000  000367b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001180  00000000  00000000  0003a070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d43  00000000  00000000  0003b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a028  00000000  00000000  0003bf33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017ea2  00000000  00000000  00065f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f234d  00000000  00000000  0007ddfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004dd8  00000000  00000000  0017014c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00174f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006994 	.word	0x08006994

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	08006994 	.word	0x08006994

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <TaskIdentification>:
 */

#include "TaskIdentification.h"

void TaskIdentification(void * argument)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	uint32_t xLastWakeTime, outputSample;
	uint16_t sampleIndex = 0, squareValue = SQUARE_VALUE_1V;
 8000594:	2300      	movs	r3, #0
 8000596:	827b      	strh	r3, [r7, #18]
 8000598:	f240 43d9 	movw	r3, #1241	; 0x4d9
 800059c:	82fb      	strh	r3, [r7, #22]
	uint8_t samplesCounter = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	757b      	strb	r3, [r7, #21]

	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80005a2:	2100      	movs	r1, #0
 80005a4:	4821      	ldr	r0, [pc, #132]	; (800062c <TaskIdentification+0xa0>)
 80005a6:	f001 f960 	bl	800186a <HAL_DAC_Start>

	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, squareValue);
 80005aa:	8afb      	ldrh	r3, [r7, #22]
 80005ac:	2200      	movs	r2, #0
 80005ae:	2100      	movs	r1, #0
 80005b0:	481e      	ldr	r0, [pc, #120]	; (800062c <TaskIdentification+0xa0>)
 80005b2:	f001 f9ac 	bl	800190e <HAL_DAC_SetValue>
	vTaskDelay(2000);
 80005b6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005ba:	f003 fd57 	bl	800406c <vTaskDelay>

	vPrintString("start--------");
 80005be:	481c      	ldr	r0, [pc, #112]	; (8000630 <TaskIdentification+0xa4>)
 80005c0:	f000 fbb6 	bl	8000d30 <vPrintString>

	xLastWakeTime = xTaskGetTickCount();
 80005c4:	f003 fea2 	bl	800430c <xTaskGetTickCount>
 80005c8:	4603      	mov	r3, r0
 80005ca:	60bb      	str	r3, [r7, #8]

	for(;;)
	{
		if(samplesCounter == 20)
 80005cc:	7d7b      	ldrb	r3, [r7, #21]
 80005ce:	2b14      	cmp	r3, #20
 80005d0:	d10d      	bne.n	80005ee <TaskIdentification+0x62>
		{
			(squareValue == SQUARE_VALUE_1V) ? (squareValue = SQUARE_VALUE_2V) : (squareValue = SQUARE_VALUE_1V);
 80005d2:	8afb      	ldrh	r3, [r7, #22]
 80005d4:	f240 42d9 	movw	r2, #1241	; 0x4d9
 80005d8:	4293      	cmp	r3, r2
 80005da:	d103      	bne.n	80005e4 <TaskIdentification+0x58>
 80005dc:	f640 13b2 	movw	r3, #2482	; 0x9b2
 80005e0:	82fb      	strh	r3, [r7, #22]
 80005e2:	e002      	b.n	80005ea <TaskIdentification+0x5e>
 80005e4:	f240 43d9 	movw	r3, #1241	; 0x4d9
 80005e8:	82fb      	strh	r3, [r7, #22]
			samplesCounter = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	757b      	strb	r3, [r7, #21]
		}

		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, squareValue);
 80005ee:	8afb      	ldrh	r3, [r7, #22]
 80005f0:	2200      	movs	r2, #0
 80005f2:	2100      	movs	r1, #0
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <TaskIdentification+0xa0>)
 80005f6:	f001 f98a 	bl	800190e <HAL_DAC_SetValue>

		HAL_ADC_Start(&hadc1);
 80005fa:	480e      	ldr	r0, [pc, #56]	; (8000634 <TaskIdentification+0xa8>)
 80005fc:	f000 fd20 	bl	8001040 <HAL_ADC_Start>
		outputSample = HAL_ADC_GetValue(&hadc1);
 8000600:	480c      	ldr	r0, [pc, #48]	; (8000634 <TaskIdentification+0xa8>)
 8000602:	f000 fdef 	bl	80011e4 <HAL_ADC_GetValue>
 8000606:	60f8      	str	r0, [r7, #12]

		vPrintNumber(squareValue);
 8000608:	8afb      	ldrh	r3, [r7, #22]
 800060a:	4618      	mov	r0, r3
 800060c:	f000 fb76 	bl	8000cfc <vPrintNumber>
		vPrintStringAndNumber(",", outputSample);
 8000610:	68f9      	ldr	r1, [r7, #12]
 8000612:	4809      	ldr	r0, [pc, #36]	; (8000638 <TaskIdentification+0xac>)
 8000614:	f000 fba6 	bl	8000d64 <vPrintStringAndNumber>
		//vPrintNewLine();

		vTaskDelayUntil(&xLastWakeTime, LOOP_SAMPLE_TIME);
 8000618:	f107 0308 	add.w	r3, r7, #8
 800061c:	2132      	movs	r1, #50	; 0x32
 800061e:	4618      	mov	r0, r3
 8000620:	f003 fca6 	bl	8003f70 <vTaskDelayUntil>

		samplesCounter++;
 8000624:	7d7b      	ldrb	r3, [r7, #21]
 8000626:	3301      	adds	r3, #1
 8000628:	757b      	strb	r3, [r7, #21]
		if(samplesCounter == 20)
 800062a:	e7cf      	b.n	80005cc <TaskIdentification+0x40>
 800062c:	200000d0 	.word	0x200000d0
 8000630:	080069ac 	.word	0x080069ac
 8000634:	20000088 	.word	0x20000088
 8000638:	080069bc 	.word	0x080069bc

0800063c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000642:	463b      	mov	r3, r7
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800064e:	4b21      	ldr	r3, [pc, #132]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000650:	4a21      	ldr	r2, [pc, #132]	; (80006d8 <MX_ADC1_Init+0x9c>)
 8000652:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000654:	4b1f      	ldr	r3, [pc, #124]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000656:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800065a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800065c:	4b1d      	ldr	r3, [pc, #116]	; (80006d4 <MX_ADC1_Init+0x98>)
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000662:	4b1c      	ldr	r3, [pc, #112]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000664:	2200      	movs	r2, #0
 8000666:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000668:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <MX_ADC1_Init+0x98>)
 800066a:	2200      	movs	r2, #0
 800066c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066e:	4b19      	ldr	r3, [pc, #100]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000670:	2200      	movs	r2, #0
 8000672:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000676:	4b17      	ldr	r3, [pc, #92]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000678:	2200      	movs	r2, #0
 800067a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800067c:	4b15      	ldr	r3, [pc, #84]	; (80006d4 <MX_ADC1_Init+0x98>)
 800067e:	4a17      	ldr	r2, [pc, #92]	; (80006dc <MX_ADC1_Init+0xa0>)
 8000680:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000682:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <MX_ADC1_Init+0x98>)
 800068a:	2201      	movs	r2, #1
 800068c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000690:	2200      	movs	r2, #0
 8000692:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000696:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <MX_ADC1_Init+0x98>)
 8000698:	2201      	movs	r2, #1
 800069a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800069c:	480d      	ldr	r0, [pc, #52]	; (80006d4 <MX_ADC1_Init+0x98>)
 800069e:	f000 fc8b 	bl	8000fb8 <HAL_ADC_Init>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006a8:	f000 fa0c 	bl	8000ac4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006ac:	2303      	movs	r3, #3
 80006ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006b0:	2301      	movs	r3, #1
 80006b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b8:	463b      	mov	r3, r7
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	; (80006d4 <MX_ADC1_Init+0x98>)
 80006be:	f000 fd9f 	bl	8001200 <HAL_ADC_ConfigChannel>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006c8:	f000 f9fc 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006cc:	bf00      	nop
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000088 	.word	0x20000088
 80006d8:	40012000 	.word	0x40012000
 80006dc:	0f000001 	.word	0x0f000001

080006e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	; 0x28
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a17      	ldr	r2, [pc, #92]	; (800075c <HAL_ADC_MspInit+0x7c>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d127      	bne.n	8000752 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
 8000706:	4b16      	ldr	r3, [pc, #88]	; (8000760 <HAL_ADC_MspInit+0x80>)
 8000708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070a:	4a15      	ldr	r2, [pc, #84]	; (8000760 <HAL_ADC_MspInit+0x80>)
 800070c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000710:	6453      	str	r3, [r2, #68]	; 0x44
 8000712:	4b13      	ldr	r3, [pc, #76]	; (8000760 <HAL_ADC_MspInit+0x80>)
 8000714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800071a:	613b      	str	r3, [r7, #16]
 800071c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <HAL_ADC_MspInit+0x80>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <HAL_ADC_MspInit+0x80>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <HAL_ADC_MspInit+0x80>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800073a:	2308      	movs	r3, #8
 800073c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800073e:	2303      	movs	r3, #3
 8000740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	4619      	mov	r1, r3
 800074c:	4805      	ldr	r0, [pc, #20]	; (8000764 <HAL_ADC_MspInit+0x84>)
 800074e:	f001 f953 	bl	80019f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000752:	bf00      	nop
 8000754:	3728      	adds	r7, #40	; 0x28
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40012000 	.word	0x40012000
 8000760:	40023800 	.word	0x40023800
 8000764:	40020000 	.word	0x40020000

08000768 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800076e:	463b      	mov	r3, r7
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000776:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <MX_DAC_Init+0x4c>)
 8000778:	4a0f      	ldr	r2, [pc, #60]	; (80007b8 <MX_DAC_Init+0x50>)
 800077a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800077c:	480d      	ldr	r0, [pc, #52]	; (80007b4 <MX_DAC_Init+0x4c>)
 800077e:	f001 f852 	bl	8001826 <HAL_DAC_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000788:	f000 f99c 	bl	8000ac4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800078c:	2300      	movs	r3, #0
 800078e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000794:	463b      	mov	r3, r7
 8000796:	2200      	movs	r2, #0
 8000798:	4619      	mov	r1, r3
 800079a:	4806      	ldr	r0, [pc, #24]	; (80007b4 <MX_DAC_Init+0x4c>)
 800079c:	f001 f8dc 	bl	8001958 <HAL_DAC_ConfigChannel>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007a6:	f000 f98d 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200000d0 	.word	0x200000d0
 80007b8:	40007400 	.word	0x40007400

080007bc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08a      	sub	sp, #40	; 0x28
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a17      	ldr	r2, [pc, #92]	; (8000838 <HAL_DAC_MspInit+0x7c>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d127      	bne.n	800082e <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
 80007e2:	4b16      	ldr	r3, [pc, #88]	; (800083c <HAL_DAC_MspInit+0x80>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	4a15      	ldr	r2, [pc, #84]	; (800083c <HAL_DAC_MspInit+0x80>)
 80007e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80007ec:	6413      	str	r3, [r2, #64]	; 0x40
 80007ee:	4b13      	ldr	r3, [pc, #76]	; (800083c <HAL_DAC_MspInit+0x80>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	4b0f      	ldr	r3, [pc, #60]	; (800083c <HAL_DAC_MspInit+0x80>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a0e      	ldr	r2, [pc, #56]	; (800083c <HAL_DAC_MspInit+0x80>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <HAL_DAC_MspInit+0x80>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000816:	2310      	movs	r3, #16
 8000818:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800081a:	2303      	movs	r3, #3
 800081c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	; (8000840 <HAL_DAC_MspInit+0x84>)
 800082a:	f001 f8e5 	bl	80019f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800082e:	bf00      	nop
 8000830:	3728      	adds	r7, #40	; 0x28
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40007400 	.word	0x40007400
 800083c:	40023800 	.word	0x40023800
 8000840:	40020000 	.word	0x40020000

08000844 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
	TaskIdentificationHandle = osThreadNew(TaskIdentification, NULL, &defaultTask_attributes);
 8000848:	4a04      	ldr	r2, [pc, #16]	; (800085c <MX_FREERTOS_Init+0x18>)
 800084a:	2100      	movs	r1, #0
 800084c:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_FREERTOS_Init+0x1c>)
 800084e:	f002 fb71 	bl	8002f34 <osThreadNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a03      	ldr	r2, [pc, #12]	; (8000864 <MX_FREERTOS_Init+0x20>)
 8000856:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	080069f8 	.word	0x080069f8
 8000860:	0800058d 	.word	0x0800058d
 8000864:	200000e4 	.word	0x200000e4

08000868 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08c      	sub	sp, #48	; 0x30
 800086c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	61bb      	str	r3, [r7, #24]
 8000882:	4b4c      	ldr	r3, [pc, #304]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a4b      	ldr	r2, [pc, #300]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000888:	f043 0304 	orr.w	r3, r3, #4
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b49      	ldr	r3, [pc, #292]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	61bb      	str	r3, [r7, #24]
 8000898:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	4b45      	ldr	r3, [pc, #276]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a44      	ldr	r2, [pc, #272]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b42      	ldr	r3, [pc, #264]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
 80008ba:	4b3e      	ldr	r3, [pc, #248]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a3d      	ldr	r2, [pc, #244]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b3b      	ldr	r3, [pc, #236]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]
 80008d6:	4b37      	ldr	r3, [pc, #220]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a36      	ldr	r2, [pc, #216]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008dc:	f043 0302 	orr.w	r3, r3, #2
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b34      	ldr	r3, [pc, #208]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0302 	and.w	r3, r3, #2
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	60bb      	str	r3, [r7, #8]
 80008f2:	4b30      	ldr	r3, [pc, #192]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a2f      	ldr	r2, [pc, #188]	; (80009b4 <MX_GPIO_Init+0x14c>)
 80008f8:	f043 0308 	orr.w	r3, r3, #8
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b2d      	ldr	r3, [pc, #180]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0308 	and.w	r3, r3, #8
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b29      	ldr	r3, [pc, #164]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a28      	ldr	r2, [pc, #160]	; (80009b4 <MX_GPIO_Init+0x14c>)
 8000914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b26      	ldr	r3, [pc, #152]	; (80009b4 <MX_GPIO_Init+0x14c>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f244 0181 	movw	r1, #16513	; 0x4081
 800092c:	4822      	ldr	r0, [pc, #136]	; (80009b8 <MX_GPIO_Init+0x150>)
 800092e:	f001 fa0f 	bl	8001d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	2140      	movs	r1, #64	; 0x40
 8000936:	4821      	ldr	r0, [pc, #132]	; (80009bc <MX_GPIO_Init+0x154>)
 8000938:	f001 fa0a 	bl	8001d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800093c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000942:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	481b      	ldr	r0, [pc, #108]	; (80009c0 <MX_GPIO_Init+0x158>)
 8000954:	f001 f850 	bl	80019f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000958:	f244 0381 	movw	r3, #16513	; 0x4081
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4811      	ldr	r0, [pc, #68]	; (80009b8 <MX_GPIO_Init+0x150>)
 8000972:	f001 f841 	bl	80019f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000976:	2340      	movs	r3, #64	; 0x40
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	4619      	mov	r1, r3
 800098c:	480b      	ldr	r0, [pc, #44]	; (80009bc <MX_GPIO_Init+0x154>)
 800098e:	f001 f833 	bl	80019f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000992:	2380      	movs	r3, #128	; 0x80
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000996:	2300      	movs	r3, #0
 8000998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	4619      	mov	r1, r3
 80009a4:	4805      	ldr	r0, [pc, #20]	; (80009bc <MX_GPIO_Init+0x154>)
 80009a6:	f001 f827 	bl	80019f8 <HAL_GPIO_Init>

}
 80009aa:	bf00      	nop
 80009ac:	3730      	adds	r7, #48	; 0x30
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020400 	.word	0x40020400
 80009bc:	40021800 	.word	0x40021800
 80009c0:	40020800 	.word	0x40020800

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c8:	f000 fa84 	bl	8000ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009cc:	f000 f810 	bl	80009f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d0:	f7ff ff4a 	bl	8000868 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80009d4:	f000 f9e2 	bl	8000d9c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80009d8:	f7ff fe30 	bl	800063c <MX_ADC1_Init>
  MX_DAC_Init();
 80009dc:	f7ff fec4 	bl	8000768 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80009e0:	f002 fa5e 	bl	8002ea0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80009e4:	f7ff ff2e 	bl	8000844 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80009e8:	f002 fa7e 	bl	8002ee8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009ec:	e7fe      	b.n	80009ec <main+0x28>
	...

080009f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b094      	sub	sp, #80	; 0x50
 80009f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f6:	f107 0320 	add.w	r3, r7, #32
 80009fa:	2230      	movs	r2, #48	; 0x30
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f005 f9f3 	bl	8005dea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	4b28      	ldr	r3, [pc, #160]	; (8000abc <SystemClock_Config+0xcc>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	4a27      	ldr	r2, [pc, #156]	; (8000abc <SystemClock_Config+0xcc>)
 8000a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a22:	6413      	str	r3, [r2, #64]	; 0x40
 8000a24:	4b25      	ldr	r3, [pc, #148]	; (8000abc <SystemClock_Config+0xcc>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a30:	2300      	movs	r3, #0
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	4b22      	ldr	r3, [pc, #136]	; (8000ac0 <SystemClock_Config+0xd0>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a21      	ldr	r2, [pc, #132]	; (8000ac0 <SystemClock_Config+0xd0>)
 8000a3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	4b1f      	ldr	r3, [pc, #124]	; (8000ac0 <SystemClock_Config+0xd0>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a50:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a56:	2302      	movs	r3, #2
 8000a58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a60:	2304      	movs	r3, #4
 8000a62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a64:	23a8      	movs	r3, #168	; 0xa8
 8000a66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a6c:	2307      	movs	r3, #7
 8000a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a70:	f107 0320 	add.w	r3, r7, #32
 8000a74:	4618      	mov	r0, r3
 8000a76:	f001 f985 	bl	8001d84 <HAL_RCC_OscConfig>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a80:	f000 f820 	bl	8000ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a84:	230f      	movs	r3, #15
 8000a86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	2105      	movs	r1, #5
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f001 fbe6 	bl	8002274 <HAL_RCC_ClockConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000aae:	f000 f809 	bl	8000ac4 <Error_Handler>
  }
}
 8000ab2:	bf00      	nop
 8000ab4:	3750      	adds	r7, #80	; 0x50
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40007000 	.word	0x40007000

08000ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000acc:	e7fe      	b.n	8000acc <Error_Handler+0x8>
	...

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <HAL_MspInit+0x54>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	4a11      	ldr	r2, [pc, #68]	; (8000b24 <HAL_MspInit+0x54>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <HAL_MspInit+0x54>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <HAL_MspInit+0x54>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <HAL_MspInit+0x54>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	; 0x40
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <HAL_MspInit+0x54>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	210f      	movs	r1, #15
 8000b12:	f06f 0001 	mvn.w	r0, #1
 8000b16:	f000 fe5e 	bl	80017d6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800

08000b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <NMI_Handler+0x4>

08000b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b32:	e7fe      	b.n	8000b32 <HardFault_Handler+0x4>

08000b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <MemManage_Handler+0x4>

08000b3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f000 fa0e 	bl	8000f78 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b5c:	f003 ff16 	bl	800498c <xTaskGetSchedulerState>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d001      	beq.n	8000b6a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b66:	f004 fcff 	bl	8005568 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b086      	sub	sp, #24
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	60f8      	str	r0, [r7, #12]
 8000b76:	60b9      	str	r1, [r7, #8]
 8000b78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	e00a      	b.n	8000b96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b80:	f3af 8000 	nop.w
 8000b84:	4601      	mov	r1, r0
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	1c5a      	adds	r2, r3, #1
 8000b8a:	60ba      	str	r2, [r7, #8]
 8000b8c:	b2ca      	uxtb	r2, r1
 8000b8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	3301      	adds	r3, #1
 8000b94:	617b      	str	r3, [r7, #20]
 8000b96:	697a      	ldr	r2, [r7, #20]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	dbf0      	blt.n	8000b80 <_read+0x12>
  }

  return len;
 8000b9e:	687b      	ldr	r3, [r7, #4]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3718      	adds	r7, #24
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	e009      	b.n	8000bce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	1c5a      	adds	r2, r3, #1
 8000bbe:	60ba      	str	r2, [r7, #8]
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 f888 	bl	8000cd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	617b      	str	r3, [r7, #20]
 8000bce:	697a      	ldr	r2, [r7, #20]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	dbf1      	blt.n	8000bba <_write+0x12>
  }
  return len;
 8000bd6:	687b      	ldr	r3, [r7, #4]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3718      	adds	r7, #24
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <_close>:

int _close(int file)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000be8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c08:	605a      	str	r2, [r3, #4]
  return 0;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <_isatty>:

int _isatty(int file)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c20:	2301      	movs	r3, #1
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	b085      	sub	sp, #20
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	60f8      	str	r0, [r7, #12]
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3714      	adds	r7, #20
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	; (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	; (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	; (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	; (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	; (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f005 f95c 	bl	8005f34 <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	; (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	; (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	; (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20030000 	.word	0x20030000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	200000e8 	.word	0x200000e8
 8000cb0:	20004c68 	.word	0x20004c68

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <SystemInit+0x20>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cbe:	4a05      	ldr	r2, [pc, #20]	; (8000cd4 <SystemInit+0x20>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <__io_putchar>:


UART_HandleTypeDef huart3;

PUTCHAR_PROTOTYPE
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000ce0:	1d39      	adds	r1, r7, #4
 8000ce2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	4803      	ldr	r0, [pc, #12]	; (8000cf8 <__io_putchar+0x20>)
 8000cea:	f001 fd30 	bl	800274e <HAL_UART_Transmit>

	return ch;
 8000cee:	687b      	ldr	r3, [r7, #4]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200000ec 	.word	0x200000ec

08000cfc <vPrintNumber>:

/*-----------------------------------------------------------*/

void vPrintNumber( uint32_t ulValue )
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	taskENTER_CRITICAL();
 8000d04:	f004 fb9e 	bl	8005444 <vPortEnterCritical>
	{
		printf( "%lu", ulValue );
 8000d08:	6879      	ldr	r1, [r7, #4]
 8000d0a:	4807      	ldr	r0, [pc, #28]	; (8000d28 <vPrintNumber+0x2c>)
 8000d0c:	f005 f818 	bl	8005d40 <iprintf>
		fflush( stdout );
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <vPrintNumber+0x30>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f004 ff4e 	bl	8005bb8 <fflush>
	}
	taskEXIT_CRITICAL();
 8000d1c:	f004 fbc2 	bl	80054a4 <vPortExitCritical>
}
 8000d20:	bf00      	nop
 8000d22:	3708      	adds	r7, #8
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	080069cc 	.word	0x080069cc
 8000d2c:	20000068 	.word	0x20000068

08000d30 <vPrintString>:
/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	taskENTER_CRITICAL();
 8000d38:	f004 fb84 	bl	8005444 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 8000d3c:	6879      	ldr	r1, [r7, #4]
 8000d3e:	4807      	ldr	r0, [pc, #28]	; (8000d5c <vPrintString+0x2c>)
 8000d40:	f004 fffe 	bl	8005d40 <iprintf>
		fflush( stdout );
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <vPrintString+0x30>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f004 ff34 	bl	8005bb8 <fflush>
	}
	taskEXIT_CRITICAL();
 8000d50:	f004 fba8 	bl	80054a4 <vPortExitCritical>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	080069d0 	.word	0x080069d0
 8000d60:	20000068 	.word	0x20000068

08000d64 <vPrintStringAndNumber>:
/*-----------------------------------------------------------*/

void vPrintStringAndNumber( const char *pcString, uint32_t ulValue )
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	exclusion. */
	taskENTER_CRITICAL();
 8000d6e:	f004 fb69 	bl	8005444 <vPortEnterCritical>
	{
		printf( "%s %lu\r\n", pcString, ulValue );
 8000d72:	683a      	ldr	r2, [r7, #0]
 8000d74:	6879      	ldr	r1, [r7, #4]
 8000d76:	4807      	ldr	r0, [pc, #28]	; (8000d94 <vPrintStringAndNumber+0x30>)
 8000d78:	f004 ffe2 	bl	8005d40 <iprintf>
		fflush( stdout );
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <vPrintStringAndNumber+0x34>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	4618      	mov	r0, r3
 8000d84:	f004 ff18 	bl	8005bb8 <fflush>
	}
	taskEXIT_CRITICAL();
 8000d88:	f004 fb8c 	bl	80054a4 <vPortExitCritical>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	080069d4 	.word	0x080069d4
 8000d98:	20000068 	.word	0x20000068

08000d9c <MX_USART3_UART_Init>:
/*-----------------------------------------------------------*/

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	; (8000dec <MX_USART3_UART_Init+0x50>)
 8000da4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000da8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc6:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dd2:	4805      	ldr	r0, [pc, #20]	; (8000de8 <MX_USART3_UART_Init+0x4c>)
 8000dd4:	f001 fc6e 	bl	80026b4 <HAL_UART_Init>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000dde:	f7ff fe71 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200000ec 	.word	0x200000ec
 8000dec:	40004800 	.word	0x40004800

08000df0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	; 0x28
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a19      	ldr	r2, [pc, #100]	; (8000e74 <HAL_UART_MspInit+0x84>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d12c      	bne.n	8000e6c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	613b      	str	r3, [r7, #16]
 8000e16:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1a:	4a17      	ldr	r2, [pc, #92]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e20:	6413      	str	r3, [r2, #64]	; 0x40
 8000e22:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	4a10      	ldr	r2, [pc, #64]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e38:	f043 0308 	orr.w	r3, r3, #8
 8000e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <HAL_UART_MspInit+0x88>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e5c:	2307      	movs	r3, #7
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	4619      	mov	r1, r3
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <HAL_UART_MspInit+0x8c>)
 8000e68:	f000 fdc6 	bl	80019f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e6c:	bf00      	nop
 8000e6e:	3728      	adds	r7, #40	; 0x28
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40004800 	.word	0x40004800
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40020c00 	.word	0x40020c00

08000e80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000e80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eb8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e84:	480d      	ldr	r0, [pc, #52]	; (8000ebc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e86:	490e      	ldr	r1, [pc, #56]	; (8000ec0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e88:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e8c:	e002      	b.n	8000e94 <LoopCopyDataInit>

08000e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e92:	3304      	adds	r3, #4

08000e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e98:	d3f9      	bcc.n	8000e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e9a:	4a0b      	ldr	r2, [pc, #44]	; (8000ec8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e9c:	4c0b      	ldr	r4, [pc, #44]	; (8000ecc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea0:	e001      	b.n	8000ea6 <LoopFillZerobss>

08000ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea4:	3204      	adds	r2, #4

08000ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea8:	d3fb      	bcc.n	8000ea2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000eaa:	f7ff ff03 	bl	8000cb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eae:	f005 f847 	bl	8005f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb2:	f7ff fd87 	bl	80009c4 <main>
  bx  lr    
 8000eb6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000eb8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ec4:	08006a78 	.word	0x08006a78
  ldr r2, =_sbss
 8000ec8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ecc:	20004c68 	.word	0x20004c68

08000ed0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed0:	e7fe      	b.n	8000ed0 <ADC_IRQHandler>
	...

08000ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <HAL_Init+0x40>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0d      	ldr	r2, [pc, #52]	; (8000f14 <HAL_Init+0x40>)
 8000ede:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ee2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_Init+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <HAL_Init+0x40>)
 8000eea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <HAL_Init+0x40>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a07      	ldr	r2, [pc, #28]	; (8000f14 <HAL_Init+0x40>)
 8000ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000efc:	2003      	movs	r0, #3
 8000efe:	f000 fc5f 	bl	80017c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f02:	200f      	movs	r0, #15
 8000f04:	f000 f808 	bl	8000f18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f08:	f7ff fde2 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40023c00 	.word	0x40023c00

08000f18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <HAL_InitTick+0x54>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HAL_InitTick+0x58>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fc69 	bl	800180e <HAL_SYSTICK_Config>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00e      	b.n	8000f64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	d80a      	bhi.n	8000f62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295
 8000f54:	f000 fc3f 	bl	80017d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <HAL_InitTick+0x5c>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e000      	b.n	8000f64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20000004 	.word	0x20000004

08000f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <HAL_IncTick+0x20>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b06      	ldr	r3, [pc, #24]	; (8000f9c <HAL_IncTick+0x24>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <HAL_IncTick+0x24>)
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	20000008 	.word	0x20000008
 8000f9c:	20000130 	.word	0x20000130

08000fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	; (8000fb4 <HAL_GetTick+0x14>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000130 	.word	0x20000130

08000fb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e033      	b.n	8001036 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d109      	bne.n	8000fea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff fb82 	bl	80006e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fee:	f003 0310 	and.w	r3, r3, #16
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d118      	bne.n	8001028 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ffa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ffe:	f023 0302 	bic.w	r3, r3, #2
 8001002:	f043 0202 	orr.w	r2, r3, #2
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f000 fa2a 	bl	8001464 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	f023 0303 	bic.w	r3, r3, #3
 800101e:	f043 0201 	orr.w	r2, r3, #1
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	641a      	str	r2, [r3, #64]	; 0x40
 8001026:	e001      	b.n	800102c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001048:	2300      	movs	r3, #0
 800104a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001052:	2b01      	cmp	r3, #1
 8001054:	d101      	bne.n	800105a <HAL_ADC_Start+0x1a>
 8001056:	2302      	movs	r3, #2
 8001058:	e0b2      	b.n	80011c0 <HAL_ADC_Start+0x180>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2201      	movs	r2, #1
 800105e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	2b01      	cmp	r3, #1
 800106e:	d018      	beq.n	80010a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f042 0201 	orr.w	r2, r2, #1
 800107e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001080:	4b52      	ldr	r3, [pc, #328]	; (80011cc <HAL_ADC_Start+0x18c>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a52      	ldr	r2, [pc, #328]	; (80011d0 <HAL_ADC_Start+0x190>)
 8001086:	fba2 2303 	umull	r2, r3, r2, r3
 800108a:	0c9a      	lsrs	r2, r3, #18
 800108c:	4613      	mov	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	4413      	add	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001094:	e002      	b.n	800109c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	3b01      	subs	r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f9      	bne.n	8001096 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d17a      	bne.n	80011a6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010b8:	f023 0301 	bic.w	r3, r3, #1
 80010bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d007      	beq.n	80010e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010ee:	d106      	bne.n	80010fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f4:	f023 0206 	bic.w	r2, r3, #6
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44
 80010fc:	e002      	b.n	8001104 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800110c:	4b31      	ldr	r3, [pc, #196]	; (80011d4 <HAL_ADC_Start+0x194>)
 800110e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001118:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f003 031f 	and.w	r3, r3, #31
 8001122:	2b00      	cmp	r3, #0
 8001124:	d12a      	bne.n	800117c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a2b      	ldr	r2, [pc, #172]	; (80011d8 <HAL_ADC_Start+0x198>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d015      	beq.n	800115c <HAL_ADC_Start+0x11c>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a29      	ldr	r2, [pc, #164]	; (80011dc <HAL_ADC_Start+0x19c>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d105      	bne.n	8001146 <HAL_ADC_Start+0x106>
 800113a:	4b26      	ldr	r3, [pc, #152]	; (80011d4 <HAL_ADC_Start+0x194>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 031f 	and.w	r3, r3, #31
 8001142:	2b00      	cmp	r3, #0
 8001144:	d00a      	beq.n	800115c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a25      	ldr	r2, [pc, #148]	; (80011e0 <HAL_ADC_Start+0x1a0>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d136      	bne.n	80011be <HAL_ADC_Start+0x17e>
 8001150:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_ADC_Start+0x194>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0310 	and.w	r3, r3, #16
 8001158:	2b00      	cmp	r3, #0
 800115a:	d130      	bne.n	80011be <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d129      	bne.n	80011be <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	e020      	b.n	80011be <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a15      	ldr	r2, [pc, #84]	; (80011d8 <HAL_ADC_Start+0x198>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d11b      	bne.n	80011be <HAL_ADC_Start+0x17e>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d114      	bne.n	80011be <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	e00b      	b.n	80011be <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	f043 0210 	orr.w	r2, r3, #16
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	f043 0201 	orr.w	r2, r3, #1
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	20000000 	.word	0x20000000
 80011d0:	431bde83 	.word	0x431bde83
 80011d4:	40012300 	.word	0x40012300
 80011d8:	40012000 	.word	0x40012000
 80011dc:	40012100 	.word	0x40012100
 80011e0:	40012200 	.word	0x40012200

080011e4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001214:	2b01      	cmp	r3, #1
 8001216:	d101      	bne.n	800121c <HAL_ADC_ConfigChannel+0x1c>
 8001218:	2302      	movs	r3, #2
 800121a:	e113      	b.n	8001444 <HAL_ADC_ConfigChannel+0x244>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2201      	movs	r2, #1
 8001220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b09      	cmp	r3, #9
 800122a:	d925      	bls.n	8001278 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	68d9      	ldr	r1, [r3, #12]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	b29b      	uxth	r3, r3
 8001238:	461a      	mov	r2, r3
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	3b1e      	subs	r3, #30
 8001242:	2207      	movs	r2, #7
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43da      	mvns	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	400a      	ands	r2, r1
 8001250:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	68d9      	ldr	r1, [r3, #12]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	b29b      	uxth	r3, r3
 8001262:	4618      	mov	r0, r3
 8001264:	4603      	mov	r3, r0
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4403      	add	r3, r0
 800126a:	3b1e      	subs	r3, #30
 800126c:	409a      	lsls	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	430a      	orrs	r2, r1
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	e022      	b.n	80012be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6919      	ldr	r1, [r3, #16]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	b29b      	uxth	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	4613      	mov	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4413      	add	r3, r2
 800128c:	2207      	movs	r2, #7
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43da      	mvns	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	400a      	ands	r2, r1
 800129a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	6919      	ldr	r1, [r3, #16]
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	689a      	ldr	r2, [r3, #8]
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	4618      	mov	r0, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	4403      	add	r3, r0
 80012b4:	409a      	lsls	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d824      	bhi.n	8001310 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	4613      	mov	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	3b05      	subs	r3, #5
 80012d8:	221f      	movs	r2, #31
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43da      	mvns	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	400a      	ands	r2, r1
 80012e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	4613      	mov	r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4413      	add	r3, r2
 8001300:	3b05      	subs	r3, #5
 8001302:	fa00 f203 	lsl.w	r2, r0, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	430a      	orrs	r2, r1
 800130c:	635a      	str	r2, [r3, #52]	; 0x34
 800130e:	e04c      	b.n	80013aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	2b0c      	cmp	r3, #12
 8001316:	d824      	bhi.n	8001362 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	4613      	mov	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4413      	add	r3, r2
 8001328:	3b23      	subs	r3, #35	; 0x23
 800132a:	221f      	movs	r2, #31
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	43da      	mvns	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	400a      	ands	r2, r1
 8001338:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	b29b      	uxth	r3, r3
 8001346:	4618      	mov	r0, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	3b23      	subs	r3, #35	; 0x23
 8001354:	fa00 f203 	lsl.w	r2, r0, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	631a      	str	r2, [r3, #48]	; 0x30
 8001360:	e023      	b.n	80013aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	4613      	mov	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	3b41      	subs	r3, #65	; 0x41
 8001374:	221f      	movs	r2, #31
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43da      	mvns	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	400a      	ands	r2, r1
 8001382:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	b29b      	uxth	r3, r3
 8001390:	4618      	mov	r0, r3
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	4613      	mov	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4413      	add	r3, r2
 800139c:	3b41      	subs	r3, #65	; 0x41
 800139e:	fa00 f203 	lsl.w	r2, r0, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	430a      	orrs	r2, r1
 80013a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013aa:	4b29      	ldr	r3, [pc, #164]	; (8001450 <HAL_ADC_ConfigChannel+0x250>)
 80013ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a28      	ldr	r2, [pc, #160]	; (8001454 <HAL_ADC_ConfigChannel+0x254>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d10f      	bne.n	80013d8 <HAL_ADC_ConfigChannel+0x1d8>
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b12      	cmp	r3, #18
 80013be:	d10b      	bne.n	80013d8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <HAL_ADC_ConfigChannel+0x254>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d12b      	bne.n	800143a <HAL_ADC_ConfigChannel+0x23a>
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a1c      	ldr	r2, [pc, #112]	; (8001458 <HAL_ADC_ConfigChannel+0x258>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d003      	beq.n	80013f4 <HAL_ADC_ConfigChannel+0x1f4>
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b11      	cmp	r3, #17
 80013f2:	d122      	bne.n	800143a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a11      	ldr	r2, [pc, #68]	; (8001458 <HAL_ADC_ConfigChannel+0x258>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d111      	bne.n	800143a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001416:	4b11      	ldr	r3, [pc, #68]	; (800145c <HAL_ADC_ConfigChannel+0x25c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a11      	ldr	r2, [pc, #68]	; (8001460 <HAL_ADC_ConfigChannel+0x260>)
 800141c:	fba2 2303 	umull	r2, r3, r2, r3
 8001420:	0c9a      	lsrs	r2, r3, #18
 8001422:	4613      	mov	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800142c:	e002      	b.n	8001434 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	3b01      	subs	r3, #1
 8001432:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f9      	bne.n	800142e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr
 8001450:	40012300 	.word	0x40012300
 8001454:	40012000 	.word	0x40012000
 8001458:	10000012 	.word	0x10000012
 800145c:	20000000 	.word	0x20000000
 8001460:	431bde83 	.word	0x431bde83

08001464 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800146c:	4b79      	ldr	r3, [pc, #484]	; (8001654 <ADC_Init+0x1f0>)
 800146e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	431a      	orrs	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001498:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6859      	ldr	r1, [r3, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	691b      	ldr	r3, [r3, #16]
 80014a4:	021a      	lsls	r2, r3, #8
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	430a      	orrs	r2, r1
 80014ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	685a      	ldr	r2, [r3, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6859      	ldr	r1, [r3, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	430a      	orrs	r2, r1
 80014ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6899      	ldr	r1, [r3, #8]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68da      	ldr	r2, [r3, #12]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	430a      	orrs	r2, r1
 80014f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f6:	4a58      	ldr	r2, [pc, #352]	; (8001658 <ADC_Init+0x1f4>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d022      	beq.n	8001542 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800150a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6899      	ldr	r1, [r3, #8]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	430a      	orrs	r2, r1
 800151c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	689a      	ldr	r2, [r3, #8]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800152c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6899      	ldr	r1, [r3, #8]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	430a      	orrs	r2, r1
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	e00f      	b.n	8001562 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001560:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f022 0202 	bic.w	r2, r2, #2
 8001570:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	6899      	ldr	r1, [r3, #8]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	7e1b      	ldrb	r3, [r3, #24]
 800157c:	005a      	lsls	r2, r3, #1
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	430a      	orrs	r2, r1
 8001584:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f893 3020 	ldrb.w	r3, [r3, #32]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d01b      	beq.n	80015c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800159e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6859      	ldr	r1, [r3, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ba:	3b01      	subs	r3, #1
 80015bc:	035a      	lsls	r2, r3, #13
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	e007      	b.n	80015d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	051a      	lsls	r2, r3, #20
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689a      	ldr	r2, [r3, #8]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800160c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6899      	ldr	r1, [r3, #8]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800161a:	025a      	lsls	r2, r3, #9
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	430a      	orrs	r2, r1
 8001622:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001632:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	029a      	lsls	r2, r3, #10
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	430a      	orrs	r2, r1
 8001646:	609a      	str	r2, [r3, #8]
}
 8001648:	bf00      	nop
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr
 8001654:	40012300 	.word	0x40012300
 8001658:	0f000001 	.word	0x0f000001

0800165c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001672:	68ba      	ldr	r2, [r7, #8]
 8001674:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001684:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800168c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168e:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	60d3      	str	r3, [r2, #12]
}
 8001694:	bf00      	nop
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a8:	4b04      	ldr	r3, [pc, #16]	; (80016bc <__NVIC_GetPriorityGrouping+0x18>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	0a1b      	lsrs	r3, r3, #8
 80016ae:	f003 0307 	and.w	r3, r3, #7
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	db0a      	blt.n	80016ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	490c      	ldr	r1, [pc, #48]	; (800170c <__NVIC_SetPriority+0x4c>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	0112      	lsls	r2, r2, #4
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	440b      	add	r3, r1
 80016e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016e8:	e00a      	b.n	8001700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4908      	ldr	r1, [pc, #32]	; (8001710 <__NVIC_SetPriority+0x50>)
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	3b04      	subs	r3, #4
 80016f8:	0112      	lsls	r2, r2, #4
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	440b      	add	r3, r1
 80016fe:	761a      	strb	r2, [r3, #24]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001714:	b480      	push	{r7}
 8001716:	b089      	sub	sp, #36	; 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f1c3 0307 	rsb	r3, r3, #7
 800172e:	2b04      	cmp	r3, #4
 8001730:	bf28      	it	cs
 8001732:	2304      	movcs	r3, #4
 8001734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	3304      	adds	r3, #4
 800173a:	2b06      	cmp	r3, #6
 800173c:	d902      	bls.n	8001744 <NVIC_EncodePriority+0x30>
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3b03      	subs	r3, #3
 8001742:	e000      	b.n	8001746 <NVIC_EncodePriority+0x32>
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	f04f 32ff 	mov.w	r2, #4294967295
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	43da      	mvns	r2, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	401a      	ands	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800175c:	f04f 31ff 	mov.w	r1, #4294967295
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43d9      	mvns	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	4313      	orrs	r3, r2
         );
}
 800176e:	4618      	mov	r0, r3
 8001770:	3724      	adds	r7, #36	; 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
	...

0800177c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3b01      	subs	r3, #1
 8001788:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800178c:	d301      	bcc.n	8001792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800178e:	2301      	movs	r3, #1
 8001790:	e00f      	b.n	80017b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001792:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <SysTick_Config+0x40>)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3b01      	subs	r3, #1
 8001798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800179a:	210f      	movs	r1, #15
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f7ff ff8e 	bl	80016c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <SysTick_Config+0x40>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017aa:	4b04      	ldr	r3, [pc, #16]	; (80017bc <SysTick_Config+0x40>)
 80017ac:	2207      	movs	r2, #7
 80017ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b0:	2300      	movs	r3, #0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	e000e010 	.word	0xe000e010

080017c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff ff47 	bl	800165c <__NVIC_SetPriorityGrouping>
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b086      	sub	sp, #24
 80017da:	af00      	add	r7, sp, #0
 80017dc:	4603      	mov	r3, r0
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	607a      	str	r2, [r7, #4]
 80017e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017e8:	f7ff ff5c 	bl	80016a4 <__NVIC_GetPriorityGrouping>
 80017ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	68b9      	ldr	r1, [r7, #8]
 80017f2:	6978      	ldr	r0, [r7, #20]
 80017f4:	f7ff ff8e 	bl	8001714 <NVIC_EncodePriority>
 80017f8:	4602      	mov	r2, r0
 80017fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017fe:	4611      	mov	r1, r2
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ff5d 	bl	80016c0 <__NVIC_SetPriority>
}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ffb0 	bl	800177c <SysTick_Config>
 800181c:	4603      	mov	r3, r0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d101      	bne.n	8001838 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e014      	b.n	8001862 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	791b      	ldrb	r3, [r3, #4]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d105      	bne.n	800184e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7fe ffb7 	bl	80007bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2202      	movs	r2, #2
 8001852:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2201      	movs	r2, #1
 800185e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001860:	2300      	movs	r3, #0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	795b      	ldrb	r3, [r3, #5]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_DAC_Start+0x16>
 800187c:	2302      	movs	r3, #2
 800187e:	e040      	b.n	8001902 <HAL_DAC_Start+0x98>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2201      	movs	r2, #1
 8001884:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2202      	movs	r2, #2
 800188a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6819      	ldr	r1, [r3, #0]
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	f003 0310 	and.w	r3, r3, #16
 8001898:	2201      	movs	r2, #1
 800189a:	409a      	lsls	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10f      	bne.n	80018ca <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80018b4:	2b3c      	cmp	r3, #60	; 0x3c
 80018b6:	d11d      	bne.n	80018f4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f042 0201 	orr.w	r2, r2, #1
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	e014      	b.n	80018f4 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	213c      	movs	r1, #60	; 0x3c
 80018dc:	fa01 f303 	lsl.w	r3, r1, r3
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d107      	bne.n	80018f4 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0202 	orr.w	r2, r2, #2
 80018f2:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2201      	movs	r2, #1
 80018f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800190e:	b480      	push	{r7}
 8001910:	b087      	sub	sp, #28
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
 800191a:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001926:	68bb      	ldr	r3, [r7, #8]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d105      	bne.n	8001938 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	3308      	adds	r3, #8
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e004      	b.n	8001942 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001938:	697a      	ldr	r2, [r7, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	3314      	adds	r3, #20
 8001940:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	461a      	mov	r2, r3
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	371c      	adds	r7, #28
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001958:	b480      	push	{r7}
 800195a:	b087      	sub	sp, #28
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	795b      	ldrb	r3, [r3, #5]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <HAL_DAC_ConfigChannel+0x18>
 800196c:	2302      	movs	r3, #2
 800196e:	e03c      	b.n	80019ea <HAL_DAC_ConfigChannel+0x92>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2201      	movs	r2, #1
 8001974:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2202      	movs	r2, #2
 800197a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43db      	mvns	r3, r3
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	4013      	ands	r3, r2
 8001998:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f003 0310 	and.w	r3, r3, #16
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	6819      	ldr	r1, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f003 0310 	and.w	r3, r3, #16
 80019cc:	22c0      	movs	r2, #192	; 0xc0
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43da      	mvns	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	400a      	ands	r2, r1
 80019da:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2201      	movs	r2, #1
 80019e0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2200      	movs	r2, #0
 80019e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	371c      	adds	r7, #28
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
	...

080019f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b089      	sub	sp, #36	; 0x24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
 8001a12:	e177      	b.n	8001d04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a14:	2201      	movs	r2, #1
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	f040 8166 	bne.w	8001cfe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f003 0303 	and.w	r3, r3, #3
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d005      	beq.n	8001a4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d130      	bne.n	8001aac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	2203      	movs	r2, #3
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a80:	2201      	movs	r2, #1
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	091b      	lsrs	r3, r3, #4
 8001a96:	f003 0201 	and.w	r2, r3, #1
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	69ba      	ldr	r2, [r7, #24]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d017      	beq.n	8001ae8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4013      	ands	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d123      	bne.n	8001b3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	08da      	lsrs	r2, r3, #3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3208      	adds	r2, #8
 8001afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	f003 0307 	and.w	r3, r3, #7
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	220f      	movs	r2, #15
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	691a      	ldr	r2, [r3, #16]
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	08da      	lsrs	r2, r3, #3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3208      	adds	r2, #8
 8001b36:	69b9      	ldr	r1, [r7, #24]
 8001b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	2203      	movs	r2, #3
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0203 	and.w	r2, r3, #3
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 80c0 	beq.w	8001cfe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	4b66      	ldr	r3, [pc, #408]	; (8001d1c <HAL_GPIO_Init+0x324>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a65      	ldr	r2, [pc, #404]	; (8001d1c <HAL_GPIO_Init+0x324>)
 8001b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b63      	ldr	r3, [pc, #396]	; (8001d1c <HAL_GPIO_Init+0x324>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b9a:	4a61      	ldr	r2, [pc, #388]	; (8001d20 <HAL_GPIO_Init+0x328>)
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	089b      	lsrs	r3, r3, #2
 8001ba0:	3302      	adds	r3, #2
 8001ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	220f      	movs	r2, #15
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a58      	ldr	r2, [pc, #352]	; (8001d24 <HAL_GPIO_Init+0x32c>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d037      	beq.n	8001c36 <HAL_GPIO_Init+0x23e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a57      	ldr	r2, [pc, #348]	; (8001d28 <HAL_GPIO_Init+0x330>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d031      	beq.n	8001c32 <HAL_GPIO_Init+0x23a>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a56      	ldr	r2, [pc, #344]	; (8001d2c <HAL_GPIO_Init+0x334>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d02b      	beq.n	8001c2e <HAL_GPIO_Init+0x236>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a55      	ldr	r2, [pc, #340]	; (8001d30 <HAL_GPIO_Init+0x338>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d025      	beq.n	8001c2a <HAL_GPIO_Init+0x232>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a54      	ldr	r2, [pc, #336]	; (8001d34 <HAL_GPIO_Init+0x33c>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d01f      	beq.n	8001c26 <HAL_GPIO_Init+0x22e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a53      	ldr	r2, [pc, #332]	; (8001d38 <HAL_GPIO_Init+0x340>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d019      	beq.n	8001c22 <HAL_GPIO_Init+0x22a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a52      	ldr	r2, [pc, #328]	; (8001d3c <HAL_GPIO_Init+0x344>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d013      	beq.n	8001c1e <HAL_GPIO_Init+0x226>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4a51      	ldr	r2, [pc, #324]	; (8001d40 <HAL_GPIO_Init+0x348>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d00d      	beq.n	8001c1a <HAL_GPIO_Init+0x222>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a50      	ldr	r2, [pc, #320]	; (8001d44 <HAL_GPIO_Init+0x34c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d007      	beq.n	8001c16 <HAL_GPIO_Init+0x21e>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a4f      	ldr	r2, [pc, #316]	; (8001d48 <HAL_GPIO_Init+0x350>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d101      	bne.n	8001c12 <HAL_GPIO_Init+0x21a>
 8001c0e:	2309      	movs	r3, #9
 8001c10:	e012      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c12:	230a      	movs	r3, #10
 8001c14:	e010      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c16:	2308      	movs	r3, #8
 8001c18:	e00e      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	e00c      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c1e:	2306      	movs	r3, #6
 8001c20:	e00a      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c22:	2305      	movs	r3, #5
 8001c24:	e008      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c26:	2304      	movs	r3, #4
 8001c28:	e006      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e004      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e002      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c32:	2301      	movs	r3, #1
 8001c34:	e000      	b.n	8001c38 <HAL_GPIO_Init+0x240>
 8001c36:	2300      	movs	r3, #0
 8001c38:	69fa      	ldr	r2, [r7, #28]
 8001c3a:	f002 0203 	and.w	r2, r2, #3
 8001c3e:	0092      	lsls	r2, r2, #2
 8001c40:	4093      	lsls	r3, r2
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c48:	4935      	ldr	r1, [pc, #212]	; (8001d20 <HAL_GPIO_Init+0x328>)
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	089b      	lsrs	r3, r3, #2
 8001c4e:	3302      	adds	r3, #2
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c56:	4b3d      	ldr	r3, [pc, #244]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c7a:	4a34      	ldr	r2, [pc, #208]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c80:	4b32      	ldr	r3, [pc, #200]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ca4:	4a29      	ldr	r2, [pc, #164]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001caa:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cce:	4a1f      	ldr	r2, [pc, #124]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf8:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <HAL_GPIO_Init+0x354>)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3301      	adds	r3, #1
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	2b0f      	cmp	r3, #15
 8001d08:	f67f ae84 	bls.w	8001a14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3724      	adds	r7, #36	; 0x24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40013800 	.word	0x40013800
 8001d24:	40020000 	.word	0x40020000
 8001d28:	40020400 	.word	0x40020400
 8001d2c:	40020800 	.word	0x40020800
 8001d30:	40020c00 	.word	0x40020c00
 8001d34:	40021000 	.word	0x40021000
 8001d38:	40021400 	.word	0x40021400
 8001d3c:	40021800 	.word	0x40021800
 8001d40:	40021c00 	.word	0x40021c00
 8001d44:	40022000 	.word	0x40022000
 8001d48:	40022400 	.word	0x40022400
 8001d4c:	40013c00 	.word	0x40013c00

08001d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d60:	787b      	ldrb	r3, [r7, #1]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d003      	beq.n	8001d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d66:	887a      	ldrh	r2, [r7, #2]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d6c:	e003      	b.n	8001d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d6e:	887b      	ldrh	r3, [r7, #2]
 8001d70:	041a      	lsls	r2, r3, #16
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	619a      	str	r2, [r3, #24]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e267      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d075      	beq.n	8001e8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001da2:	4b88      	ldr	r3, [pc, #544]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 030c 	and.w	r3, r3, #12
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	d00c      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dae:	4b85      	ldr	r3, [pc, #532]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001db6:	2b08      	cmp	r3, #8
 8001db8:	d112      	bne.n	8001de0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dba:	4b82      	ldr	r3, [pc, #520]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dc6:	d10b      	bne.n	8001de0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc8:	4b7e      	ldr	r3, [pc, #504]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d05b      	beq.n	8001e8c <HAL_RCC_OscConfig+0x108>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d157      	bne.n	8001e8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e242      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de8:	d106      	bne.n	8001df8 <HAL_RCC_OscConfig+0x74>
 8001dea:	4b76      	ldr	r3, [pc, #472]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a75      	ldr	r2, [pc, #468]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001df0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	e01d      	b.n	8001e34 <HAL_RCC_OscConfig+0xb0>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e00:	d10c      	bne.n	8001e1c <HAL_RCC_OscConfig+0x98>
 8001e02:	4b70      	ldr	r3, [pc, #448]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a6f      	ldr	r2, [pc, #444]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e0c:	6013      	str	r3, [r2, #0]
 8001e0e:	4b6d      	ldr	r3, [pc, #436]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a6c      	ldr	r2, [pc, #432]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e18:	6013      	str	r3, [r2, #0]
 8001e1a:	e00b      	b.n	8001e34 <HAL_RCC_OscConfig+0xb0>
 8001e1c:	4b69      	ldr	r3, [pc, #420]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a68      	ldr	r2, [pc, #416]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e26:	6013      	str	r3, [r2, #0]
 8001e28:	4b66      	ldr	r3, [pc, #408]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a65      	ldr	r2, [pc, #404]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d013      	beq.n	8001e64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3c:	f7ff f8b0 	bl	8000fa0 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e44:	f7ff f8ac 	bl	8000fa0 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b64      	cmp	r3, #100	; 0x64
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e207      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e56:	4b5b      	ldr	r3, [pc, #364]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0f0      	beq.n	8001e44 <HAL_RCC_OscConfig+0xc0>
 8001e62:	e014      	b.n	8001e8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7ff f89c 	bl	8000fa0 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e6c:	f7ff f898 	bl	8000fa0 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b64      	cmp	r3, #100	; 0x64
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e1f3      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e7e:	4b51      	ldr	r3, [pc, #324]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f0      	bne.n	8001e6c <HAL_RCC_OscConfig+0xe8>
 8001e8a:	e000      	b.n	8001e8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d063      	beq.n	8001f62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e9a:	4b4a      	ldr	r3, [pc, #296]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00b      	beq.n	8001ebe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ea6:	4b47      	ldr	r3, [pc, #284]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d11c      	bne.n	8001eec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eb2:	4b44      	ldr	r3, [pc, #272]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d116      	bne.n	8001eec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ebe:	4b41      	ldr	r3, [pc, #260]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d005      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x152>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d001      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e1c7      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed6:	4b3b      	ldr	r3, [pc, #236]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	4937      	ldr	r1, [pc, #220]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eea:	e03a      	b.n	8001f62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d020      	beq.n	8001f36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ef4:	4b34      	ldr	r3, [pc, #208]	; (8001fc8 <HAL_RCC_OscConfig+0x244>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efa:	f7ff f851 	bl	8000fa0 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f02:	f7ff f84d 	bl	8000fa0 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e1a8      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f14:	4b2b      	ldr	r3, [pc, #172]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0302 	and.w	r3, r3, #2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d0f0      	beq.n	8001f02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f20:	4b28      	ldr	r3, [pc, #160]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	4925      	ldr	r1, [pc, #148]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	600b      	str	r3, [r1, #0]
 8001f34:	e015      	b.n	8001f62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f36:	4b24      	ldr	r3, [pc, #144]	; (8001fc8 <HAL_RCC_OscConfig+0x244>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7ff f830 	bl	8000fa0 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f44:	f7ff f82c 	bl	8000fa0 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e187      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f56:	4b1b      	ldr	r3, [pc, #108]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f0      	bne.n	8001f44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d036      	beq.n	8001fdc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d016      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f76:	4b15      	ldr	r3, [pc, #84]	; (8001fcc <HAL_RCC_OscConfig+0x248>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7c:	f7ff f810 	bl	8000fa0 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f84:	f7ff f80c 	bl	8000fa0 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e167      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f96:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_RCC_OscConfig+0x240>)
 8001f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0x200>
 8001fa2:	e01b      	b.n	8001fdc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fa4:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <HAL_RCC_OscConfig+0x248>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001faa:	f7fe fff9 	bl	8000fa0 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb0:	e00e      	b.n	8001fd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fb2:	f7fe fff5 	bl	8000fa0 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d907      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e150      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	42470000 	.word	0x42470000
 8001fcc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd0:	4b88      	ldr	r3, [pc, #544]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8001fd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1ea      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 8097 	beq.w	8002118 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fee:	4b81      	ldr	r3, [pc, #516]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10f      	bne.n	800201a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b7d      	ldr	r3, [pc, #500]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	4a7c      	ldr	r2, [pc, #496]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002008:	6413      	str	r3, [r2, #64]	; 0x40
 800200a:	4b7a      	ldr	r3, [pc, #488]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002016:	2301      	movs	r3, #1
 8002018:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201a:	4b77      	ldr	r3, [pc, #476]	; (80021f8 <HAL_RCC_OscConfig+0x474>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002022:	2b00      	cmp	r3, #0
 8002024:	d118      	bne.n	8002058 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002026:	4b74      	ldr	r3, [pc, #464]	; (80021f8 <HAL_RCC_OscConfig+0x474>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a73      	ldr	r2, [pc, #460]	; (80021f8 <HAL_RCC_OscConfig+0x474>)
 800202c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002032:	f7fe ffb5 	bl	8000fa0 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800203a:	f7fe ffb1 	bl	8000fa0 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e10c      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204c:	4b6a      	ldr	r3, [pc, #424]	; (80021f8 <HAL_RCC_OscConfig+0x474>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0f0      	beq.n	800203a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d106      	bne.n	800206e <HAL_RCC_OscConfig+0x2ea>
 8002060:	4b64      	ldr	r3, [pc, #400]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002064:	4a63      	ldr	r2, [pc, #396]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	6713      	str	r3, [r2, #112]	; 0x70
 800206c:	e01c      	b.n	80020a8 <HAL_RCC_OscConfig+0x324>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b05      	cmp	r3, #5
 8002074:	d10c      	bne.n	8002090 <HAL_RCC_OscConfig+0x30c>
 8002076:	4b5f      	ldr	r3, [pc, #380]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800207a:	4a5e      	ldr	r2, [pc, #376]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 800207c:	f043 0304 	orr.w	r3, r3, #4
 8002080:	6713      	str	r3, [r2, #112]	; 0x70
 8002082:	4b5c      	ldr	r3, [pc, #368]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002086:	4a5b      	ldr	r2, [pc, #364]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6713      	str	r3, [r2, #112]	; 0x70
 800208e:	e00b      	b.n	80020a8 <HAL_RCC_OscConfig+0x324>
 8002090:	4b58      	ldr	r3, [pc, #352]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002094:	4a57      	ldr	r2, [pc, #348]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002096:	f023 0301 	bic.w	r3, r3, #1
 800209a:	6713      	str	r3, [r2, #112]	; 0x70
 800209c:	4b55      	ldr	r3, [pc, #340]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 800209e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a0:	4a54      	ldr	r2, [pc, #336]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 80020a2:	f023 0304 	bic.w	r3, r3, #4
 80020a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d015      	beq.n	80020dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b0:	f7fe ff76 	bl	8000fa0 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b6:	e00a      	b.n	80020ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b8:	f7fe ff72 	bl	8000fa0 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e0cb      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ce:	4b49      	ldr	r3, [pc, #292]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0ee      	beq.n	80020b8 <HAL_RCC_OscConfig+0x334>
 80020da:	e014      	b.n	8002106 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020dc:	f7fe ff60 	bl	8000fa0 <HAL_GetTick>
 80020e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020e4:	f7fe ff5c 	bl	8000fa0 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e0b5      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020fa:	4b3e      	ldr	r3, [pc, #248]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 80020fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1ee      	bne.n	80020e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002106:	7dfb      	ldrb	r3, [r7, #23]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d105      	bne.n	8002118 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800210c:	4b39      	ldr	r3, [pc, #228]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	4a38      	ldr	r2, [pc, #224]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002116:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 80a1 	beq.w	8002264 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002122:	4b34      	ldr	r3, [pc, #208]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	2b08      	cmp	r3, #8
 800212c:	d05c      	beq.n	80021e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d141      	bne.n	80021ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002136:	4b31      	ldr	r3, [pc, #196]	; (80021fc <HAL_RCC_OscConfig+0x478>)
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7fe ff30 	bl	8000fa0 <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002144:	f7fe ff2c 	bl	8000fa0 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e087      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002156:	4b27      	ldr	r3, [pc, #156]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69da      	ldr	r2, [r3, #28]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	019b      	lsls	r3, r3, #6
 8002172:	431a      	orrs	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002178:	085b      	lsrs	r3, r3, #1
 800217a:	3b01      	subs	r3, #1
 800217c:	041b      	lsls	r3, r3, #16
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002184:	061b      	lsls	r3, r3, #24
 8002186:	491b      	ldr	r1, [pc, #108]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 8002188:	4313      	orrs	r3, r2
 800218a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800218c:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <HAL_RCC_OscConfig+0x478>)
 800218e:	2201      	movs	r2, #1
 8002190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002192:	f7fe ff05 	bl	8000fa0 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800219a:	f7fe ff01 	bl	8000fa0 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e05c      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ac:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0f0      	beq.n	800219a <HAL_RCC_OscConfig+0x416>
 80021b8:	e054      	b.n	8002264 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <HAL_RCC_OscConfig+0x478>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c0:	f7fe feee 	bl	8000fa0 <HAL_GetTick>
 80021c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021c6:	e008      	b.n	80021da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021c8:	f7fe feea 	bl	8000fa0 <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e045      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <HAL_RCC_OscConfig+0x470>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f0      	bne.n	80021c8 <HAL_RCC_OscConfig+0x444>
 80021e6:	e03d      	b.n	8002264 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d107      	bne.n	8002200 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e038      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40007000 	.word	0x40007000
 80021fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002200:	4b1b      	ldr	r3, [pc, #108]	; (8002270 <HAL_RCC_OscConfig+0x4ec>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d028      	beq.n	8002260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002218:	429a      	cmp	r2, r3
 800221a:	d121      	bne.n	8002260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002226:	429a      	cmp	r2, r3
 8002228:	d11a      	bne.n	8002260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002230:	4013      	ands	r3, r2
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002236:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002238:	4293      	cmp	r3, r2
 800223a:	d111      	bne.n	8002260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002246:	085b      	lsrs	r3, r3, #1
 8002248:	3b01      	subs	r3, #1
 800224a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800224c:	429a      	cmp	r2, r3
 800224e:	d107      	bne.n	8002260 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800225c:	429a      	cmp	r2, r3
 800225e:	d001      	beq.n	8002264 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40023800 	.word	0x40023800

08002274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0cc      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002288:	4b68      	ldr	r3, [pc, #416]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 030f 	and.w	r3, r3, #15
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	429a      	cmp	r2, r3
 8002294:	d90c      	bls.n	80022b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002296:	4b65      	ldr	r3, [pc, #404]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d001      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0b8      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d020      	beq.n	80022fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d005      	beq.n	80022d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022c8:	4b59      	ldr	r3, [pc, #356]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a58      	ldr	r2, [pc, #352]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022e0:	4b53      	ldr	r3, [pc, #332]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	4a52      	ldr	r2, [pc, #328]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80022ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022ec:	4b50      	ldr	r3, [pc, #320]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	494d      	ldr	r1, [pc, #308]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	d044      	beq.n	8002394 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d107      	bne.n	8002322 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	4b47      	ldr	r3, [pc, #284]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d119      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e07f      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d003      	beq.n	8002332 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800232e:	2b03      	cmp	r3, #3
 8002330:	d107      	bne.n	8002342 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002332:	4b3f      	ldr	r3, [pc, #252]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d109      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e06f      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002342:	4b3b      	ldr	r3, [pc, #236]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e067      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002352:	4b37      	ldr	r3, [pc, #220]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f023 0203 	bic.w	r2, r3, #3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	4934      	ldr	r1, [pc, #208]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	4313      	orrs	r3, r2
 8002362:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002364:	f7fe fe1c 	bl	8000fa0 <HAL_GetTick>
 8002368:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800236a:	e00a      	b.n	8002382 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236c:	f7fe fe18 	bl	8000fa0 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f241 3288 	movw	r2, #5000	; 0x1388
 800237a:	4293      	cmp	r3, r2
 800237c:	d901      	bls.n	8002382 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e04f      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002382:	4b2b      	ldr	r3, [pc, #172]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 020c 	and.w	r2, r3, #12
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	429a      	cmp	r2, r3
 8002392:	d1eb      	bne.n	800236c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002394:	4b25      	ldr	r3, [pc, #148]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 030f 	and.w	r3, r3, #15
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d20c      	bcs.n	80023bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a2:	4b22      	ldr	r3, [pc, #136]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023aa:	4b20      	ldr	r3, [pc, #128]	; (800242c <HAL_RCC_ClockConfig+0x1b8>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d001      	beq.n	80023bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e032      	b.n	8002422 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d008      	beq.n	80023da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023c8:	4b19      	ldr	r3, [pc, #100]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	4916      	ldr	r1, [pc, #88]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d009      	beq.n	80023fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023e6:	4b12      	ldr	r3, [pc, #72]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	490e      	ldr	r1, [pc, #56]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023fa:	f000 f821 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 80023fe:	4602      	mov	r2, r0
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	091b      	lsrs	r3, r3, #4
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	490a      	ldr	r1, [pc, #40]	; (8002434 <HAL_RCC_ClockConfig+0x1c0>)
 800240c:	5ccb      	ldrb	r3, [r1, r3]
 800240e:	fa22 f303 	lsr.w	r3, r2, r3
 8002412:	4a09      	ldr	r2, [pc, #36]	; (8002438 <HAL_RCC_ClockConfig+0x1c4>)
 8002414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <HAL_RCC_ClockConfig+0x1c8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe fd7c 	bl	8000f18 <HAL_InitTick>

  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023c00 	.word	0x40023c00
 8002430:	40023800 	.word	0x40023800
 8002434:	08006a1c 	.word	0x08006a1c
 8002438:	20000000 	.word	0x20000000
 800243c:	20000004 	.word	0x20000004

08002440 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002444:	b094      	sub	sp, #80	; 0x50
 8002446:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	647b      	str	r3, [r7, #68]	; 0x44
 800244c:	2300      	movs	r3, #0
 800244e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002450:	2300      	movs	r3, #0
 8002452:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002458:	4b79      	ldr	r3, [pc, #484]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 030c 	and.w	r3, r3, #12
 8002460:	2b08      	cmp	r3, #8
 8002462:	d00d      	beq.n	8002480 <HAL_RCC_GetSysClockFreq+0x40>
 8002464:	2b08      	cmp	r3, #8
 8002466:	f200 80e1 	bhi.w	800262c <HAL_RCC_GetSysClockFreq+0x1ec>
 800246a:	2b00      	cmp	r3, #0
 800246c:	d002      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x34>
 800246e:	2b04      	cmp	r3, #4
 8002470:	d003      	beq.n	800247a <HAL_RCC_GetSysClockFreq+0x3a>
 8002472:	e0db      	b.n	800262c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002474:	4b73      	ldr	r3, [pc, #460]	; (8002644 <HAL_RCC_GetSysClockFreq+0x204>)
 8002476:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002478:	e0db      	b.n	8002632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800247a:	4b73      	ldr	r3, [pc, #460]	; (8002648 <HAL_RCC_GetSysClockFreq+0x208>)
 800247c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800247e:	e0d8      	b.n	8002632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002480:	4b6f      	ldr	r3, [pc, #444]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002488:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800248a:	4b6d      	ldr	r3, [pc, #436]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d063      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002496:	4b6a      	ldr	r3, [pc, #424]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	099b      	lsrs	r3, r3, #6
 800249c:	2200      	movs	r2, #0
 800249e:	63bb      	str	r3, [r7, #56]	; 0x38
 80024a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80024a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
 80024aa:	2300      	movs	r3, #0
 80024ac:	637b      	str	r3, [r7, #52]	; 0x34
 80024ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80024b2:	4622      	mov	r2, r4
 80024b4:	462b      	mov	r3, r5
 80024b6:	f04f 0000 	mov.w	r0, #0
 80024ba:	f04f 0100 	mov.w	r1, #0
 80024be:	0159      	lsls	r1, r3, #5
 80024c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024c4:	0150      	lsls	r0, r2, #5
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	4621      	mov	r1, r4
 80024cc:	1a51      	subs	r1, r2, r1
 80024ce:	6139      	str	r1, [r7, #16]
 80024d0:	4629      	mov	r1, r5
 80024d2:	eb63 0301 	sbc.w	r3, r3, r1
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	f04f 0200 	mov.w	r2, #0
 80024dc:	f04f 0300 	mov.w	r3, #0
 80024e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024e4:	4659      	mov	r1, fp
 80024e6:	018b      	lsls	r3, r1, #6
 80024e8:	4651      	mov	r1, sl
 80024ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024ee:	4651      	mov	r1, sl
 80024f0:	018a      	lsls	r2, r1, #6
 80024f2:	4651      	mov	r1, sl
 80024f4:	ebb2 0801 	subs.w	r8, r2, r1
 80024f8:	4659      	mov	r1, fp
 80024fa:	eb63 0901 	sbc.w	r9, r3, r1
 80024fe:	f04f 0200 	mov.w	r2, #0
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800250a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800250e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002512:	4690      	mov	r8, r2
 8002514:	4699      	mov	r9, r3
 8002516:	4623      	mov	r3, r4
 8002518:	eb18 0303 	adds.w	r3, r8, r3
 800251c:	60bb      	str	r3, [r7, #8]
 800251e:	462b      	mov	r3, r5
 8002520:	eb49 0303 	adc.w	r3, r9, r3
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002532:	4629      	mov	r1, r5
 8002534:	024b      	lsls	r3, r1, #9
 8002536:	4621      	mov	r1, r4
 8002538:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800253c:	4621      	mov	r1, r4
 800253e:	024a      	lsls	r2, r1, #9
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002546:	2200      	movs	r2, #0
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
 800254a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800254c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002550:	f7fd fe9e 	bl	8000290 <__aeabi_uldivmod>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4613      	mov	r3, r2
 800255a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800255c:	e058      	b.n	8002610 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800255e:	4b38      	ldr	r3, [pc, #224]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	099b      	lsrs	r3, r3, #6
 8002564:	2200      	movs	r2, #0
 8002566:	4618      	mov	r0, r3
 8002568:	4611      	mov	r1, r2
 800256a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800256e:	623b      	str	r3, [r7, #32]
 8002570:	2300      	movs	r3, #0
 8002572:	627b      	str	r3, [r7, #36]	; 0x24
 8002574:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002578:	4642      	mov	r2, r8
 800257a:	464b      	mov	r3, r9
 800257c:	f04f 0000 	mov.w	r0, #0
 8002580:	f04f 0100 	mov.w	r1, #0
 8002584:	0159      	lsls	r1, r3, #5
 8002586:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800258a:	0150      	lsls	r0, r2, #5
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4641      	mov	r1, r8
 8002592:	ebb2 0a01 	subs.w	sl, r2, r1
 8002596:	4649      	mov	r1, r9
 8002598:	eb63 0b01 	sbc.w	fp, r3, r1
 800259c:	f04f 0200 	mov.w	r2, #0
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025b0:	ebb2 040a 	subs.w	r4, r2, sl
 80025b4:	eb63 050b 	sbc.w	r5, r3, fp
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	f04f 0300 	mov.w	r3, #0
 80025c0:	00eb      	lsls	r3, r5, #3
 80025c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025c6:	00e2      	lsls	r2, r4, #3
 80025c8:	4614      	mov	r4, r2
 80025ca:	461d      	mov	r5, r3
 80025cc:	4643      	mov	r3, r8
 80025ce:	18e3      	adds	r3, r4, r3
 80025d0:	603b      	str	r3, [r7, #0]
 80025d2:	464b      	mov	r3, r9
 80025d4:	eb45 0303 	adc.w	r3, r5, r3
 80025d8:	607b      	str	r3, [r7, #4]
 80025da:	f04f 0200 	mov.w	r2, #0
 80025de:	f04f 0300 	mov.w	r3, #0
 80025e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025e6:	4629      	mov	r1, r5
 80025e8:	028b      	lsls	r3, r1, #10
 80025ea:	4621      	mov	r1, r4
 80025ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025f0:	4621      	mov	r1, r4
 80025f2:	028a      	lsls	r2, r1, #10
 80025f4:	4610      	mov	r0, r2
 80025f6:	4619      	mov	r1, r3
 80025f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025fa:	2200      	movs	r2, #0
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	61fa      	str	r2, [r7, #28]
 8002600:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002604:	f7fd fe44 	bl	8000290 <__aeabi_uldivmod>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4613      	mov	r3, r2
 800260e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002610:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_GetSysClockFreq+0x200>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	0c1b      	lsrs	r3, r3, #16
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	3301      	adds	r3, #1
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002620:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002624:	fbb2 f3f3 	udiv	r3, r2, r3
 8002628:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800262a:	e002      	b.n	8002632 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_GetSysClockFreq+0x204>)
 800262e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002630:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002634:	4618      	mov	r0, r3
 8002636:	3750      	adds	r7, #80	; 0x50
 8002638:	46bd      	mov	sp, r7
 800263a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800263e:	bf00      	nop
 8002640:	40023800 	.word	0x40023800
 8002644:	00f42400 	.word	0x00f42400
 8002648:	007a1200 	.word	0x007a1200

0800264c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002650:	4b03      	ldr	r3, [pc, #12]	; (8002660 <HAL_RCC_GetHCLKFreq+0x14>)
 8002652:	681b      	ldr	r3, [r3, #0]
}
 8002654:	4618      	mov	r0, r3
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	20000000 	.word	0x20000000

08002664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002668:	f7ff fff0 	bl	800264c <HAL_RCC_GetHCLKFreq>
 800266c:	4602      	mov	r2, r0
 800266e:	4b05      	ldr	r3, [pc, #20]	; (8002684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	0a9b      	lsrs	r3, r3, #10
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	4903      	ldr	r1, [pc, #12]	; (8002688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800267a:	5ccb      	ldrb	r3, [r1, r3]
 800267c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002680:	4618      	mov	r0, r3
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40023800 	.word	0x40023800
 8002688:	08006a2c 	.word	0x08006a2c

0800268c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002690:	f7ff ffdc 	bl	800264c <HAL_RCC_GetHCLKFreq>
 8002694:	4602      	mov	r2, r0
 8002696:	4b05      	ldr	r3, [pc, #20]	; (80026ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	0b5b      	lsrs	r3, r3, #13
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	4903      	ldr	r1, [pc, #12]	; (80026b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026a2:	5ccb      	ldrb	r3, [r1, r3]
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40023800 	.word	0x40023800
 80026b0:	08006a2c 	.word	0x08006a2c

080026b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e03f      	b.n	8002746 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d106      	bne.n	80026e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7fe fb88 	bl	8000df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2224      	movs	r2, #36	; 0x24
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 f929 	bl	8002950 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800270c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	695a      	ldr	r2, [r3, #20]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800271c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800272c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b08a      	sub	sp, #40	; 0x28
 8002752:	af02      	add	r7, sp, #8
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	603b      	str	r3, [r7, #0]
 800275a:	4613      	mov	r3, r2
 800275c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b20      	cmp	r3, #32
 800276c:	d17c      	bne.n	8002868 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <HAL_UART_Transmit+0x2c>
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e075      	b.n	800286a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_UART_Transmit+0x3e>
 8002788:	2302      	movs	r3, #2
 800278a:	e06e      	b.n	800286a <HAL_UART_Transmit+0x11c>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2221      	movs	r2, #33	; 0x21
 800279e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027a2:	f7fe fbfd 	bl	8000fa0 <HAL_GetTick>
 80027a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	88fa      	ldrh	r2, [r7, #6]
 80027ac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	88fa      	ldrh	r2, [r7, #6]
 80027b2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027bc:	d108      	bne.n	80027d0 <HAL_UART_Transmit+0x82>
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d104      	bne.n	80027d0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	61bb      	str	r3, [r7, #24]
 80027ce:	e003      	b.n	80027d8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027d4:	2300      	movs	r3, #0
 80027d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027e0:	e02a      	b.n	8002838 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	9300      	str	r3, [sp, #0]
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	2200      	movs	r2, #0
 80027ea:	2180      	movs	r1, #128	; 0x80
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 f840 	bl	8002872 <UART_WaitOnFlagUntilTimeout>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e036      	b.n	800286a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10b      	bne.n	800281a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	881b      	ldrh	r3, [r3, #0]
 8002806:	461a      	mov	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002810:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	3302      	adds	r3, #2
 8002816:	61bb      	str	r3, [r7, #24]
 8002818:	e007      	b.n	800282a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	781a      	ldrb	r2, [r3, #0]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	3301      	adds	r3, #1
 8002828:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800282e:	b29b      	uxth	r3, r3
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1cf      	bne.n	80027e2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2200      	movs	r2, #0
 800284a:	2140      	movs	r1, #64	; 0x40
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 f810 	bl	8002872 <UART_WaitOnFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e006      	b.n	800286a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	e000      	b.n	800286a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002868:	2302      	movs	r3, #2
  }
}
 800286a:	4618      	mov	r0, r3
 800286c:	3720      	adds	r7, #32
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b090      	sub	sp, #64	; 0x40
 8002876:	af00      	add	r7, sp, #0
 8002878:	60f8      	str	r0, [r7, #12]
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	603b      	str	r3, [r7, #0]
 800287e:	4613      	mov	r3, r2
 8002880:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002882:	e050      	b.n	8002926 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002884:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800288a:	d04c      	beq.n	8002926 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800288c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800288e:	2b00      	cmp	r3, #0
 8002890:	d007      	beq.n	80028a2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002892:	f7fe fb85 	bl	8000fa0 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800289e:	429a      	cmp	r2, r3
 80028a0:	d241      	bcs.n	8002926 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	330c      	adds	r3, #12
 80028a8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ac:	e853 3f00 	ldrex	r3, [r3]
 80028b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80028b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	330c      	adds	r3, #12
 80028c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028c2:	637a      	str	r2, [r7, #52]	; 0x34
 80028c4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028ca:	e841 2300 	strex	r3, r2, [r1]
 80028ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80028d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1e5      	bne.n	80028a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	3314      	adds	r3, #20
 80028dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	e853 3f00 	ldrex	r3, [r3]
 80028e4:	613b      	str	r3, [r7, #16]
   return(result);
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	f023 0301 	bic.w	r3, r3, #1
 80028ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3314      	adds	r3, #20
 80028f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028f6:	623a      	str	r2, [r7, #32]
 80028f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fa:	69f9      	ldr	r1, [r7, #28]
 80028fc:	6a3a      	ldr	r2, [r7, #32]
 80028fe:	e841 2300 	strex	r3, r2, [r1]
 8002902:	61bb      	str	r3, [r7, #24]
   return(result);
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1e5      	bne.n	80028d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2220      	movs	r2, #32
 800290e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e00f      	b.n	8002946 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4013      	ands	r3, r2
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	429a      	cmp	r2, r3
 8002934:	bf0c      	ite	eq
 8002936:	2301      	moveq	r3, #1
 8002938:	2300      	movne	r3, #0
 800293a:	b2db      	uxtb	r3, r3
 800293c:	461a      	mov	r2, r3
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	429a      	cmp	r2, r3
 8002942:	d09f      	beq.n	8002884 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3740      	adds	r7, #64	; 0x40
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002954:	b0c0      	sub	sp, #256	; 0x100
 8002956:	af00      	add	r7, sp, #0
 8002958:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800295c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800296c:	68d9      	ldr	r1, [r3, #12]
 800296e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	ea40 0301 	orr.w	r3, r0, r1
 8002978:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800297a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	431a      	orrs	r2, r3
 8002988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	431a      	orrs	r2, r3
 8002990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	4313      	orrs	r3, r2
 8002998:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800299c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80029a8:	f021 010c 	bic.w	r1, r1, #12
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80029b6:	430b      	orrs	r3, r1
 80029b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80029c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ca:	6999      	ldr	r1, [r3, #24]
 80029cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	ea40 0301 	orr.w	r3, r0, r1
 80029d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	4b8f      	ldr	r3, [pc, #572]	; (8002c1c <UART_SetConfig+0x2cc>)
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d005      	beq.n	80029f0 <UART_SetConfig+0xa0>
 80029e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	4b8d      	ldr	r3, [pc, #564]	; (8002c20 <UART_SetConfig+0x2d0>)
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d104      	bne.n	80029fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029f0:	f7ff fe4c 	bl	800268c <HAL_RCC_GetPCLK2Freq>
 80029f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80029f8:	e003      	b.n	8002a02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029fa:	f7ff fe33 	bl	8002664 <HAL_RCC_GetPCLK1Freq>
 80029fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a06:	69db      	ldr	r3, [r3, #28]
 8002a08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a0c:	f040 810c 	bne.w	8002c28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a14:	2200      	movs	r2, #0
 8002a16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a1a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002a1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002a22:	4622      	mov	r2, r4
 8002a24:	462b      	mov	r3, r5
 8002a26:	1891      	adds	r1, r2, r2
 8002a28:	65b9      	str	r1, [r7, #88]	; 0x58
 8002a2a:	415b      	adcs	r3, r3
 8002a2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a32:	4621      	mov	r1, r4
 8002a34:	eb12 0801 	adds.w	r8, r2, r1
 8002a38:	4629      	mov	r1, r5
 8002a3a:	eb43 0901 	adc.w	r9, r3, r1
 8002a3e:	f04f 0200 	mov.w	r2, #0
 8002a42:	f04f 0300 	mov.w	r3, #0
 8002a46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a52:	4690      	mov	r8, r2
 8002a54:	4699      	mov	r9, r3
 8002a56:	4623      	mov	r3, r4
 8002a58:	eb18 0303 	adds.w	r3, r8, r3
 8002a5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a60:	462b      	mov	r3, r5
 8002a62:	eb49 0303 	adc.w	r3, r9, r3
 8002a66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a76:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002a7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002a7e:	460b      	mov	r3, r1
 8002a80:	18db      	adds	r3, r3, r3
 8002a82:	653b      	str	r3, [r7, #80]	; 0x50
 8002a84:	4613      	mov	r3, r2
 8002a86:	eb42 0303 	adc.w	r3, r2, r3
 8002a8a:	657b      	str	r3, [r7, #84]	; 0x54
 8002a8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a94:	f7fd fbfc 	bl	8000290 <__aeabi_uldivmod>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	4b61      	ldr	r3, [pc, #388]	; (8002c24 <UART_SetConfig+0x2d4>)
 8002a9e:	fba3 2302 	umull	r2, r3, r3, r2
 8002aa2:	095b      	lsrs	r3, r3, #5
 8002aa4:	011c      	lsls	r4, r3, #4
 8002aa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ab0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002ab4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002ab8:	4642      	mov	r2, r8
 8002aba:	464b      	mov	r3, r9
 8002abc:	1891      	adds	r1, r2, r2
 8002abe:	64b9      	str	r1, [r7, #72]	; 0x48
 8002ac0:	415b      	adcs	r3, r3
 8002ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ac4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ac8:	4641      	mov	r1, r8
 8002aca:	eb12 0a01 	adds.w	sl, r2, r1
 8002ace:	4649      	mov	r1, r9
 8002ad0:	eb43 0b01 	adc.w	fp, r3, r1
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ae0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ae4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ae8:	4692      	mov	sl, r2
 8002aea:	469b      	mov	fp, r3
 8002aec:	4643      	mov	r3, r8
 8002aee:	eb1a 0303 	adds.w	r3, sl, r3
 8002af2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002af6:	464b      	mov	r3, r9
 8002af8:	eb4b 0303 	adc.w	r3, fp, r3
 8002afc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b0c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002b10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002b14:	460b      	mov	r3, r1
 8002b16:	18db      	adds	r3, r3, r3
 8002b18:	643b      	str	r3, [r7, #64]	; 0x40
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	eb42 0303 	adc.w	r3, r2, r3
 8002b20:	647b      	str	r3, [r7, #68]	; 0x44
 8002b22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002b2a:	f7fd fbb1 	bl	8000290 <__aeabi_uldivmod>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	4b3b      	ldr	r3, [pc, #236]	; (8002c24 <UART_SetConfig+0x2d4>)
 8002b36:	fba3 2301 	umull	r2, r3, r3, r1
 8002b3a:	095b      	lsrs	r3, r3, #5
 8002b3c:	2264      	movs	r2, #100	; 0x64
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	1acb      	subs	r3, r1, r3
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b4a:	4b36      	ldr	r3, [pc, #216]	; (8002c24 <UART_SetConfig+0x2d4>)
 8002b4c:	fba3 2302 	umull	r2, r3, r3, r2
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b58:	441c      	add	r4, r3
 8002b5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b64:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002b68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002b6c:	4642      	mov	r2, r8
 8002b6e:	464b      	mov	r3, r9
 8002b70:	1891      	adds	r1, r2, r2
 8002b72:	63b9      	str	r1, [r7, #56]	; 0x38
 8002b74:	415b      	adcs	r3, r3
 8002b76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b7c:	4641      	mov	r1, r8
 8002b7e:	1851      	adds	r1, r2, r1
 8002b80:	6339      	str	r1, [r7, #48]	; 0x30
 8002b82:	4649      	mov	r1, r9
 8002b84:	414b      	adcs	r3, r1
 8002b86:	637b      	str	r3, [r7, #52]	; 0x34
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	f04f 0300 	mov.w	r3, #0
 8002b90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b94:	4659      	mov	r1, fp
 8002b96:	00cb      	lsls	r3, r1, #3
 8002b98:	4651      	mov	r1, sl
 8002b9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b9e:	4651      	mov	r1, sl
 8002ba0:	00ca      	lsls	r2, r1, #3
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	4642      	mov	r2, r8
 8002baa:	189b      	adds	r3, r3, r2
 8002bac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002bb0:	464b      	mov	r3, r9
 8002bb2:	460a      	mov	r2, r1
 8002bb4:	eb42 0303 	adc.w	r3, r2, r3
 8002bb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002bc8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002bcc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	18db      	adds	r3, r3, r3
 8002bd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	eb42 0303 	adc.w	r3, r2, r3
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002be2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002be6:	f7fd fb53 	bl	8000290 <__aeabi_uldivmod>
 8002bea:	4602      	mov	r2, r0
 8002bec:	460b      	mov	r3, r1
 8002bee:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <UART_SetConfig+0x2d4>)
 8002bf0:	fba3 1302 	umull	r1, r3, r3, r2
 8002bf4:	095b      	lsrs	r3, r3, #5
 8002bf6:	2164      	movs	r1, #100	; 0x64
 8002bf8:	fb01 f303 	mul.w	r3, r1, r3
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	3332      	adds	r3, #50	; 0x32
 8002c02:	4a08      	ldr	r2, [pc, #32]	; (8002c24 <UART_SetConfig+0x2d4>)
 8002c04:	fba2 2303 	umull	r2, r3, r2, r3
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	f003 0207 	and.w	r2, r3, #7
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4422      	add	r2, r4
 8002c16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c18:	e106      	b.n	8002e28 <UART_SetConfig+0x4d8>
 8002c1a:	bf00      	nop
 8002c1c:	40011000 	.word	0x40011000
 8002c20:	40011400 	.word	0x40011400
 8002c24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c3a:	4642      	mov	r2, r8
 8002c3c:	464b      	mov	r3, r9
 8002c3e:	1891      	adds	r1, r2, r2
 8002c40:	6239      	str	r1, [r7, #32]
 8002c42:	415b      	adcs	r3, r3
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
 8002c46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c4a:	4641      	mov	r1, r8
 8002c4c:	1854      	adds	r4, r2, r1
 8002c4e:	4649      	mov	r1, r9
 8002c50:	eb43 0501 	adc.w	r5, r3, r1
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	f04f 0300 	mov.w	r3, #0
 8002c5c:	00eb      	lsls	r3, r5, #3
 8002c5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c62:	00e2      	lsls	r2, r4, #3
 8002c64:	4614      	mov	r4, r2
 8002c66:	461d      	mov	r5, r3
 8002c68:	4643      	mov	r3, r8
 8002c6a:	18e3      	adds	r3, r4, r3
 8002c6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c70:	464b      	mov	r3, r9
 8002c72:	eb45 0303 	adc.w	r3, r5, r3
 8002c76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c8a:	f04f 0200 	mov.w	r2, #0
 8002c8e:	f04f 0300 	mov.w	r3, #0
 8002c92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c96:	4629      	mov	r1, r5
 8002c98:	008b      	lsls	r3, r1, #2
 8002c9a:	4621      	mov	r1, r4
 8002c9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	008a      	lsls	r2, r1, #2
 8002ca4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ca8:	f7fd faf2 	bl	8000290 <__aeabi_uldivmod>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4b60      	ldr	r3, [pc, #384]	; (8002e34 <UART_SetConfig+0x4e4>)
 8002cb2:	fba3 2302 	umull	r2, r3, r3, r2
 8002cb6:	095b      	lsrs	r3, r3, #5
 8002cb8:	011c      	lsls	r4, r3, #4
 8002cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002cc4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002cc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ccc:	4642      	mov	r2, r8
 8002cce:	464b      	mov	r3, r9
 8002cd0:	1891      	adds	r1, r2, r2
 8002cd2:	61b9      	str	r1, [r7, #24]
 8002cd4:	415b      	adcs	r3, r3
 8002cd6:	61fb      	str	r3, [r7, #28]
 8002cd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cdc:	4641      	mov	r1, r8
 8002cde:	1851      	adds	r1, r2, r1
 8002ce0:	6139      	str	r1, [r7, #16]
 8002ce2:	4649      	mov	r1, r9
 8002ce4:	414b      	adcs	r3, r1
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002cf4:	4659      	mov	r1, fp
 8002cf6:	00cb      	lsls	r3, r1, #3
 8002cf8:	4651      	mov	r1, sl
 8002cfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cfe:	4651      	mov	r1, sl
 8002d00:	00ca      	lsls	r2, r1, #3
 8002d02:	4610      	mov	r0, r2
 8002d04:	4619      	mov	r1, r3
 8002d06:	4603      	mov	r3, r0
 8002d08:	4642      	mov	r2, r8
 8002d0a:	189b      	adds	r3, r3, r2
 8002d0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002d10:	464b      	mov	r3, r9
 8002d12:	460a      	mov	r2, r1
 8002d14:	eb42 0303 	adc.w	r3, r2, r3
 8002d18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d26:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002d34:	4649      	mov	r1, r9
 8002d36:	008b      	lsls	r3, r1, #2
 8002d38:	4641      	mov	r1, r8
 8002d3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d3e:	4641      	mov	r1, r8
 8002d40:	008a      	lsls	r2, r1, #2
 8002d42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d46:	f7fd faa3 	bl	8000290 <__aeabi_uldivmod>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	4611      	mov	r1, r2
 8002d50:	4b38      	ldr	r3, [pc, #224]	; (8002e34 <UART_SetConfig+0x4e4>)
 8002d52:	fba3 2301 	umull	r2, r3, r3, r1
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	2264      	movs	r2, #100	; 0x64
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	1acb      	subs	r3, r1, r3
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	3332      	adds	r3, #50	; 0x32
 8002d64:	4a33      	ldr	r2, [pc, #204]	; (8002e34 <UART_SetConfig+0x4e4>)
 8002d66:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d70:	441c      	add	r4, r3
 8002d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d76:	2200      	movs	r2, #0
 8002d78:	673b      	str	r3, [r7, #112]	; 0x70
 8002d7a:	677a      	str	r2, [r7, #116]	; 0x74
 8002d7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d80:	4642      	mov	r2, r8
 8002d82:	464b      	mov	r3, r9
 8002d84:	1891      	adds	r1, r2, r2
 8002d86:	60b9      	str	r1, [r7, #8]
 8002d88:	415b      	adcs	r3, r3
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d90:	4641      	mov	r1, r8
 8002d92:	1851      	adds	r1, r2, r1
 8002d94:	6039      	str	r1, [r7, #0]
 8002d96:	4649      	mov	r1, r9
 8002d98:	414b      	adcs	r3, r1
 8002d9a:	607b      	str	r3, [r7, #4]
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	f04f 0300 	mov.w	r3, #0
 8002da4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002da8:	4659      	mov	r1, fp
 8002daa:	00cb      	lsls	r3, r1, #3
 8002dac:	4651      	mov	r1, sl
 8002dae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002db2:	4651      	mov	r1, sl
 8002db4:	00ca      	lsls	r2, r1, #3
 8002db6:	4610      	mov	r0, r2
 8002db8:	4619      	mov	r1, r3
 8002dba:	4603      	mov	r3, r0
 8002dbc:	4642      	mov	r2, r8
 8002dbe:	189b      	adds	r3, r3, r2
 8002dc0:	66bb      	str	r3, [r7, #104]	; 0x68
 8002dc2:	464b      	mov	r3, r9
 8002dc4:	460a      	mov	r2, r1
 8002dc6:	eb42 0303 	adc.w	r3, r2, r3
 8002dca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	663b      	str	r3, [r7, #96]	; 0x60
 8002dd6:	667a      	str	r2, [r7, #100]	; 0x64
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	f04f 0300 	mov.w	r3, #0
 8002de0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002de4:	4649      	mov	r1, r9
 8002de6:	008b      	lsls	r3, r1, #2
 8002de8:	4641      	mov	r1, r8
 8002dea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dee:	4641      	mov	r1, r8
 8002df0:	008a      	lsls	r2, r1, #2
 8002df2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002df6:	f7fd fa4b 	bl	8000290 <__aeabi_uldivmod>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <UART_SetConfig+0x4e4>)
 8002e00:	fba3 1302 	umull	r1, r3, r3, r2
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	2164      	movs	r1, #100	; 0x64
 8002e08:	fb01 f303 	mul.w	r3, r1, r3
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	3332      	adds	r3, #50	; 0x32
 8002e12:	4a08      	ldr	r2, [pc, #32]	; (8002e34 <UART_SetConfig+0x4e4>)
 8002e14:	fba2 2303 	umull	r2, r3, r2, r3
 8002e18:	095b      	lsrs	r3, r3, #5
 8002e1a:	f003 020f 	and.w	r2, r3, #15
 8002e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4422      	add	r2, r4
 8002e26:	609a      	str	r2, [r3, #8]
}
 8002e28:	bf00      	nop
 8002e2a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e34:	51eb851f 	.word	0x51eb851f

08002e38 <__NVIC_SetPriority>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	6039      	str	r1, [r7, #0]
 8002e42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	db0a      	blt.n	8002e62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	490c      	ldr	r1, [pc, #48]	; (8002e84 <__NVIC_SetPriority+0x4c>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	0112      	lsls	r2, r2, #4
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e60:	e00a      	b.n	8002e78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	4908      	ldr	r1, [pc, #32]	; (8002e88 <__NVIC_SetPriority+0x50>)
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	3b04      	subs	r3, #4
 8002e70:	0112      	lsls	r2, r2, #4
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	440b      	add	r3, r1
 8002e76:	761a      	strb	r2, [r3, #24]
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	e000e100 	.word	0xe000e100
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002e90:	2100      	movs	r1, #0
 8002e92:	f06f 0004 	mvn.w	r0, #4
 8002e96:	f7ff ffcf 	bl	8002e38 <__NVIC_SetPriority>
#endif
}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}
	...

08002ea0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ea6:	f3ef 8305 	mrs	r3, IPSR
 8002eaa:	603b      	str	r3, [r7, #0]
  return(result);
 8002eac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d003      	beq.n	8002eba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002eb2:	f06f 0305 	mvn.w	r3, #5
 8002eb6:	607b      	str	r3, [r7, #4]
 8002eb8:	e00c      	b.n	8002ed4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002eba:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <osKernelInitialize+0x44>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d105      	bne.n	8002ece <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <osKernelInitialize+0x44>)
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	607b      	str	r3, [r7, #4]
 8002ecc:	e002      	b.n	8002ed4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002ece:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002ed4:	687b      	ldr	r3, [r7, #4]
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	20000134 	.word	0x20000134

08002ee8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002eee:	f3ef 8305 	mrs	r3, IPSR
 8002ef2:	603b      	str	r3, [r7, #0]
  return(result);
 8002ef4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002efa:	f06f 0305 	mvn.w	r3, #5
 8002efe:	607b      	str	r3, [r7, #4]
 8002f00:	e010      	b.n	8002f24 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002f02:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <osKernelStart+0x48>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d109      	bne.n	8002f1e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002f0a:	f7ff ffbf 	bl	8002e8c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002f0e:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <osKernelStart+0x48>)
 8002f10:	2202      	movs	r2, #2
 8002f12:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002f14:	f001 f8de 	bl	80040d4 <vTaskStartScheduler>
      stat = osOK;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	607b      	str	r3, [r7, #4]
 8002f1c:	e002      	b.n	8002f24 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002f24:	687b      	ldr	r3, [r7, #4]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000134 	.word	0x20000134

08002f34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b08e      	sub	sp, #56	; 0x38
 8002f38:	af04      	add	r7, sp, #16
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f44:	f3ef 8305 	mrs	r3, IPSR
 8002f48:	617b      	str	r3, [r7, #20]
  return(result);
 8002f4a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d17e      	bne.n	800304e <osThreadNew+0x11a>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d07b      	beq.n	800304e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002f56:	2380      	movs	r3, #128	; 0x80
 8002f58:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002f5a:	2318      	movs	r3, #24
 8002f5c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002f62:	f04f 33ff 	mov.w	r3, #4294967295
 8002f66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d045      	beq.n	8002ffa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <osThreadNew+0x48>
        name = attr->name;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d002      	beq.n	8002f8a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d008      	beq.n	8002fa2 <osThreadNew+0x6e>
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	2b38      	cmp	r3, #56	; 0x38
 8002f94:	d805      	bhi.n	8002fa2 <osThreadNew+0x6e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <osThreadNew+0x72>
        return (NULL);
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	e054      	b.n	8003050 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d003      	beq.n	8002fb6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	089b      	lsrs	r3, r3, #2
 8002fb4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00e      	beq.n	8002fdc <osThreadNew+0xa8>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	2ba7      	cmp	r3, #167	; 0xa7
 8002fc4:	d90a      	bls.n	8002fdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d006      	beq.n	8002fdc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <osThreadNew+0xa8>
        mem = 1;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	61bb      	str	r3, [r7, #24]
 8002fda:	e010      	b.n	8002ffe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10c      	bne.n	8002ffe <osThreadNew+0xca>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d108      	bne.n	8002ffe <osThreadNew+0xca>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d104      	bne.n	8002ffe <osThreadNew+0xca>
          mem = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	61bb      	str	r3, [r7, #24]
 8002ff8:	e001      	b.n	8002ffe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d110      	bne.n	8003026 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800300c:	9202      	str	r2, [sp, #8]
 800300e:	9301      	str	r3, [sp, #4]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	9300      	str	r3, [sp, #0]
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	6a3a      	ldr	r2, [r7, #32]
 8003018:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 fdf0 	bl	8003c00 <xTaskCreateStatic>
 8003020:	4603      	mov	r3, r0
 8003022:	613b      	str	r3, [r7, #16]
 8003024:	e013      	b.n	800304e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d110      	bne.n	800304e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	b29a      	uxth	r2, r3
 8003030:	f107 0310 	add.w	r3, r7, #16
 8003034:	9301      	str	r3, [sp, #4]
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f000 fe3b 	bl	8003cba <xTaskCreate>
 8003044:	4603      	mov	r3, r0
 8003046:	2b01      	cmp	r3, #1
 8003048:	d001      	beq.n	800304e <osThreadNew+0x11a>
            hTask = NULL;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800304e:	693b      	ldr	r3, [r7, #16]
}
 8003050:	4618      	mov	r0, r3
 8003052:	3728      	adds	r7, #40	; 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4a07      	ldr	r2, [pc, #28]	; (8003084 <vApplicationGetIdleTaskMemory+0x2c>)
 8003068:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	4a06      	ldr	r2, [pc, #24]	; (8003088 <vApplicationGetIdleTaskMemory+0x30>)
 800306e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2280      	movs	r2, #128	; 0x80
 8003074:	601a      	str	r2, [r3, #0]
}
 8003076:	bf00      	nop
 8003078:	3714      	adds	r7, #20
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000138 	.word	0x20000138
 8003088:	200001e0 	.word	0x200001e0

0800308c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4a07      	ldr	r2, [pc, #28]	; (80030b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800309c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	4a06      	ldr	r2, [pc, #24]	; (80030bc <vApplicationGetTimerTaskMemory+0x30>)
 80030a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030aa:	601a      	str	r2, [r3, #0]
}
 80030ac:	bf00      	nop
 80030ae:	3714      	adds	r7, #20
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	200003e0 	.word	0x200003e0
 80030bc:	20000488 	.word	0x20000488

080030c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f103 0208 	add.w	r2, r3, #8
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f04f 32ff 	mov.w	r2, #4294967295
 80030d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f103 0208 	add.w	r2, r3, #8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f103 0208 	add.w	r2, r3, #8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800310e:	bf00      	nop
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr

0800311a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800311a:	b480      	push	{r7}
 800311c:	b085      	sub	sp, #20
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
 8003122:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	601a      	str	r2, [r3, #0]
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003162:	b480      	push	{r7}
 8003164:	b085      	sub	sp, #20
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
 800316a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003178:	d103      	bne.n	8003182 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	e00c      	b.n	800319c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3308      	adds	r3, #8
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	e002      	b.n	8003190 <vListInsert+0x2e>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	429a      	cmp	r2, r3
 800319a:	d2f6      	bcs.n	800318a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	1c5a      	adds	r2, r3, #1
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6892      	ldr	r2, [r2, #8]
 80031ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6852      	ldr	r2, [r2, #4]
 80031f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d103      	bne.n	8003208 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	1e5a      	subs	r2, r3, #1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d10a      	bne.n	8003252 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800323c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003240:	f383 8811 	msr	BASEPRI, r3
 8003244:	f3bf 8f6f 	isb	sy
 8003248:	f3bf 8f4f 	dsb	sy
 800324c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800324e:	bf00      	nop
 8003250:	e7fe      	b.n	8003250 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003252:	f002 f8f7 	bl	8005444 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325e:	68f9      	ldr	r1, [r7, #12]
 8003260:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003262:	fb01 f303 	mul.w	r3, r1, r3
 8003266:	441a      	add	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003282:	3b01      	subs	r3, #1
 8003284:	68f9      	ldr	r1, [r7, #12]
 8003286:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003288:	fb01 f303 	mul.w	r3, r1, r3
 800328c:	441a      	add	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	22ff      	movs	r2, #255	; 0xff
 8003296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	22ff      	movs	r2, #255	; 0xff
 800329e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d114      	bne.n	80032d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d01a      	beq.n	80032e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	3310      	adds	r3, #16
 80032b4:	4618      	mov	r0, r3
 80032b6:	f001 f9a7 	bl	8004608 <xTaskRemoveFromEventList>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d012      	beq.n	80032e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80032c0:	4b0c      	ldr	r3, [pc, #48]	; (80032f4 <xQueueGenericReset+0xcc>)
 80032c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	f3bf 8f4f 	dsb	sy
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	e009      	b.n	80032e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3310      	adds	r3, #16
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff fef2 	bl	80030c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	3324      	adds	r3, #36	; 0x24
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff feed 	bl	80030c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80032e6:	f002 f8dd 	bl	80054a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80032ea:	2301      	movs	r3, #1
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	e000ed04 	.word	0xe000ed04

080032f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08e      	sub	sp, #56	; 0x38
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
 8003304:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10a      	bne.n	8003322 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800330c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003310:	f383 8811 	msr	BASEPRI, r3
 8003314:	f3bf 8f6f 	isb	sy
 8003318:	f3bf 8f4f 	dsb	sy
 800331c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800331e:	bf00      	nop
 8003320:	e7fe      	b.n	8003320 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332c:	f383 8811 	msr	BASEPRI, r3
 8003330:	f3bf 8f6f 	isb	sy
 8003334:	f3bf 8f4f 	dsb	sy
 8003338:	627b      	str	r3, [r7, #36]	; 0x24
}
 800333a:	bf00      	nop
 800333c:	e7fe      	b.n	800333c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d002      	beq.n	800334a <xQueueGenericCreateStatic+0x52>
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <xQueueGenericCreateStatic+0x56>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <xQueueGenericCreateStatic+0x58>
 800334e:	2300      	movs	r3, #0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10a      	bne.n	800336a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003358:	f383 8811 	msr	BASEPRI, r3
 800335c:	f3bf 8f6f 	isb	sy
 8003360:	f3bf 8f4f 	dsb	sy
 8003364:	623b      	str	r3, [r7, #32]
}
 8003366:	bf00      	nop
 8003368:	e7fe      	b.n	8003368 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <xQueueGenericCreateStatic+0x7e>
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <xQueueGenericCreateStatic+0x82>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <xQueueGenericCreateStatic+0x84>
 800337a:	2300      	movs	r3, #0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10a      	bne.n	8003396 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003384:	f383 8811 	msr	BASEPRI, r3
 8003388:	f3bf 8f6f 	isb	sy
 800338c:	f3bf 8f4f 	dsb	sy
 8003390:	61fb      	str	r3, [r7, #28]
}
 8003392:	bf00      	nop
 8003394:	e7fe      	b.n	8003394 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003396:	2350      	movs	r3, #80	; 0x50
 8003398:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2b50      	cmp	r3, #80	; 0x50
 800339e:	d00a      	beq.n	80033b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80033a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a4:	f383 8811 	msr	BASEPRI, r3
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	f3bf 8f4f 	dsb	sy
 80033b0:	61bb      	str	r3, [r7, #24]
}
 80033b2:	bf00      	nop
 80033b4:	e7fe      	b.n	80033b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80033b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80033bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00d      	beq.n	80033de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80033c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80033ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80033ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	4613      	mov	r3, r2
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	68b9      	ldr	r1, [r7, #8]
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 f805 	bl	80033e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80033de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3730      	adds	r7, #48	; 0x30
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d103      	bne.n	8003404 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	e002      	b.n	800340a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	68fa      	ldr	r2, [r7, #12]
 800340e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003416:	2101      	movs	r1, #1
 8003418:	69b8      	ldr	r0, [r7, #24]
 800341a:	f7ff ff05 	bl	8003228 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	78fa      	ldrb	r2, [r7, #3]
 8003422:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003426:	bf00      	nop
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08e      	sub	sp, #56	; 0x38
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
 800343c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800343e:	2300      	movs	r3, #0
 8003440:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10a      	bne.n	8003462 <xQueueGenericSend+0x32>
	__asm volatile
 800344c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003450:	f383 8811 	msr	BASEPRI, r3
 8003454:	f3bf 8f6f 	isb	sy
 8003458:	f3bf 8f4f 	dsb	sy
 800345c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800345e:	bf00      	nop
 8003460:	e7fe      	b.n	8003460 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d103      	bne.n	8003470 <xQueueGenericSend+0x40>
 8003468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <xQueueGenericSend+0x44>
 8003470:	2301      	movs	r3, #1
 8003472:	e000      	b.n	8003476 <xQueueGenericSend+0x46>
 8003474:	2300      	movs	r3, #0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10a      	bne.n	8003490 <xQueueGenericSend+0x60>
	__asm volatile
 800347a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347e:	f383 8811 	msr	BASEPRI, r3
 8003482:	f3bf 8f6f 	isb	sy
 8003486:	f3bf 8f4f 	dsb	sy
 800348a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800348c:	bf00      	nop
 800348e:	e7fe      	b.n	800348e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d103      	bne.n	800349e <xQueueGenericSend+0x6e>
 8003496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <xQueueGenericSend+0x72>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <xQueueGenericSend+0x74>
 80034a2:	2300      	movs	r3, #0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10a      	bne.n	80034be <xQueueGenericSend+0x8e>
	__asm volatile
 80034a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ac:	f383 8811 	msr	BASEPRI, r3
 80034b0:	f3bf 8f6f 	isb	sy
 80034b4:	f3bf 8f4f 	dsb	sy
 80034b8:	623b      	str	r3, [r7, #32]
}
 80034ba:	bf00      	nop
 80034bc:	e7fe      	b.n	80034bc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034be:	f001 fa65 	bl	800498c <xTaskGetSchedulerState>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d102      	bne.n	80034ce <xQueueGenericSend+0x9e>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <xQueueGenericSend+0xa2>
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <xQueueGenericSend+0xa4>
 80034d2:	2300      	movs	r3, #0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <xQueueGenericSend+0xbe>
	__asm volatile
 80034d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034dc:	f383 8811 	msr	BASEPRI, r3
 80034e0:	f3bf 8f6f 	isb	sy
 80034e4:	f3bf 8f4f 	dsb	sy
 80034e8:	61fb      	str	r3, [r7, #28]
}
 80034ea:	bf00      	nop
 80034ec:	e7fe      	b.n	80034ec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034ee:	f001 ffa9 	bl	8005444 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <xQueueGenericSend+0xd4>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b02      	cmp	r3, #2
 8003502:	d129      	bne.n	8003558 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	68b9      	ldr	r1, [r7, #8]
 8003508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800350a:	f000 fa0b 	bl	8003924 <prvCopyDataToQueue>
 800350e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003514:	2b00      	cmp	r3, #0
 8003516:	d010      	beq.n	800353a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351a:	3324      	adds	r3, #36	; 0x24
 800351c:	4618      	mov	r0, r3
 800351e:	f001 f873 	bl	8004608 <xTaskRemoveFromEventList>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d013      	beq.n	8003550 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003528:	4b3f      	ldr	r3, [pc, #252]	; (8003628 <xQueueGenericSend+0x1f8>)
 800352a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	f3bf 8f6f 	isb	sy
 8003538:	e00a      	b.n	8003550 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800353a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800353c:	2b00      	cmp	r3, #0
 800353e:	d007      	beq.n	8003550 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003540:	4b39      	ldr	r3, [pc, #228]	; (8003628 <xQueueGenericSend+0x1f8>)
 8003542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003550:	f001 ffa8 	bl	80054a4 <vPortExitCritical>
				return pdPASS;
 8003554:	2301      	movs	r3, #1
 8003556:	e063      	b.n	8003620 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d103      	bne.n	8003566 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800355e:	f001 ffa1 	bl	80054a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003562:	2300      	movs	r3, #0
 8003564:	e05c      	b.n	8003620 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800356c:	f107 0314 	add.w	r3, r7, #20
 8003570:	4618      	mov	r0, r3
 8003572:	f001 f8ad 	bl	80046d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003576:	2301      	movs	r3, #1
 8003578:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800357a:	f001 ff93 	bl	80054a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800357e:	f000 fe19 	bl	80041b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003582:	f001 ff5f 	bl	8005444 <vPortEnterCritical>
 8003586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003588:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800358c:	b25b      	sxtb	r3, r3
 800358e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003592:	d103      	bne.n	800359c <xQueueGenericSend+0x16c>
 8003594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800359c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035a2:	b25b      	sxtb	r3, r3
 80035a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a8:	d103      	bne.n	80035b2 <xQueueGenericSend+0x182>
 80035aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035b2:	f001 ff77 	bl	80054a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80035b6:	1d3a      	adds	r2, r7, #4
 80035b8:	f107 0314 	add.w	r3, r7, #20
 80035bc:	4611      	mov	r1, r2
 80035be:	4618      	mov	r0, r3
 80035c0:	f001 f89c 	bl	80046fc <xTaskCheckForTimeOut>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d124      	bne.n	8003614 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80035ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035cc:	f000 faa2 	bl	8003b14 <prvIsQueueFull>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d018      	beq.n	8003608 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	3310      	adds	r3, #16
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	4611      	mov	r1, r2
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 ffc2 	bl	8004568 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80035e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80035e6:	f000 fa2d 	bl	8003a44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80035ea:	f000 fdf1 	bl	80041d0 <xTaskResumeAll>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f47f af7c 	bne.w	80034ee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80035f6:	4b0c      	ldr	r3, [pc, #48]	; (8003628 <xQueueGenericSend+0x1f8>)
 80035f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	f3bf 8f4f 	dsb	sy
 8003602:	f3bf 8f6f 	isb	sy
 8003606:	e772      	b.n	80034ee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003608:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800360a:	f000 fa1b 	bl	8003a44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800360e:	f000 fddf 	bl	80041d0 <xTaskResumeAll>
 8003612:	e76c      	b.n	80034ee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003616:	f000 fa15 	bl	8003a44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800361a:	f000 fdd9 	bl	80041d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800361e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003620:	4618      	mov	r0, r3
 8003622:	3738      	adds	r7, #56	; 0x38
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	e000ed04 	.word	0xe000ed04

0800362c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b090      	sub	sp, #64	; 0x40
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800363e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10a      	bne.n	800365a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003648:	f383 8811 	msr	BASEPRI, r3
 800364c:	f3bf 8f6f 	isb	sy
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003656:	bf00      	nop
 8003658:	e7fe      	b.n	8003658 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d103      	bne.n	8003668 <xQueueGenericSendFromISR+0x3c>
 8003660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <xQueueGenericSendFromISR+0x40>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <xQueueGenericSendFromISR+0x42>
 800366c:	2300      	movs	r3, #0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10a      	bne.n	8003688 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003676:	f383 8811 	msr	BASEPRI, r3
 800367a:	f3bf 8f6f 	isb	sy
 800367e:	f3bf 8f4f 	dsb	sy
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003684:	bf00      	nop
 8003686:	e7fe      	b.n	8003686 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d103      	bne.n	8003696 <xQueueGenericSendFromISR+0x6a>
 800368e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <xQueueGenericSendFromISR+0x6e>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <xQueueGenericSendFromISR+0x70>
 800369a:	2300      	movs	r3, #0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10a      	bne.n	80036b6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80036a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a4:	f383 8811 	msr	BASEPRI, r3
 80036a8:	f3bf 8f6f 	isb	sy
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	623b      	str	r3, [r7, #32]
}
 80036b2:	bf00      	nop
 80036b4:	e7fe      	b.n	80036b4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80036b6:	f001 ffa7 	bl	8005608 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80036ba:	f3ef 8211 	mrs	r2, BASEPRI
 80036be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c2:	f383 8811 	msr	BASEPRI, r3
 80036c6:	f3bf 8f6f 	isb	sy
 80036ca:	f3bf 8f4f 	dsb	sy
 80036ce:	61fa      	str	r2, [r7, #28]
 80036d0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80036d2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80036d4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <xQueueGenericSendFromISR+0xbc>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d12f      	bne.n	8003748 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80036e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	68b9      	ldr	r1, [r7, #8]
 80036fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80036fe:	f000 f911 	bl	8003924 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003702:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800370a:	d112      	bne.n	8003732 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800370c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003710:	2b00      	cmp	r3, #0
 8003712:	d016      	beq.n	8003742 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003716:	3324      	adds	r3, #36	; 0x24
 8003718:	4618      	mov	r0, r3
 800371a:	f000 ff75 	bl	8004608 <xTaskRemoveFromEventList>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00e      	beq.n	8003742 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00b      	beq.n	8003742 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e007      	b.n	8003742 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003732:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003736:	3301      	adds	r3, #1
 8003738:	b2db      	uxtb	r3, r3
 800373a:	b25a      	sxtb	r2, r3
 800373c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003742:	2301      	movs	r3, #1
 8003744:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003746:	e001      	b.n	800374c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003748:	2300      	movs	r3, #0
 800374a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800374c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800374e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003756:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800375a:	4618      	mov	r0, r3
 800375c:	3740      	adds	r7, #64	; 0x40
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b08c      	sub	sp, #48	; 0x30
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003770:	2300      	movs	r3, #0
 8003772:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10a      	bne.n	8003794 <xQueueReceive+0x30>
	__asm volatile
 800377e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003782:	f383 8811 	msr	BASEPRI, r3
 8003786:	f3bf 8f6f 	isb	sy
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	623b      	str	r3, [r7, #32]
}
 8003790:	bf00      	nop
 8003792:	e7fe      	b.n	8003792 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d103      	bne.n	80037a2 <xQueueReceive+0x3e>
 800379a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <xQueueReceive+0x42>
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <xQueueReceive+0x44>
 80037a6:	2300      	movs	r3, #0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10a      	bne.n	80037c2 <xQueueReceive+0x5e>
	__asm volatile
 80037ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b0:	f383 8811 	msr	BASEPRI, r3
 80037b4:	f3bf 8f6f 	isb	sy
 80037b8:	f3bf 8f4f 	dsb	sy
 80037bc:	61fb      	str	r3, [r7, #28]
}
 80037be:	bf00      	nop
 80037c0:	e7fe      	b.n	80037c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037c2:	f001 f8e3 	bl	800498c <xTaskGetSchedulerState>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d102      	bne.n	80037d2 <xQueueReceive+0x6e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <xQueueReceive+0x72>
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <xQueueReceive+0x74>
 80037d6:	2300      	movs	r3, #0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <xQueueReceive+0x8e>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	61bb      	str	r3, [r7, #24]
}
 80037ee:	bf00      	nop
 80037f0:	e7fe      	b.n	80037f0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80037f2:	f001 fe27 	bl	8005444 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d01f      	beq.n	8003842 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003806:	f000 f8f7 	bl	80039f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	1e5a      	subs	r2, r3, #1
 800380e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003810:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00f      	beq.n	800383a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800381a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381c:	3310      	adds	r3, #16
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fef2 	bl	8004608 <xTaskRemoveFromEventList>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800382a:	4b3d      	ldr	r3, [pc, #244]	; (8003920 <xQueueReceive+0x1bc>)
 800382c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800383a:	f001 fe33 	bl	80054a4 <vPortExitCritical>
				return pdPASS;
 800383e:	2301      	movs	r3, #1
 8003840:	e069      	b.n	8003916 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d103      	bne.n	8003850 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003848:	f001 fe2c 	bl	80054a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800384c:	2300      	movs	r3, #0
 800384e:	e062      	b.n	8003916 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003856:	f107 0310 	add.w	r3, r7, #16
 800385a:	4618      	mov	r0, r3
 800385c:	f000 ff38 	bl	80046d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003860:	2301      	movs	r3, #1
 8003862:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003864:	f001 fe1e 	bl	80054a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003868:	f000 fca4 	bl	80041b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800386c:	f001 fdea 	bl	8005444 <vPortEnterCritical>
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003876:	b25b      	sxtb	r3, r3
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387c:	d103      	bne.n	8003886 <xQueueReceive+0x122>
 800387e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003888:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800388c:	b25b      	sxtb	r3, r3
 800388e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003892:	d103      	bne.n	800389c <xQueueReceive+0x138>
 8003894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003896:	2200      	movs	r2, #0
 8003898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800389c:	f001 fe02 	bl	80054a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80038a0:	1d3a      	adds	r2, r7, #4
 80038a2:	f107 0310 	add.w	r3, r7, #16
 80038a6:	4611      	mov	r1, r2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 ff27 	bl	80046fc <xTaskCheckForTimeOut>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d123      	bne.n	80038fc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038b6:	f000 f917 	bl	8003ae8 <prvIsQueueEmpty>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d017      	beq.n	80038f0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80038c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c2:	3324      	adds	r3, #36	; 0x24
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	4611      	mov	r1, r2
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 fe4d 	bl	8004568 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80038ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038d0:	f000 f8b8 	bl	8003a44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80038d4:	f000 fc7c 	bl	80041d0 <xTaskResumeAll>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d189      	bne.n	80037f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <xQueueReceive+0x1bc>)
 80038e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	f3bf 8f4f 	dsb	sy
 80038ea:	f3bf 8f6f 	isb	sy
 80038ee:	e780      	b.n	80037f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80038f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038f2:	f000 f8a7 	bl	8003a44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038f6:	f000 fc6b 	bl	80041d0 <xTaskResumeAll>
 80038fa:	e77a      	b.n	80037f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80038fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038fe:	f000 f8a1 	bl	8003a44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003902:	f000 fc65 	bl	80041d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003906:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003908:	f000 f8ee 	bl	8003ae8 <prvIsQueueEmpty>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	f43f af6f 	beq.w	80037f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003914:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003916:	4618      	mov	r0, r3
 8003918:	3730      	adds	r7, #48	; 0x30
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000ed04 	.word	0xe000ed04

08003924 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003930:	2300      	movs	r3, #0
 8003932:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003938:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10d      	bne.n	800395e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d14d      	bne.n	80039e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	4618      	mov	r0, r3
 8003950:	f001 f83a 	bl	80049c8 <xTaskPriorityDisinherit>
 8003954:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	609a      	str	r2, [r3, #8]
 800395c:	e043      	b.n	80039e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d119      	bne.n	8003998 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6858      	ldr	r0, [r3, #4]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	461a      	mov	r2, r3
 800396e:	68b9      	ldr	r1, [r7, #8]
 8003970:	f002 fb0c 	bl	8005f8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	441a      	add	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	429a      	cmp	r2, r3
 800398c:	d32b      	bcc.n	80039e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	605a      	str	r2, [r3, #4]
 8003996:	e026      	b.n	80039e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	68d8      	ldr	r0, [r3, #12]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a0:	461a      	mov	r2, r3
 80039a2:	68b9      	ldr	r1, [r7, #8]
 80039a4:	f002 faf2 	bl	8005f8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	425b      	negs	r3, r3
 80039b2:	441a      	add	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	68da      	ldr	r2, [r3, #12]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d207      	bcs.n	80039d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	425b      	negs	r3, r3
 80039ce:	441a      	add	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d105      	bne.n	80039e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80039ee:	697b      	ldr	r3, [r7, #20]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d018      	beq.n	8003a3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	441a      	add	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	68da      	ldr	r2, [r3, #12]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d303      	bcc.n	8003a2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68d9      	ldr	r1, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a34:	461a      	mov	r2, r3
 8003a36:	6838      	ldr	r0, [r7, #0]
 8003a38:	f002 faa8 	bl	8005f8c <memcpy>
	}
}
 8003a3c:	bf00      	nop
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a4c:	f001 fcfa 	bl	8005444 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a58:	e011      	b.n	8003a7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d012      	beq.n	8003a88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3324      	adds	r3, #36	; 0x24
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 fdce 	bl	8004608 <xTaskRemoveFromEventList>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a72:	f000 fea5 	bl	80047c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	dce9      	bgt.n	8003a5a <prvUnlockQueue+0x16>
 8003a86:	e000      	b.n	8003a8a <prvUnlockQueue+0x46>
					break;
 8003a88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	22ff      	movs	r2, #255	; 0xff
 8003a8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003a92:	f001 fd07 	bl	80054a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a96:	f001 fcd5 	bl	8005444 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003aa0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003aa2:	e011      	b.n	8003ac8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d012      	beq.n	8003ad2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3310      	adds	r3, #16
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fda9 	bl	8004608 <xTaskRemoveFromEventList>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003abc:	f000 fe80 	bl	80047c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ac0:	7bbb      	ldrb	r3, [r7, #14]
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ac8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dce9      	bgt.n	8003aa4 <prvUnlockQueue+0x60>
 8003ad0:	e000      	b.n	8003ad4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ad2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	22ff      	movs	r2, #255	; 0xff
 8003ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003adc:	f001 fce2 	bl	80054a4 <vPortExitCritical>
}
 8003ae0:	bf00      	nop
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003af0:	f001 fca8 	bl	8005444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d102      	bne.n	8003b02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003afc:	2301      	movs	r3, #1
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	e001      	b.n	8003b06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b06:	f001 fccd 	bl	80054a4 <vPortExitCritical>

	return xReturn;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b1c:	f001 fc92 	bl	8005444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d102      	bne.n	8003b32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	e001      	b.n	8003b36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b32:	2300      	movs	r3, #0
 8003b34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b36:	f001 fcb5 	bl	80054a4 <vPortExitCritical>

	return xReturn;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b4e:	2300      	movs	r3, #0
 8003b50:	60fb      	str	r3, [r7, #12]
 8003b52:	e014      	b.n	8003b7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003b54:	4a0f      	ldr	r2, [pc, #60]	; (8003b94 <vQueueAddToRegistry+0x50>)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d10b      	bne.n	8003b78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b60:	490c      	ldr	r1, [pc, #48]	; (8003b94 <vQueueAddToRegistry+0x50>)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b6a:	4a0a      	ldr	r2, [pc, #40]	; (8003b94 <vQueueAddToRegistry+0x50>)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	4413      	add	r3, r2
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003b76:	e006      	b.n	8003b86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2b07      	cmp	r3, #7
 8003b82:	d9e7      	bls.n	8003b54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20000888 	.word	0x20000888

08003b98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003ba8:	f001 fc4c 	bl	8005444 <vPortEnterCritical>
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003bb2:	b25b      	sxtb	r3, r3
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d103      	bne.n	8003bc2 <vQueueWaitForMessageRestricted+0x2a>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bc8:	b25b      	sxtb	r3, r3
 8003bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bce:	d103      	bne.n	8003bd8 <vQueueWaitForMessageRestricted+0x40>
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bd8:	f001 fc64 	bl	80054a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d106      	bne.n	8003bf2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	3324      	adds	r3, #36	; 0x24
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	68b9      	ldr	r1, [r7, #8]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 fcdf 	bl	80045b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003bf2:	6978      	ldr	r0, [r7, #20]
 8003bf4:	f7ff ff26 	bl	8003a44 <prvUnlockQueue>
	}
 8003bf8:	bf00      	nop
 8003bfa:	3718      	adds	r7, #24
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b08e      	sub	sp, #56	; 0x38
 8003c04:	af04      	add	r7, sp, #16
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
 8003c0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10a      	bne.n	8003c2a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	f3bf 8f6f 	isb	sy
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	623b      	str	r3, [r7, #32]
}
 8003c26:	bf00      	nop
 8003c28:	e7fe      	b.n	8003c28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10a      	bne.n	8003c46 <xTaskCreateStatic+0x46>
	__asm volatile
 8003c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c34:	f383 8811 	msr	BASEPRI, r3
 8003c38:	f3bf 8f6f 	isb	sy
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	61fb      	str	r3, [r7, #28]
}
 8003c42:	bf00      	nop
 8003c44:	e7fe      	b.n	8003c44 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c46:	23a8      	movs	r3, #168	; 0xa8
 8003c48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2ba8      	cmp	r3, #168	; 0xa8
 8003c4e:	d00a      	beq.n	8003c66 <xTaskCreateStatic+0x66>
	__asm volatile
 8003c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c54:	f383 8811 	msr	BASEPRI, r3
 8003c58:	f3bf 8f6f 	isb	sy
 8003c5c:	f3bf 8f4f 	dsb	sy
 8003c60:	61bb      	str	r3, [r7, #24]
}
 8003c62:	bf00      	nop
 8003c64:	e7fe      	b.n	8003c64 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c66:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d01e      	beq.n	8003cac <xTaskCreateStatic+0xac>
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01b      	beq.n	8003cac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c76:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c7c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c86:	2300      	movs	r3, #0
 8003c88:	9303      	str	r3, [sp, #12]
 8003c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8c:	9302      	str	r3, [sp, #8]
 8003c8e:	f107 0314 	add.w	r3, r7, #20
 8003c92:	9301      	str	r3, [sp, #4]
 8003c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	68b9      	ldr	r1, [r7, #8]
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 f850 	bl	8003d44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ca4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ca6:	f000 f8f3 	bl	8003e90 <prvAddNewTaskToReadyList>
 8003caa:	e001      	b.n	8003cb0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003cb0:	697b      	ldr	r3, [r7, #20]
	}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3728      	adds	r7, #40	; 0x28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b08c      	sub	sp, #48	; 0x30
 8003cbe:	af04      	add	r7, sp, #16
 8003cc0:	60f8      	str	r0, [r7, #12]
 8003cc2:	60b9      	str	r1, [r7, #8]
 8003cc4:	603b      	str	r3, [r7, #0]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cca:	88fb      	ldrh	r3, [r7, #6]
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f001 fcda 	bl	8005688 <pvPortMalloc>
 8003cd4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00e      	beq.n	8003cfa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cdc:	20a8      	movs	r0, #168	; 0xa8
 8003cde:	f001 fcd3 	bl	8005688 <pvPortMalloc>
 8003ce2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	631a      	str	r2, [r3, #48]	; 0x30
 8003cf0:	e005      	b.n	8003cfe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003cf2:	6978      	ldr	r0, [r7, #20]
 8003cf4:	f001 fd94 	bl	8005820 <vPortFree>
 8003cf8:	e001      	b.n	8003cfe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d017      	beq.n	8003d34 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d0c:	88fa      	ldrh	r2, [r7, #6]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	9303      	str	r3, [sp, #12]
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	9302      	str	r3, [sp, #8]
 8003d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d18:	9301      	str	r3, [sp, #4]
 8003d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f80e 	bl	8003d44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d28:	69f8      	ldr	r0, [r7, #28]
 8003d2a:	f000 f8b1 	bl	8003e90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	61bb      	str	r3, [r7, #24]
 8003d32:	e002      	b.n	8003d3a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d34:	f04f 33ff 	mov.w	r3, #4294967295
 8003d38:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d3a:	69bb      	ldr	r3, [r7, #24]
	}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3720      	adds	r7, #32
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d54:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	21a5      	movs	r1, #165	; 0xa5
 8003d5e:	f002 f844 	bl	8005dea <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	f023 0307 	bic.w	r3, r3, #7
 8003d7a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00a      	beq.n	8003d9c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d8a:	f383 8811 	msr	BASEPRI, r3
 8003d8e:	f3bf 8f6f 	isb	sy
 8003d92:	f3bf 8f4f 	dsb	sy
 8003d96:	617b      	str	r3, [r7, #20]
}
 8003d98:	bf00      	nop
 8003d9a:	e7fe      	b.n	8003d9a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d01f      	beq.n	8003de2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e012      	b.n	8003dce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	4413      	add	r3, r2
 8003dae:	7819      	ldrb	r1, [r3, #0]
 8003db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	4413      	add	r3, r2
 8003db6:	3334      	adds	r3, #52	; 0x34
 8003db8:	460a      	mov	r2, r1
 8003dba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d006      	beq.n	8003dd6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	61fb      	str	r3, [r7, #28]
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	2b0f      	cmp	r3, #15
 8003dd2:	d9e9      	bls.n	8003da8 <prvInitialiseNewTask+0x64>
 8003dd4:	e000      	b.n	8003dd8 <prvInitialiseNewTask+0x94>
			{
				break;
 8003dd6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003de0:	e003      	b.n	8003dea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dec:	2b37      	cmp	r3, #55	; 0x37
 8003dee:	d901      	bls.n	8003df4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003df0:	2337      	movs	r3, #55	; 0x37
 8003df2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003df8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dfe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e02:	2200      	movs	r2, #0
 8003e04:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e08:	3304      	adds	r3, #4
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff f978 	bl	8003100 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e12:	3318      	adds	r3, #24
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff f973 	bl	8003100 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e1e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e22:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e28:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e42:	3354      	adds	r3, #84	; 0x54
 8003e44:	224c      	movs	r2, #76	; 0x4c
 8003e46:	2100      	movs	r1, #0
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f001 ffce 	bl	8005dea <memset>
 8003e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e50:	4a0c      	ldr	r2, [pc, #48]	; (8003e84 <prvInitialiseNewTask+0x140>)
 8003e52:	659a      	str	r2, [r3, #88]	; 0x58
 8003e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e56:	4a0c      	ldr	r2, [pc, #48]	; (8003e88 <prvInitialiseNewTask+0x144>)
 8003e58:	65da      	str	r2, [r3, #92]	; 0x5c
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <prvInitialiseNewTask+0x148>)
 8003e5e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	68f9      	ldr	r1, [r7, #12]
 8003e64:	69b8      	ldr	r0, [r7, #24]
 8003e66:	f001 f9bf 	bl	80051e8 <pxPortInitialiseStack>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e7a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e7c:	bf00      	nop
 8003e7e:	3720      	adds	r7, #32
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20004b1c 	.word	0x20004b1c
 8003e88:	20004b84 	.word	0x20004b84
 8003e8c:	20004bec 	.word	0x20004bec

08003e90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e98:	f001 fad4 	bl	8005444 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e9c:	4b2d      	ldr	r3, [pc, #180]	; (8003f54 <prvAddNewTaskToReadyList+0xc4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	4a2c      	ldr	r2, [pc, #176]	; (8003f54 <prvAddNewTaskToReadyList+0xc4>)
 8003ea4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003ea6:	4b2c      	ldr	r3, [pc, #176]	; (8003f58 <prvAddNewTaskToReadyList+0xc8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d109      	bne.n	8003ec2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003eae:	4a2a      	ldr	r2, [pc, #168]	; (8003f58 <prvAddNewTaskToReadyList+0xc8>)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003eb4:	4b27      	ldr	r3, [pc, #156]	; (8003f54 <prvAddNewTaskToReadyList+0xc4>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d110      	bne.n	8003ede <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ebc:	f000 fca4 	bl	8004808 <prvInitialiseTaskLists>
 8003ec0:	e00d      	b.n	8003ede <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ec2:	4b26      	ldr	r3, [pc, #152]	; (8003f5c <prvAddNewTaskToReadyList+0xcc>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d109      	bne.n	8003ede <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003eca:	4b23      	ldr	r3, [pc, #140]	; (8003f58 <prvAddNewTaskToReadyList+0xc8>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d802      	bhi.n	8003ede <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ed8:	4a1f      	ldr	r2, [pc, #124]	; (8003f58 <prvAddNewTaskToReadyList+0xc8>)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <prvAddNewTaskToReadyList+0xd0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <prvAddNewTaskToReadyList+0xd0>)
 8003ee6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <prvAddNewTaskToReadyList+0xd0>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef4:	4b1b      	ldr	r3, [pc, #108]	; (8003f64 <prvAddNewTaskToReadyList+0xd4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d903      	bls.n	8003f04 <prvAddNewTaskToReadyList+0x74>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f00:	4a18      	ldr	r2, [pc, #96]	; (8003f64 <prvAddNewTaskToReadyList+0xd4>)
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f08:	4613      	mov	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4a15      	ldr	r2, [pc, #84]	; (8003f68 <prvAddNewTaskToReadyList+0xd8>)
 8003f12:	441a      	add	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3304      	adds	r3, #4
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	f7ff f8fd 	bl	800311a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f20:	f001 fac0 	bl	80054a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f24:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <prvAddNewTaskToReadyList+0xcc>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00e      	beq.n	8003f4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <prvAddNewTaskToReadyList+0xc8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d207      	bcs.n	8003f4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	; (8003f6c <prvAddNewTaskToReadyList+0xdc>)
 8003f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f40:	601a      	str	r2, [r3, #0]
 8003f42:	f3bf 8f4f 	dsb	sy
 8003f46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f4a:	bf00      	nop
 8003f4c:	3708      	adds	r7, #8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000d9c 	.word	0x20000d9c
 8003f58:	200008c8 	.word	0x200008c8
 8003f5c:	20000da8 	.word	0x20000da8
 8003f60:	20000db8 	.word	0x20000db8
 8003f64:	20000da4 	.word	0x20000da4
 8003f68:	200008cc 	.word	0x200008cc
 8003f6c:	e000ed04 	.word	0xe000ed04

08003f70 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b08a      	sub	sp, #40	; 0x28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10a      	bne.n	8003f9a <vTaskDelayUntil+0x2a>
	__asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	617b      	str	r3, [r7, #20]
}
 8003f96:	bf00      	nop
 8003f98:	e7fe      	b.n	8003f98 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10a      	bne.n	8003fb6 <vTaskDelayUntil+0x46>
	__asm volatile
 8003fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	613b      	str	r3, [r7, #16]
}
 8003fb2:	bf00      	nop
 8003fb4:	e7fe      	b.n	8003fb4 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	; (8004060 <vTaskDelayUntil+0xf0>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00a      	beq.n	8003fd4 <vTaskDelayUntil+0x64>
	__asm volatile
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	60fb      	str	r3, [r7, #12]
}
 8003fd0:	bf00      	nop
 8003fd2:	e7fe      	b.n	8003fd2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8003fd4:	f000 f8ee 	bl	80041b4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003fd8:	4b22      	ldr	r3, [pc, #136]	; (8004064 <vTaskDelayUntil+0xf4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6a3a      	ldr	r2, [r7, #32]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d20b      	bcs.n	800400a <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d211      	bcs.n	8004020 <vTaskDelayUntil+0xb0>
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	429a      	cmp	r2, r3
 8004002:	d90d      	bls.n	8004020 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8004004:	2301      	movs	r3, #1
 8004006:	627b      	str	r3, [r7, #36]	; 0x24
 8004008:	e00a      	b.n	8004020 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	69fa      	ldr	r2, [r7, #28]
 8004010:	429a      	cmp	r2, r3
 8004012:	d303      	bcc.n	800401c <vTaskDelayUntil+0xac>
 8004014:	69fa      	ldr	r2, [r7, #28]
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	429a      	cmp	r2, r3
 800401a:	d901      	bls.n	8004020 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69fa      	ldr	r2, [r7, #28]
 8004024:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004028:	2b00      	cmp	r3, #0
 800402a:	d006      	beq.n	800403a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	6a3b      	ldr	r3, [r7, #32]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2100      	movs	r1, #0
 8004034:	4618      	mov	r0, r3
 8004036:	f000 fd35 	bl	8004aa4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800403a:	f000 f8c9 	bl	80041d0 <xTaskResumeAll>
 800403e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d107      	bne.n	8004056 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8004046:	4b08      	ldr	r3, [pc, #32]	; (8004068 <vTaskDelayUntil+0xf8>)
 8004048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004056:	bf00      	nop
 8004058:	3728      	adds	r7, #40	; 0x28
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000dc4 	.word	0x20000dc4
 8004064:	20000da0 	.word	0x20000da0
 8004068:	e000ed04 	.word	0xe000ed04

0800406c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004074:	2300      	movs	r3, #0
 8004076:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d017      	beq.n	80040ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800407e:	4b13      	ldr	r3, [pc, #76]	; (80040cc <vTaskDelay+0x60>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <vTaskDelay+0x30>
	__asm volatile
 8004086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408a:	f383 8811 	msr	BASEPRI, r3
 800408e:	f3bf 8f6f 	isb	sy
 8004092:	f3bf 8f4f 	dsb	sy
 8004096:	60bb      	str	r3, [r7, #8]
}
 8004098:	bf00      	nop
 800409a:	e7fe      	b.n	800409a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800409c:	f000 f88a 	bl	80041b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80040a0:	2100      	movs	r1, #0
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fcfe 	bl	8004aa4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80040a8:	f000 f892 	bl	80041d0 <xTaskResumeAll>
 80040ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d107      	bne.n	80040c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <vTaskDelay+0x64>)
 80040b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	f3bf 8f4f 	dsb	sy
 80040c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80040c4:	bf00      	nop
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20000dc4 	.word	0x20000dc4
 80040d0:	e000ed04 	.word	0xe000ed04

080040d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	; 0x28
 80040d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80040e2:	463a      	mov	r2, r7
 80040e4:	1d39      	adds	r1, r7, #4
 80040e6:	f107 0308 	add.w	r3, r7, #8
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fe ffb4 	bl	8003058 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80040f0:	6839      	ldr	r1, [r7, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68ba      	ldr	r2, [r7, #8]
 80040f6:	9202      	str	r2, [sp, #8]
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	2300      	movs	r3, #0
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	2300      	movs	r3, #0
 8004100:	460a      	mov	r2, r1
 8004102:	4924      	ldr	r1, [pc, #144]	; (8004194 <vTaskStartScheduler+0xc0>)
 8004104:	4824      	ldr	r0, [pc, #144]	; (8004198 <vTaskStartScheduler+0xc4>)
 8004106:	f7ff fd7b 	bl	8003c00 <xTaskCreateStatic>
 800410a:	4603      	mov	r3, r0
 800410c:	4a23      	ldr	r2, [pc, #140]	; (800419c <vTaskStartScheduler+0xc8>)
 800410e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004110:	4b22      	ldr	r3, [pc, #136]	; (800419c <vTaskStartScheduler+0xc8>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004118:	2301      	movs	r3, #1
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	e001      	b.n	8004122 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d102      	bne.n	800412e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004128:	f000 fd10 	bl	8004b4c <xTimerCreateTimerTask>
 800412c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d11b      	bne.n	800416c <vTaskStartScheduler+0x98>
	__asm volatile
 8004134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	613b      	str	r3, [r7, #16]
}
 8004146:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004148:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <vTaskStartScheduler+0xcc>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	3354      	adds	r3, #84	; 0x54
 800414e:	4a15      	ldr	r2, [pc, #84]	; (80041a4 <vTaskStartScheduler+0xd0>)
 8004150:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004152:	4b15      	ldr	r3, [pc, #84]	; (80041a8 <vTaskStartScheduler+0xd4>)
 8004154:	f04f 32ff 	mov.w	r2, #4294967295
 8004158:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800415a:	4b14      	ldr	r3, [pc, #80]	; (80041ac <vTaskStartScheduler+0xd8>)
 800415c:	2201      	movs	r2, #1
 800415e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004160:	4b13      	ldr	r3, [pc, #76]	; (80041b0 <vTaskStartScheduler+0xdc>)
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004166:	f001 f8cb 	bl	8005300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800416a:	e00e      	b.n	800418a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004172:	d10a      	bne.n	800418a <vTaskStartScheduler+0xb6>
	__asm volatile
 8004174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	f3bf 8f6f 	isb	sy
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	60fb      	str	r3, [r7, #12]
}
 8004186:	bf00      	nop
 8004188:	e7fe      	b.n	8004188 <vTaskStartScheduler+0xb4>
}
 800418a:	bf00      	nop
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	080069e0 	.word	0x080069e0
 8004198:	080047d9 	.word	0x080047d9
 800419c:	20000dc0 	.word	0x20000dc0
 80041a0:	200008c8 	.word	0x200008c8
 80041a4:	20000068 	.word	0x20000068
 80041a8:	20000dbc 	.word	0x20000dbc
 80041ac:	20000da8 	.word	0x20000da8
 80041b0:	20000da0 	.word	0x20000da0

080041b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80041b8:	4b04      	ldr	r3, [pc, #16]	; (80041cc <vTaskSuspendAll+0x18>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3301      	adds	r3, #1
 80041be:	4a03      	ldr	r2, [pc, #12]	; (80041cc <vTaskSuspendAll+0x18>)
 80041c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80041c2:	bf00      	nop
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	20000dc4 	.word	0x20000dc4

080041d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80041da:	2300      	movs	r3, #0
 80041dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80041de:	4b42      	ldr	r3, [pc, #264]	; (80042e8 <xTaskResumeAll+0x118>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10a      	bne.n	80041fc <xTaskResumeAll+0x2c>
	__asm volatile
 80041e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ea:	f383 8811 	msr	BASEPRI, r3
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f3bf 8f4f 	dsb	sy
 80041f6:	603b      	str	r3, [r7, #0]
}
 80041f8:	bf00      	nop
 80041fa:	e7fe      	b.n	80041fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80041fc:	f001 f922 	bl	8005444 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004200:	4b39      	ldr	r3, [pc, #228]	; (80042e8 <xTaskResumeAll+0x118>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	3b01      	subs	r3, #1
 8004206:	4a38      	ldr	r2, [pc, #224]	; (80042e8 <xTaskResumeAll+0x118>)
 8004208:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800420a:	4b37      	ldr	r3, [pc, #220]	; (80042e8 <xTaskResumeAll+0x118>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d162      	bne.n	80042d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004212:	4b36      	ldr	r3, [pc, #216]	; (80042ec <xTaskResumeAll+0x11c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d05e      	beq.n	80042d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800421a:	e02f      	b.n	800427c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800421c:	4b34      	ldr	r3, [pc, #208]	; (80042f0 <xTaskResumeAll+0x120>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	3318      	adds	r3, #24
 8004228:	4618      	mov	r0, r3
 800422a:	f7fe ffd3 	bl	80031d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	3304      	adds	r3, #4
 8004232:	4618      	mov	r0, r3
 8004234:	f7fe ffce 	bl	80031d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800423c:	4b2d      	ldr	r3, [pc, #180]	; (80042f4 <xTaskResumeAll+0x124>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	429a      	cmp	r2, r3
 8004242:	d903      	bls.n	800424c <xTaskResumeAll+0x7c>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004248:	4a2a      	ldr	r2, [pc, #168]	; (80042f4 <xTaskResumeAll+0x124>)
 800424a:	6013      	str	r3, [r2, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4a27      	ldr	r2, [pc, #156]	; (80042f8 <xTaskResumeAll+0x128>)
 800425a:	441a      	add	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	3304      	adds	r3, #4
 8004260:	4619      	mov	r1, r3
 8004262:	4610      	mov	r0, r2
 8004264:	f7fe ff59 	bl	800311a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800426c:	4b23      	ldr	r3, [pc, #140]	; (80042fc <xTaskResumeAll+0x12c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004272:	429a      	cmp	r2, r3
 8004274:	d302      	bcc.n	800427c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004276:	4b22      	ldr	r3, [pc, #136]	; (8004300 <xTaskResumeAll+0x130>)
 8004278:	2201      	movs	r2, #1
 800427a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800427c:	4b1c      	ldr	r3, [pc, #112]	; (80042f0 <xTaskResumeAll+0x120>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1cb      	bne.n	800421c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800428a:	f000 fb5f 	bl	800494c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800428e:	4b1d      	ldr	r3, [pc, #116]	; (8004304 <xTaskResumeAll+0x134>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d010      	beq.n	80042bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800429a:	f000 f847 	bl	800432c <xTaskIncrementTick>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80042a4:	4b16      	ldr	r3, [pc, #88]	; (8004300 <xTaskResumeAll+0x130>)
 80042a6:	2201      	movs	r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f1      	bne.n	800429a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80042b6:	4b13      	ldr	r3, [pc, #76]	; (8004304 <xTaskResumeAll+0x134>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80042bc:	4b10      	ldr	r3, [pc, #64]	; (8004300 <xTaskResumeAll+0x130>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d009      	beq.n	80042d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80042c4:	2301      	movs	r3, #1
 80042c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80042c8:	4b0f      	ldr	r3, [pc, #60]	; (8004308 <xTaskResumeAll+0x138>)
 80042ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	f3bf 8f4f 	dsb	sy
 80042d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80042d8:	f001 f8e4 	bl	80054a4 <vPortExitCritical>

	return xAlreadyYielded;
 80042dc:	68bb      	ldr	r3, [r7, #8]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000dc4 	.word	0x20000dc4
 80042ec:	20000d9c 	.word	0x20000d9c
 80042f0:	20000d5c 	.word	0x20000d5c
 80042f4:	20000da4 	.word	0x20000da4
 80042f8:	200008cc 	.word	0x200008cc
 80042fc:	200008c8 	.word	0x200008c8
 8004300:	20000db0 	.word	0x20000db0
 8004304:	20000dac 	.word	0x20000dac
 8004308:	e000ed04 	.word	0xe000ed04

0800430c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004312:	4b05      	ldr	r3, [pc, #20]	; (8004328 <xTaskGetTickCount+0x1c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004318:	687b      	ldr	r3, [r7, #4]
}
 800431a:	4618      	mov	r0, r3
 800431c:	370c      	adds	r7, #12
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	20000da0 	.word	0x20000da0

0800432c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004336:	4b4f      	ldr	r3, [pc, #316]	; (8004474 <xTaskIncrementTick+0x148>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	f040 808f 	bne.w	800445e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004340:	4b4d      	ldr	r3, [pc, #308]	; (8004478 <xTaskIncrementTick+0x14c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3301      	adds	r3, #1
 8004346:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004348:	4a4b      	ldr	r2, [pc, #300]	; (8004478 <xTaskIncrementTick+0x14c>)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d120      	bne.n	8004396 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004354:	4b49      	ldr	r3, [pc, #292]	; (800447c <xTaskIncrementTick+0x150>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00a      	beq.n	8004374 <xTaskIncrementTick+0x48>
	__asm volatile
 800435e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004362:	f383 8811 	msr	BASEPRI, r3
 8004366:	f3bf 8f6f 	isb	sy
 800436a:	f3bf 8f4f 	dsb	sy
 800436e:	603b      	str	r3, [r7, #0]
}
 8004370:	bf00      	nop
 8004372:	e7fe      	b.n	8004372 <xTaskIncrementTick+0x46>
 8004374:	4b41      	ldr	r3, [pc, #260]	; (800447c <xTaskIncrementTick+0x150>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	60fb      	str	r3, [r7, #12]
 800437a:	4b41      	ldr	r3, [pc, #260]	; (8004480 <xTaskIncrementTick+0x154>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a3f      	ldr	r2, [pc, #252]	; (800447c <xTaskIncrementTick+0x150>)
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4a3f      	ldr	r2, [pc, #252]	; (8004480 <xTaskIncrementTick+0x154>)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	4b3e      	ldr	r3, [pc, #248]	; (8004484 <xTaskIncrementTick+0x158>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3301      	adds	r3, #1
 800438e:	4a3d      	ldr	r2, [pc, #244]	; (8004484 <xTaskIncrementTick+0x158>)
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	f000 fadb 	bl	800494c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004396:	4b3c      	ldr	r3, [pc, #240]	; (8004488 <xTaskIncrementTick+0x15c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	429a      	cmp	r2, r3
 800439e:	d349      	bcc.n	8004434 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043a0:	4b36      	ldr	r3, [pc, #216]	; (800447c <xTaskIncrementTick+0x150>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d104      	bne.n	80043b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043aa:	4b37      	ldr	r3, [pc, #220]	; (8004488 <xTaskIncrementTick+0x15c>)
 80043ac:	f04f 32ff 	mov.w	r2, #4294967295
 80043b0:	601a      	str	r2, [r3, #0]
					break;
 80043b2:	e03f      	b.n	8004434 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043b4:	4b31      	ldr	r3, [pc, #196]	; (800447c <xTaskIncrementTick+0x150>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d203      	bcs.n	80043d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80043cc:	4a2e      	ldr	r2, [pc, #184]	; (8004488 <xTaskIncrementTick+0x15c>)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80043d2:	e02f      	b.n	8004434 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	3304      	adds	r3, #4
 80043d8:	4618      	mov	r0, r3
 80043da:	f7fe fefb 	bl	80031d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d004      	beq.n	80043f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	3318      	adds	r3, #24
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe fef2 	bl	80031d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043f4:	4b25      	ldr	r3, [pc, #148]	; (800448c <xTaskIncrementTick+0x160>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d903      	bls.n	8004404 <xTaskIncrementTick+0xd8>
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	4a22      	ldr	r2, [pc, #136]	; (800448c <xTaskIncrementTick+0x160>)
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4a1f      	ldr	r2, [pc, #124]	; (8004490 <xTaskIncrementTick+0x164>)
 8004412:	441a      	add	r2, r3
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	3304      	adds	r3, #4
 8004418:	4619      	mov	r1, r3
 800441a:	4610      	mov	r0, r2
 800441c:	f7fe fe7d 	bl	800311a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004424:	4b1b      	ldr	r3, [pc, #108]	; (8004494 <xTaskIncrementTick+0x168>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442a:	429a      	cmp	r2, r3
 800442c:	d3b8      	bcc.n	80043a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800442e:	2301      	movs	r3, #1
 8004430:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004432:	e7b5      	b.n	80043a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004434:	4b17      	ldr	r3, [pc, #92]	; (8004494 <xTaskIncrementTick+0x168>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800443a:	4915      	ldr	r1, [pc, #84]	; (8004490 <xTaskIncrementTick+0x164>)
 800443c:	4613      	mov	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d901      	bls.n	8004450 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800444c:	2301      	movs	r3, #1
 800444e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004450:	4b11      	ldr	r3, [pc, #68]	; (8004498 <xTaskIncrementTick+0x16c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d007      	beq.n	8004468 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004458:	2301      	movs	r3, #1
 800445a:	617b      	str	r3, [r7, #20]
 800445c:	e004      	b.n	8004468 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800445e:	4b0f      	ldr	r3, [pc, #60]	; (800449c <xTaskIncrementTick+0x170>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3301      	adds	r3, #1
 8004464:	4a0d      	ldr	r2, [pc, #52]	; (800449c <xTaskIncrementTick+0x170>)
 8004466:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004468:	697b      	ldr	r3, [r7, #20]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	20000dc4 	.word	0x20000dc4
 8004478:	20000da0 	.word	0x20000da0
 800447c:	20000d54 	.word	0x20000d54
 8004480:	20000d58 	.word	0x20000d58
 8004484:	20000db4 	.word	0x20000db4
 8004488:	20000dbc 	.word	0x20000dbc
 800448c:	20000da4 	.word	0x20000da4
 8004490:	200008cc 	.word	0x200008cc
 8004494:	200008c8 	.word	0x200008c8
 8004498:	20000db0 	.word	0x20000db0
 800449c:	20000dac 	.word	0x20000dac

080044a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80044a6:	4b2a      	ldr	r3, [pc, #168]	; (8004550 <vTaskSwitchContext+0xb0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80044ae:	4b29      	ldr	r3, [pc, #164]	; (8004554 <vTaskSwitchContext+0xb4>)
 80044b0:	2201      	movs	r2, #1
 80044b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80044b4:	e046      	b.n	8004544 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80044b6:	4b27      	ldr	r3, [pc, #156]	; (8004554 <vTaskSwitchContext+0xb4>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044bc:	4b26      	ldr	r3, [pc, #152]	; (8004558 <vTaskSwitchContext+0xb8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	e010      	b.n	80044e6 <vTaskSwitchContext+0x46>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10a      	bne.n	80044e0 <vTaskSwitchContext+0x40>
	__asm volatile
 80044ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ce:	f383 8811 	msr	BASEPRI, r3
 80044d2:	f3bf 8f6f 	isb	sy
 80044d6:	f3bf 8f4f 	dsb	sy
 80044da:	607b      	str	r3, [r7, #4]
}
 80044dc:	bf00      	nop
 80044de:	e7fe      	b.n	80044de <vTaskSwitchContext+0x3e>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	491d      	ldr	r1, [pc, #116]	; (800455c <vTaskSwitchContext+0xbc>)
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4613      	mov	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d0e4      	beq.n	80044c4 <vTaskSwitchContext+0x24>
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	4613      	mov	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4a15      	ldr	r2, [pc, #84]	; (800455c <vTaskSwitchContext+0xbc>)
 8004506:	4413      	add	r3, r2
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	605a      	str	r2, [r3, #4]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	3308      	adds	r3, #8
 800451c:	429a      	cmp	r2, r3
 800451e:	d104      	bne.n	800452a <vTaskSwitchContext+0x8a>
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	4a0b      	ldr	r2, [pc, #44]	; (8004560 <vTaskSwitchContext+0xc0>)
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4a08      	ldr	r2, [pc, #32]	; (8004558 <vTaskSwitchContext+0xb8>)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800453a:	4b09      	ldr	r3, [pc, #36]	; (8004560 <vTaskSwitchContext+0xc0>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	3354      	adds	r3, #84	; 0x54
 8004540:	4a08      	ldr	r2, [pc, #32]	; (8004564 <vTaskSwitchContext+0xc4>)
 8004542:	6013      	str	r3, [r2, #0]
}
 8004544:	bf00      	nop
 8004546:	3714      	adds	r7, #20
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr
 8004550:	20000dc4 	.word	0x20000dc4
 8004554:	20000db0 	.word	0x20000db0
 8004558:	20000da4 	.word	0x20000da4
 800455c:	200008cc 	.word	0x200008cc
 8004560:	200008c8 	.word	0x200008c8
 8004564:	20000068 	.word	0x20000068

08004568 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10a      	bne.n	800458e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457c:	f383 8811 	msr	BASEPRI, r3
 8004580:	f3bf 8f6f 	isb	sy
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	60fb      	str	r3, [r7, #12]
}
 800458a:	bf00      	nop
 800458c:	e7fe      	b.n	800458c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800458e:	4b07      	ldr	r3, [pc, #28]	; (80045ac <vTaskPlaceOnEventList+0x44>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3318      	adds	r3, #24
 8004594:	4619      	mov	r1, r3
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fe fde3 	bl	8003162 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800459c:	2101      	movs	r1, #1
 800459e:	6838      	ldr	r0, [r7, #0]
 80045a0:	f000 fa80 	bl	8004aa4 <prvAddCurrentTaskToDelayedList>
}
 80045a4:	bf00      	nop
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	200008c8 	.word	0x200008c8

080045b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b086      	sub	sp, #24
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10a      	bne.n	80045d8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80045c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c6:	f383 8811 	msr	BASEPRI, r3
 80045ca:	f3bf 8f6f 	isb	sy
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	617b      	str	r3, [r7, #20]
}
 80045d4:	bf00      	nop
 80045d6:	e7fe      	b.n	80045d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80045d8:	4b0a      	ldr	r3, [pc, #40]	; (8004604 <vTaskPlaceOnEventListRestricted+0x54>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	3318      	adds	r3, #24
 80045de:	4619      	mov	r1, r3
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f7fe fd9a 	bl	800311a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d002      	beq.n	80045f2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80045ec:	f04f 33ff 	mov.w	r3, #4294967295
 80045f0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	68b8      	ldr	r0, [r7, #8]
 80045f6:	f000 fa55 	bl	8004aa4 <prvAddCurrentTaskToDelayedList>
	}
 80045fa:	bf00      	nop
 80045fc:	3718      	adds	r7, #24
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	200008c8 	.word	0x200008c8

08004608 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10a      	bne.n	8004634 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800461e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004622:	f383 8811 	msr	BASEPRI, r3
 8004626:	f3bf 8f6f 	isb	sy
 800462a:	f3bf 8f4f 	dsb	sy
 800462e:	60fb      	str	r3, [r7, #12]
}
 8004630:	bf00      	nop
 8004632:	e7fe      	b.n	8004632 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	3318      	adds	r3, #24
 8004638:	4618      	mov	r0, r3
 800463a:	f7fe fdcb 	bl	80031d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800463e:	4b1e      	ldr	r3, [pc, #120]	; (80046b8 <xTaskRemoveFromEventList+0xb0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d11d      	bne.n	8004682 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	3304      	adds	r3, #4
 800464a:	4618      	mov	r0, r3
 800464c:	f7fe fdc2 	bl	80031d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004654:	4b19      	ldr	r3, [pc, #100]	; (80046bc <xTaskRemoveFromEventList+0xb4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d903      	bls.n	8004664 <xTaskRemoveFromEventList+0x5c>
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	4a16      	ldr	r2, [pc, #88]	; (80046bc <xTaskRemoveFromEventList+0xb4>)
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004668:	4613      	mov	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4a13      	ldr	r2, [pc, #76]	; (80046c0 <xTaskRemoveFromEventList+0xb8>)
 8004672:	441a      	add	r2, r3
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	3304      	adds	r3, #4
 8004678:	4619      	mov	r1, r3
 800467a:	4610      	mov	r0, r2
 800467c:	f7fe fd4d 	bl	800311a <vListInsertEnd>
 8004680:	e005      	b.n	800468e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	3318      	adds	r3, #24
 8004686:	4619      	mov	r1, r3
 8004688:	480e      	ldr	r0, [pc, #56]	; (80046c4 <xTaskRemoveFromEventList+0xbc>)
 800468a:	f7fe fd46 	bl	800311a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004692:	4b0d      	ldr	r3, [pc, #52]	; (80046c8 <xTaskRemoveFromEventList+0xc0>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004698:	429a      	cmp	r2, r3
 800469a:	d905      	bls.n	80046a8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800469c:	2301      	movs	r3, #1
 800469e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80046a0:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <xTaskRemoveFromEventList+0xc4>)
 80046a2:	2201      	movs	r2, #1
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	e001      	b.n	80046ac <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80046a8:	2300      	movs	r3, #0
 80046aa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80046ac:	697b      	ldr	r3, [r7, #20]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20000dc4 	.word	0x20000dc4
 80046bc:	20000da4 	.word	0x20000da4
 80046c0:	200008cc 	.word	0x200008cc
 80046c4:	20000d5c 	.word	0x20000d5c
 80046c8:	200008c8 	.word	0x200008c8
 80046cc:	20000db0 	.word	0x20000db0

080046d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80046d8:	4b06      	ldr	r3, [pc, #24]	; (80046f4 <vTaskInternalSetTimeOutState+0x24>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80046e0:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <vTaskInternalSetTimeOutState+0x28>)
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	605a      	str	r2, [r3, #4]
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	20000db4 	.word	0x20000db4
 80046f8:	20000da0 	.word	0x20000da0

080046fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d10a      	bne.n	8004722 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800470c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	613b      	str	r3, [r7, #16]
}
 800471e:	bf00      	nop
 8004720:	e7fe      	b.n	8004720 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10a      	bne.n	800473e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472c:	f383 8811 	msr	BASEPRI, r3
 8004730:	f3bf 8f6f 	isb	sy
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	60fb      	str	r3, [r7, #12]
}
 800473a:	bf00      	nop
 800473c:	e7fe      	b.n	800473c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800473e:	f000 fe81 	bl	8005444 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004742:	4b1d      	ldr	r3, [pc, #116]	; (80047b8 <xTaskCheckForTimeOut+0xbc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800475a:	d102      	bne.n	8004762 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800475c:	2300      	movs	r3, #0
 800475e:	61fb      	str	r3, [r7, #28]
 8004760:	e023      	b.n	80047aa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	4b15      	ldr	r3, [pc, #84]	; (80047bc <xTaskCheckForTimeOut+0xc0>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d007      	beq.n	800477e <xTaskCheckForTimeOut+0x82>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	429a      	cmp	r2, r3
 8004776:	d302      	bcc.n	800477e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004778:	2301      	movs	r3, #1
 800477a:	61fb      	str	r3, [r7, #28]
 800477c:	e015      	b.n	80047aa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	429a      	cmp	r2, r3
 8004786:	d20b      	bcs.n	80047a0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	1ad2      	subs	r2, r2, r3
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff ff9b 	bl	80046d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800479a:	2300      	movs	r3, #0
 800479c:	61fb      	str	r3, [r7, #28]
 800479e:	e004      	b.n	80047aa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80047a6:	2301      	movs	r3, #1
 80047a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80047aa:	f000 fe7b 	bl	80054a4 <vPortExitCritical>

	return xReturn;
 80047ae:	69fb      	ldr	r3, [r7, #28]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3720      	adds	r7, #32
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	20000da0 	.word	0x20000da0
 80047bc:	20000db4 	.word	0x20000db4

080047c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80047c4:	4b03      	ldr	r3, [pc, #12]	; (80047d4 <vTaskMissedYield+0x14>)
 80047c6:	2201      	movs	r2, #1
 80047c8:	601a      	str	r2, [r3, #0]
}
 80047ca:	bf00      	nop
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	20000db0 	.word	0x20000db0

080047d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80047e0:	f000 f852 	bl	8004888 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80047e4:	4b06      	ldr	r3, [pc, #24]	; (8004800 <prvIdleTask+0x28>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d9f9      	bls.n	80047e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80047ec:	4b05      	ldr	r3, [pc, #20]	; (8004804 <prvIdleTask+0x2c>)
 80047ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80047fc:	e7f0      	b.n	80047e0 <prvIdleTask+0x8>
 80047fe:	bf00      	nop
 8004800:	200008cc 	.word	0x200008cc
 8004804:	e000ed04 	.word	0xe000ed04

08004808 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800480e:	2300      	movs	r3, #0
 8004810:	607b      	str	r3, [r7, #4]
 8004812:	e00c      	b.n	800482e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	4613      	mov	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4a12      	ldr	r2, [pc, #72]	; (8004868 <prvInitialiseTaskLists+0x60>)
 8004820:	4413      	add	r3, r2
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe fc4c 	bl	80030c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3301      	adds	r3, #1
 800482c:	607b      	str	r3, [r7, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b37      	cmp	r3, #55	; 0x37
 8004832:	d9ef      	bls.n	8004814 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004834:	480d      	ldr	r0, [pc, #52]	; (800486c <prvInitialiseTaskLists+0x64>)
 8004836:	f7fe fc43 	bl	80030c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800483a:	480d      	ldr	r0, [pc, #52]	; (8004870 <prvInitialiseTaskLists+0x68>)
 800483c:	f7fe fc40 	bl	80030c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004840:	480c      	ldr	r0, [pc, #48]	; (8004874 <prvInitialiseTaskLists+0x6c>)
 8004842:	f7fe fc3d 	bl	80030c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004846:	480c      	ldr	r0, [pc, #48]	; (8004878 <prvInitialiseTaskLists+0x70>)
 8004848:	f7fe fc3a 	bl	80030c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800484c:	480b      	ldr	r0, [pc, #44]	; (800487c <prvInitialiseTaskLists+0x74>)
 800484e:	f7fe fc37 	bl	80030c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004852:	4b0b      	ldr	r3, [pc, #44]	; (8004880 <prvInitialiseTaskLists+0x78>)
 8004854:	4a05      	ldr	r2, [pc, #20]	; (800486c <prvInitialiseTaskLists+0x64>)
 8004856:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004858:	4b0a      	ldr	r3, [pc, #40]	; (8004884 <prvInitialiseTaskLists+0x7c>)
 800485a:	4a05      	ldr	r2, [pc, #20]	; (8004870 <prvInitialiseTaskLists+0x68>)
 800485c:	601a      	str	r2, [r3, #0]
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	200008cc 	.word	0x200008cc
 800486c:	20000d2c 	.word	0x20000d2c
 8004870:	20000d40 	.word	0x20000d40
 8004874:	20000d5c 	.word	0x20000d5c
 8004878:	20000d70 	.word	0x20000d70
 800487c:	20000d88 	.word	0x20000d88
 8004880:	20000d54 	.word	0x20000d54
 8004884:	20000d58 	.word	0x20000d58

08004888 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800488e:	e019      	b.n	80048c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004890:	f000 fdd8 	bl	8005444 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004894:	4b10      	ldr	r3, [pc, #64]	; (80048d8 <prvCheckTasksWaitingTermination+0x50>)
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	3304      	adds	r3, #4
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7fe fc97 	bl	80031d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80048a6:	4b0d      	ldr	r3, [pc, #52]	; (80048dc <prvCheckTasksWaitingTermination+0x54>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	3b01      	subs	r3, #1
 80048ac:	4a0b      	ldr	r2, [pc, #44]	; (80048dc <prvCheckTasksWaitingTermination+0x54>)
 80048ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <prvCheckTasksWaitingTermination+0x58>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	4a0a      	ldr	r2, [pc, #40]	; (80048e0 <prvCheckTasksWaitingTermination+0x58>)
 80048b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80048ba:	f000 fdf3 	bl	80054a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f810 	bl	80048e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <prvCheckTasksWaitingTermination+0x58>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1e1      	bne.n	8004890 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80048cc:	bf00      	nop
 80048ce:	bf00      	nop
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20000d70 	.word	0x20000d70
 80048dc:	20000d9c 	.word	0x20000d9c
 80048e0:	20000d84 	.word	0x20000d84

080048e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	3354      	adds	r3, #84	; 0x54
 80048f0:	4618      	mov	r0, r3
 80048f2:	f001 fa93 	bl	8005e1c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d108      	bne.n	8004912 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004904:	4618      	mov	r0, r3
 8004906:	f000 ff8b 	bl	8005820 <vPortFree>
				vPortFree( pxTCB );
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 ff88 	bl	8005820 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004910:	e018      	b.n	8004944 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8004918:	2b01      	cmp	r3, #1
 800491a:	d103      	bne.n	8004924 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f000 ff7f 	bl	8005820 <vPortFree>
	}
 8004922:	e00f      	b.n	8004944 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800492a:	2b02      	cmp	r3, #2
 800492c:	d00a      	beq.n	8004944 <prvDeleteTCB+0x60>
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	60fb      	str	r3, [r7, #12]
}
 8004940:	bf00      	nop
 8004942:	e7fe      	b.n	8004942 <prvDeleteTCB+0x5e>
	}
 8004944:	bf00      	nop
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004952:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <prvResetNextTaskUnblockTime+0x38>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800495c:	4b0a      	ldr	r3, [pc, #40]	; (8004988 <prvResetNextTaskUnblockTime+0x3c>)
 800495e:	f04f 32ff 	mov.w	r2, #4294967295
 8004962:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004964:	e008      	b.n	8004978 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004966:	4b07      	ldr	r3, [pc, #28]	; (8004984 <prvResetNextTaskUnblockTime+0x38>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	4a04      	ldr	r2, [pc, #16]	; (8004988 <prvResetNextTaskUnblockTime+0x3c>)
 8004976:	6013      	str	r3, [r2, #0]
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	20000d54 	.word	0x20000d54
 8004988:	20000dbc 	.word	0x20000dbc

0800498c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004992:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <xTaskGetSchedulerState+0x34>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d102      	bne.n	80049a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800499a:	2301      	movs	r3, #1
 800499c:	607b      	str	r3, [r7, #4]
 800499e:	e008      	b.n	80049b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049a0:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <xTaskGetSchedulerState+0x38>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d102      	bne.n	80049ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80049a8:	2302      	movs	r3, #2
 80049aa:	607b      	str	r3, [r7, #4]
 80049ac:	e001      	b.n	80049b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80049b2:	687b      	ldr	r3, [r7, #4]
	}
 80049b4:	4618      	mov	r0, r3
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	20000da8 	.word	0x20000da8
 80049c4:	20000dc4 	.word	0x20000dc4

080049c8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80049d4:	2300      	movs	r3, #0
 80049d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d056      	beq.n	8004a8c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80049de:	4b2e      	ldr	r3, [pc, #184]	; (8004a98 <xTaskPriorityDisinherit+0xd0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d00a      	beq.n	80049fe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80049e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ec:	f383 8811 	msr	BASEPRI, r3
 80049f0:	f3bf 8f6f 	isb	sy
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	60fb      	str	r3, [r7, #12]
}
 80049fa:	bf00      	nop
 80049fc:	e7fe      	b.n	80049fc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d10a      	bne.n	8004a1c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a0a:	f383 8811 	msr	BASEPRI, r3
 8004a0e:	f3bf 8f6f 	isb	sy
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	60bb      	str	r3, [r7, #8]
}
 8004a18:	bf00      	nop
 8004a1a:	e7fe      	b.n	8004a1a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a20:	1e5a      	subs	r2, r3, #1
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d02c      	beq.n	8004a8c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d128      	bne.n	8004a8c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	3304      	adds	r3, #4
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fe fbc8 	bl	80031d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a5c:	4b0f      	ldr	r3, [pc, #60]	; (8004a9c <xTaskPriorityDisinherit+0xd4>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d903      	bls.n	8004a6c <xTaskPriorityDisinherit+0xa4>
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a68:	4a0c      	ldr	r2, [pc, #48]	; (8004a9c <xTaskPriorityDisinherit+0xd4>)
 8004a6a:	6013      	str	r3, [r2, #0]
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a70:	4613      	mov	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4413      	add	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <xTaskPriorityDisinherit+0xd8>)
 8004a7a:	441a      	add	r2, r3
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	4619      	mov	r1, r3
 8004a82:	4610      	mov	r0, r2
 8004a84:	f7fe fb49 	bl	800311a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004a8c:	697b      	ldr	r3, [r7, #20]
	}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	200008c8 	.word	0x200008c8
 8004a9c:	20000da4 	.word	0x20000da4
 8004aa0:	200008cc 	.word	0x200008cc

08004aa4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004aae:	4b21      	ldr	r3, [pc, #132]	; (8004b34 <prvAddCurrentTaskToDelayedList+0x90>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ab4:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	3304      	adds	r3, #4
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fe fb8a 	bl	80031d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac6:	d10a      	bne.n	8004ade <prvAddCurrentTaskToDelayedList+0x3a>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d007      	beq.n	8004ade <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ace:	4b1a      	ldr	r3, [pc, #104]	; (8004b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4819      	ldr	r0, [pc, #100]	; (8004b3c <prvAddCurrentTaskToDelayedList+0x98>)
 8004ad8:	f7fe fb1f 	bl	800311a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004adc:	e026      	b.n	8004b2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ae6:	4b14      	ldr	r3, [pc, #80]	; (8004b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d209      	bcs.n	8004b0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004af6:	4b12      	ldr	r3, [pc, #72]	; (8004b40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4b0f      	ldr	r3, [pc, #60]	; (8004b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3304      	adds	r3, #4
 8004b00:	4619      	mov	r1, r3
 8004b02:	4610      	mov	r0, r2
 8004b04:	f7fe fb2d 	bl	8003162 <vListInsert>
}
 8004b08:	e010      	b.n	8004b2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b0a:	4b0e      	ldr	r3, [pc, #56]	; (8004b44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	4b0a      	ldr	r3, [pc, #40]	; (8004b38 <prvAddCurrentTaskToDelayedList+0x94>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	3304      	adds	r3, #4
 8004b14:	4619      	mov	r1, r3
 8004b16:	4610      	mov	r0, r2
 8004b18:	f7fe fb23 	bl	8003162 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b1c:	4b0a      	ldr	r3, [pc, #40]	; (8004b48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d202      	bcs.n	8004b2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004b26:	4a08      	ldr	r2, [pc, #32]	; (8004b48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	6013      	str	r3, [r2, #0]
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	20000da0 	.word	0x20000da0
 8004b38:	200008c8 	.word	0x200008c8
 8004b3c:	20000d88 	.word	0x20000d88
 8004b40:	20000d58 	.word	0x20000d58
 8004b44:	20000d54 	.word	0x20000d54
 8004b48:	20000dbc 	.word	0x20000dbc

08004b4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08a      	sub	sp, #40	; 0x28
 8004b50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004b56:	f000 fb07 	bl	8005168 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004b5a:	4b1c      	ldr	r3, [pc, #112]	; (8004bcc <xTimerCreateTimerTask+0x80>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d021      	beq.n	8004ba6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004b66:	2300      	movs	r3, #0
 8004b68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004b6a:	1d3a      	adds	r2, r7, #4
 8004b6c:	f107 0108 	add.w	r1, r7, #8
 8004b70:	f107 030c 	add.w	r3, r7, #12
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7fe fa89 	bl	800308c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004b7a:	6879      	ldr	r1, [r7, #4]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	9202      	str	r2, [sp, #8]
 8004b82:	9301      	str	r3, [sp, #4]
 8004b84:	2302      	movs	r3, #2
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	2300      	movs	r3, #0
 8004b8a:	460a      	mov	r2, r1
 8004b8c:	4910      	ldr	r1, [pc, #64]	; (8004bd0 <xTimerCreateTimerTask+0x84>)
 8004b8e:	4811      	ldr	r0, [pc, #68]	; (8004bd4 <xTimerCreateTimerTask+0x88>)
 8004b90:	f7ff f836 	bl	8003c00 <xTaskCreateStatic>
 8004b94:	4603      	mov	r3, r0
 8004b96:	4a10      	ldr	r2, [pc, #64]	; (8004bd8 <xTimerCreateTimerTask+0x8c>)
 8004b98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <xTimerCreateTimerTask+0x8c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	613b      	str	r3, [r7, #16]
}
 8004bbe:	bf00      	nop
 8004bc0:	e7fe      	b.n	8004bc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004bc2:	697b      	ldr	r3, [r7, #20]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3718      	adds	r7, #24
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20000df8 	.word	0x20000df8
 8004bd0:	080069e8 	.word	0x080069e8
 8004bd4:	08004d11 	.word	0x08004d11
 8004bd8:	20000dfc 	.word	0x20000dfc

08004bdc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b08a      	sub	sp, #40	; 0x28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
 8004be8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10a      	bne.n	8004c0a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	623b      	str	r3, [r7, #32]
}
 8004c06:	bf00      	nop
 8004c08:	e7fe      	b.n	8004c08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c0a:	4b1a      	ldr	r3, [pc, #104]	; (8004c74 <xTimerGenericCommand+0x98>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d02a      	beq.n	8004c68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b05      	cmp	r3, #5
 8004c22:	dc18      	bgt.n	8004c56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004c24:	f7ff feb2 	bl	800498c <xTaskGetSchedulerState>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d109      	bne.n	8004c42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004c2e:	4b11      	ldr	r3, [pc, #68]	; (8004c74 <xTimerGenericCommand+0x98>)
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	f107 0110 	add.w	r1, r7, #16
 8004c36:	2300      	movs	r3, #0
 8004c38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c3a:	f7fe fbf9 	bl	8003430 <xQueueGenericSend>
 8004c3e:	6278      	str	r0, [r7, #36]	; 0x24
 8004c40:	e012      	b.n	8004c68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004c42:	4b0c      	ldr	r3, [pc, #48]	; (8004c74 <xTimerGenericCommand+0x98>)
 8004c44:	6818      	ldr	r0, [r3, #0]
 8004c46:	f107 0110 	add.w	r1, r7, #16
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f7fe fbef 	bl	8003430 <xQueueGenericSend>
 8004c52:	6278      	str	r0, [r7, #36]	; 0x24
 8004c54:	e008      	b.n	8004c68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004c56:	4b07      	ldr	r3, [pc, #28]	; (8004c74 <xTimerGenericCommand+0x98>)
 8004c58:	6818      	ldr	r0, [r3, #0]
 8004c5a:	f107 0110 	add.w	r1, r7, #16
 8004c5e:	2300      	movs	r3, #0
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	f7fe fce3 	bl	800362c <xQueueGenericSendFromISR>
 8004c66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3728      	adds	r7, #40	; 0x28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	20000df8 	.word	0x20000df8

08004c78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b088      	sub	sp, #32
 8004c7c:	af02      	add	r7, sp, #8
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c82:	4b22      	ldr	r3, [pc, #136]	; (8004d0c <prvProcessExpiredTimer+0x94>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	3304      	adds	r3, #4
 8004c90:	4618      	mov	r0, r3
 8004c92:	f7fe fa9f 	bl	80031d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d022      	beq.n	8004cea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	699a      	ldr	r2, [r3, #24]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	18d1      	adds	r1, r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	6978      	ldr	r0, [r7, #20]
 8004cb2:	f000 f8d1 	bl	8004e58 <prvInsertTimerInActiveList>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d01f      	beq.n	8004cfc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	6978      	ldr	r0, [r7, #20]
 8004cc8:	f7ff ff88 	bl	8004bdc <xTimerGenericCommand>
 8004ccc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d113      	bne.n	8004cfc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	60fb      	str	r3, [r7, #12]
}
 8004ce6:	bf00      	nop
 8004ce8:	e7fe      	b.n	8004ce8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cf0:	f023 0301 	bic.w	r3, r3, #1
 8004cf4:	b2da      	uxtb	r2, r3
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	6978      	ldr	r0, [r7, #20]
 8004d02:	4798      	blx	r3
}
 8004d04:	bf00      	nop
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	20000df0 	.word	0x20000df0

08004d10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d18:	f107 0308 	add.w	r3, r7, #8
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 f857 	bl	8004dd0 <prvGetNextExpireTime>
 8004d22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	4619      	mov	r1, r3
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 f803 	bl	8004d34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004d2e:	f000 f8d5 	bl	8004edc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004d32:	e7f1      	b.n	8004d18 <prvTimerTask+0x8>

08004d34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004d3e:	f7ff fa39 	bl	80041b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004d42:	f107 0308 	add.w	r3, r7, #8
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 f866 	bl	8004e18 <prvSampleTimeNow>
 8004d4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d130      	bne.n	8004db6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <prvProcessTimerOrBlockTask+0x3c>
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d806      	bhi.n	8004d70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004d62:	f7ff fa35 	bl	80041d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004d66:	68f9      	ldr	r1, [r7, #12]
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f7ff ff85 	bl	8004c78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004d6e:	e024      	b.n	8004dba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d008      	beq.n	8004d88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004d76:	4b13      	ldr	r3, [pc, #76]	; (8004dc4 <prvProcessTimerOrBlockTask+0x90>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <prvProcessTimerOrBlockTask+0x50>
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <prvProcessTimerOrBlockTask+0x52>
 8004d84:	2300      	movs	r3, #0
 8004d86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004d88:	4b0f      	ldr	r3, [pc, #60]	; (8004dc8 <prvProcessTimerOrBlockTask+0x94>)
 8004d8a:	6818      	ldr	r0, [r3, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	4619      	mov	r1, r3
 8004d96:	f7fe feff 	bl	8003b98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004d9a:	f7ff fa19 	bl	80041d0 <xTaskResumeAll>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10a      	bne.n	8004dba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004da4:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <prvProcessTimerOrBlockTask+0x98>)
 8004da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004daa:	601a      	str	r2, [r3, #0]
 8004dac:	f3bf 8f4f 	dsb	sy
 8004db0:	f3bf 8f6f 	isb	sy
}
 8004db4:	e001      	b.n	8004dba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004db6:	f7ff fa0b 	bl	80041d0 <xTaskResumeAll>
}
 8004dba:	bf00      	nop
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20000df4 	.word	0x20000df4
 8004dc8:	20000df8 	.word	0x20000df8
 8004dcc:	e000ed04 	.word	0xe000ed04

08004dd0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004dd8:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <prvGetNextExpireTime+0x44>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <prvGetNextExpireTime+0x16>
 8004de2:	2201      	movs	r2, #1
 8004de4:	e000      	b.n	8004de8 <prvGetNextExpireTime+0x18>
 8004de6:	2200      	movs	r2, #0
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d105      	bne.n	8004e00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004df4:	4b07      	ldr	r3, [pc, #28]	; (8004e14 <prvGetNextExpireTime+0x44>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	e001      	b.n	8004e04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e04:	68fb      	ldr	r3, [r7, #12]
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	20000df0 	.word	0x20000df0

08004e18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004e20:	f7ff fa74 	bl	800430c <xTaskGetTickCount>
 8004e24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004e26:	4b0b      	ldr	r3, [pc, #44]	; (8004e54 <prvSampleTimeNow+0x3c>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d205      	bcs.n	8004e3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004e30:	f000 f936 	bl	80050a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	e002      	b.n	8004e42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004e42:	4a04      	ldr	r2, [pc, #16]	; (8004e54 <prvSampleTimeNow+0x3c>)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004e48:	68fb      	ldr	r3, [r7, #12]
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000e00 	.word	0x20000e00

08004e58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
 8004e64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d812      	bhi.n	8004ea4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	1ad2      	subs	r2, r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	699b      	ldr	r3, [r3, #24]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d302      	bcc.n	8004e92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	e01b      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <prvInsertTimerInActiveList+0x7c>)
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	f7fe f960 	bl	8003162 <vListInsert>
 8004ea2:	e012      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d206      	bcs.n	8004eba <prvInsertTimerInActiveList+0x62>
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d302      	bcc.n	8004eba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	617b      	str	r3, [r7, #20]
 8004eb8:	e007      	b.n	8004eca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <prvInsertTimerInActiveList+0x80>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3304      	adds	r3, #4
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	4610      	mov	r0, r2
 8004ec6:	f7fe f94c 	bl	8003162 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004eca:	697b      	ldr	r3, [r7, #20]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	20000df4 	.word	0x20000df4
 8004ed8:	20000df0 	.word	0x20000df0

08004edc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b08e      	sub	sp, #56	; 0x38
 8004ee0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ee2:	e0ca      	b.n	800507a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	da18      	bge.n	8004f1c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004eea:	1d3b      	adds	r3, r7, #4
 8004eec:	3304      	adds	r3, #4
 8004eee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10a      	bne.n	8004f0c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	61fb      	str	r3, [r7, #28]
}
 8004f08:	bf00      	nop
 8004f0a:	e7fe      	b.n	8004f0a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f12:	6850      	ldr	r0, [r2, #4]
 8004f14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f16:	6892      	ldr	r2, [r2, #8]
 8004f18:	4611      	mov	r1, r2
 8004f1a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f2c0 80ab 	blt.w	800507a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f32:	3304      	adds	r3, #4
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7fe f94d 	bl	80031d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004f3a:	463b      	mov	r3, r7
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff ff6b 	bl	8004e18 <prvSampleTimeNow>
 8004f42:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b09      	cmp	r3, #9
 8004f48:	f200 8096 	bhi.w	8005078 <prvProcessReceivedCommands+0x19c>
 8004f4c:	a201      	add	r2, pc, #4	; (adr r2, 8004f54 <prvProcessReceivedCommands+0x78>)
 8004f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f52:	bf00      	nop
 8004f54:	08004f7d 	.word	0x08004f7d
 8004f58:	08004f7d 	.word	0x08004f7d
 8004f5c:	08004f7d 	.word	0x08004f7d
 8004f60:	08004ff1 	.word	0x08004ff1
 8004f64:	08005005 	.word	0x08005005
 8004f68:	0800504f 	.word	0x0800504f
 8004f6c:	08004f7d 	.word	0x08004f7d
 8004f70:	08004f7d 	.word	0x08004f7d
 8004f74:	08004ff1 	.word	0x08004ff1
 8004f78:	08005005 	.word	0x08005005
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f82:	f043 0301 	orr.w	r3, r3, #1
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	18d1      	adds	r1, r2, r3
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f9c:	f7ff ff5c 	bl	8004e58 <prvInsertTimerInActiveList>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d069      	beq.n	800507a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d05e      	beq.n	800507a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	441a      	add	r2, r3
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	2100      	movs	r1, #0
 8004fcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fce:	f7ff fe05 	bl	8004bdc <xTimerGenericCommand>
 8004fd2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d14f      	bne.n	800507a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	61bb      	str	r3, [r7, #24]
}
 8004fec:	bf00      	nop
 8004fee:	e7fe      	b.n	8004fee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ff6:	f023 0301 	bic.w	r3, r3, #1
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005002:	e03a      	b.n	800507a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005006:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	b2da      	uxtb	r2, r3
 8005010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005012:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800501c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10a      	bne.n	800503a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	617b      	str	r3, [r7, #20]
}
 8005036:	bf00      	nop
 8005038:	e7fe      	b.n	8005038 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800503a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	18d1      	adds	r1, r2, r3
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005048:	f7ff ff06 	bl	8004e58 <prvInsertTimerInActiveList>
					break;
 800504c:	e015      	b.n	800507a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800505c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800505e:	f000 fbdf 	bl	8005820 <vPortFree>
 8005062:	e00a      	b.n	800507a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800506a:	f023 0301 	bic.w	r3, r3, #1
 800506e:	b2da      	uxtb	r2, r3
 8005070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005072:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005076:	e000      	b.n	800507a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8005078:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800507a:	4b08      	ldr	r3, [pc, #32]	; (800509c <prvProcessReceivedCommands+0x1c0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	1d39      	adds	r1, r7, #4
 8005080:	2200      	movs	r2, #0
 8005082:	4618      	mov	r0, r3
 8005084:	f7fe fb6e 	bl	8003764 <xQueueReceive>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	f47f af2a 	bne.w	8004ee4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	3730      	adds	r7, #48	; 0x30
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	20000df8 	.word	0x20000df8

080050a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b088      	sub	sp, #32
 80050a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80050a6:	e048      	b.n	800513a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80050a8:	4b2d      	ldr	r3, [pc, #180]	; (8005160 <prvSwitchTimerLists+0xc0>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050b2:	4b2b      	ldr	r3, [pc, #172]	; (8005160 <prvSwitchTimerLists+0xc0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	3304      	adds	r3, #4
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7fe f887 	bl	80031d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050d4:	f003 0304 	and.w	r3, r3, #4
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d02e      	beq.n	800513a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4413      	add	r3, r2
 80050e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80050e6:	68ba      	ldr	r2, [r7, #8]
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d90e      	bls.n	800510c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80050fa:	4b19      	ldr	r3, [pc, #100]	; (8005160 <prvSwitchTimerLists+0xc0>)
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3304      	adds	r3, #4
 8005102:	4619      	mov	r1, r3
 8005104:	4610      	mov	r0, r2
 8005106:	f7fe f82c 	bl	8003162 <vListInsert>
 800510a:	e016      	b.n	800513a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800510c:	2300      	movs	r3, #0
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	2300      	movs	r3, #0
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	2100      	movs	r1, #0
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f7ff fd60 	bl	8004bdc <xTimerGenericCommand>
 800511c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d10a      	bne.n	800513a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	603b      	str	r3, [r7, #0]
}
 8005136:	bf00      	nop
 8005138:	e7fe      	b.n	8005138 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800513a:	4b09      	ldr	r3, [pc, #36]	; (8005160 <prvSwitchTimerLists+0xc0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1b1      	bne.n	80050a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005144:	4b06      	ldr	r3, [pc, #24]	; (8005160 <prvSwitchTimerLists+0xc0>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800514a:	4b06      	ldr	r3, [pc, #24]	; (8005164 <prvSwitchTimerLists+0xc4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a04      	ldr	r2, [pc, #16]	; (8005160 <prvSwitchTimerLists+0xc0>)
 8005150:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005152:	4a04      	ldr	r2, [pc, #16]	; (8005164 <prvSwitchTimerLists+0xc4>)
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	6013      	str	r3, [r2, #0]
}
 8005158:	bf00      	nop
 800515a:	3718      	adds	r7, #24
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	20000df0 	.word	0x20000df0
 8005164:	20000df4 	.word	0x20000df4

08005168 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800516e:	f000 f969 	bl	8005444 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005172:	4b15      	ldr	r3, [pc, #84]	; (80051c8 <prvCheckForValidListAndQueue+0x60>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d120      	bne.n	80051bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800517a:	4814      	ldr	r0, [pc, #80]	; (80051cc <prvCheckForValidListAndQueue+0x64>)
 800517c:	f7fd ffa0 	bl	80030c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005180:	4813      	ldr	r0, [pc, #76]	; (80051d0 <prvCheckForValidListAndQueue+0x68>)
 8005182:	f7fd ff9d 	bl	80030c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005186:	4b13      	ldr	r3, [pc, #76]	; (80051d4 <prvCheckForValidListAndQueue+0x6c>)
 8005188:	4a10      	ldr	r2, [pc, #64]	; (80051cc <prvCheckForValidListAndQueue+0x64>)
 800518a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800518c:	4b12      	ldr	r3, [pc, #72]	; (80051d8 <prvCheckForValidListAndQueue+0x70>)
 800518e:	4a10      	ldr	r2, [pc, #64]	; (80051d0 <prvCheckForValidListAndQueue+0x68>)
 8005190:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005192:	2300      	movs	r3, #0
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	4b11      	ldr	r3, [pc, #68]	; (80051dc <prvCheckForValidListAndQueue+0x74>)
 8005198:	4a11      	ldr	r2, [pc, #68]	; (80051e0 <prvCheckForValidListAndQueue+0x78>)
 800519a:	2110      	movs	r1, #16
 800519c:	200a      	movs	r0, #10
 800519e:	f7fe f8ab 	bl	80032f8 <xQueueGenericCreateStatic>
 80051a2:	4603      	mov	r3, r0
 80051a4:	4a08      	ldr	r2, [pc, #32]	; (80051c8 <prvCheckForValidListAndQueue+0x60>)
 80051a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80051a8:	4b07      	ldr	r3, [pc, #28]	; (80051c8 <prvCheckForValidListAndQueue+0x60>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80051b0:	4b05      	ldr	r3, [pc, #20]	; (80051c8 <prvCheckForValidListAndQueue+0x60>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	490b      	ldr	r1, [pc, #44]	; (80051e4 <prvCheckForValidListAndQueue+0x7c>)
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fe fcc4 	bl	8003b44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051bc:	f000 f972 	bl	80054a4 <vPortExitCritical>
}
 80051c0:	bf00      	nop
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20000df8 	.word	0x20000df8
 80051cc:	20000dc8 	.word	0x20000dc8
 80051d0:	20000ddc 	.word	0x20000ddc
 80051d4:	20000df0 	.word	0x20000df0
 80051d8:	20000df4 	.word	0x20000df4
 80051dc:	20000ea4 	.word	0x20000ea4
 80051e0:	20000e04 	.word	0x20000e04
 80051e4:	080069f0 	.word	0x080069f0

080051e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	3b04      	subs	r3, #4
 80051f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	3b04      	subs	r3, #4
 8005206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f023 0201 	bic.w	r2, r3, #1
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	3b04      	subs	r3, #4
 8005216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005218:	4a0c      	ldr	r2, [pc, #48]	; (800524c <pxPortInitialiseStack+0x64>)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	3b14      	subs	r3, #20
 8005222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3b04      	subs	r3, #4
 800522e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f06f 0202 	mvn.w	r2, #2
 8005236:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	3b20      	subs	r3, #32
 800523c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800523e:	68fb      	ldr	r3, [r7, #12]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	08005251 	.word	0x08005251

08005250 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800525a:	4b12      	ldr	r3, [pc, #72]	; (80052a4 <prvTaskExitError+0x54>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005262:	d00a      	beq.n	800527a <prvTaskExitError+0x2a>
	__asm volatile
 8005264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005268:	f383 8811 	msr	BASEPRI, r3
 800526c:	f3bf 8f6f 	isb	sy
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	60fb      	str	r3, [r7, #12]
}
 8005276:	bf00      	nop
 8005278:	e7fe      	b.n	8005278 <prvTaskExitError+0x28>
	__asm volatile
 800527a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	60bb      	str	r3, [r7, #8]
}
 800528c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800528e:	bf00      	nop
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0fc      	beq.n	8005290 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005296:	bf00      	nop
 8005298:	bf00      	nop
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr
 80052a4:	2000000c 	.word	0x2000000c
	...

080052b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80052b0:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <pxCurrentTCBConst2>)
 80052b2:	6819      	ldr	r1, [r3, #0]
 80052b4:	6808      	ldr	r0, [r1, #0]
 80052b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ba:	f380 8809 	msr	PSP, r0
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f04f 0000 	mov.w	r0, #0
 80052c6:	f380 8811 	msr	BASEPRI, r0
 80052ca:	4770      	bx	lr
 80052cc:	f3af 8000 	nop.w

080052d0 <pxCurrentTCBConst2>:
 80052d0:	200008c8 	.word	0x200008c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop

080052d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80052d8:	4808      	ldr	r0, [pc, #32]	; (80052fc <prvPortStartFirstTask+0x24>)
 80052da:	6800      	ldr	r0, [r0, #0]
 80052dc:	6800      	ldr	r0, [r0, #0]
 80052de:	f380 8808 	msr	MSP, r0
 80052e2:	f04f 0000 	mov.w	r0, #0
 80052e6:	f380 8814 	msr	CONTROL, r0
 80052ea:	b662      	cpsie	i
 80052ec:	b661      	cpsie	f
 80052ee:	f3bf 8f4f 	dsb	sy
 80052f2:	f3bf 8f6f 	isb	sy
 80052f6:	df00      	svc	0
 80052f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80052fa:	bf00      	nop
 80052fc:	e000ed08 	.word	0xe000ed08

08005300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005306:	4b46      	ldr	r3, [pc, #280]	; (8005420 <xPortStartScheduler+0x120>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a46      	ldr	r2, [pc, #280]	; (8005424 <xPortStartScheduler+0x124>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d10a      	bne.n	8005326 <xPortStartScheduler+0x26>
	__asm volatile
 8005310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	613b      	str	r3, [r7, #16]
}
 8005322:	bf00      	nop
 8005324:	e7fe      	b.n	8005324 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005326:	4b3e      	ldr	r3, [pc, #248]	; (8005420 <xPortStartScheduler+0x120>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a3f      	ldr	r2, [pc, #252]	; (8005428 <xPortStartScheduler+0x128>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d10a      	bne.n	8005346 <xPortStartScheduler+0x46>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	60fb      	str	r3, [r7, #12]
}
 8005342:	bf00      	nop
 8005344:	e7fe      	b.n	8005344 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005346:	4b39      	ldr	r3, [pc, #228]	; (800542c <xPortStartScheduler+0x12c>)
 8005348:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	22ff      	movs	r2, #255	; 0xff
 8005356:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	b2db      	uxtb	r3, r3
 800535e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005360:	78fb      	ldrb	r3, [r7, #3]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005368:	b2da      	uxtb	r2, r3
 800536a:	4b31      	ldr	r3, [pc, #196]	; (8005430 <xPortStartScheduler+0x130>)
 800536c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800536e:	4b31      	ldr	r3, [pc, #196]	; (8005434 <xPortStartScheduler+0x134>)
 8005370:	2207      	movs	r2, #7
 8005372:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005374:	e009      	b.n	800538a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005376:	4b2f      	ldr	r3, [pc, #188]	; (8005434 <xPortStartScheduler+0x134>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3b01      	subs	r3, #1
 800537c:	4a2d      	ldr	r2, [pc, #180]	; (8005434 <xPortStartScheduler+0x134>)
 800537e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005380:	78fb      	ldrb	r3, [r7, #3]
 8005382:	b2db      	uxtb	r3, r3
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	b2db      	uxtb	r3, r3
 8005388:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800538a:	78fb      	ldrb	r3, [r7, #3]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005392:	2b80      	cmp	r3, #128	; 0x80
 8005394:	d0ef      	beq.n	8005376 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005396:	4b27      	ldr	r3, [pc, #156]	; (8005434 <xPortStartScheduler+0x134>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f1c3 0307 	rsb	r3, r3, #7
 800539e:	2b04      	cmp	r3, #4
 80053a0:	d00a      	beq.n	80053b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80053a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a6:	f383 8811 	msr	BASEPRI, r3
 80053aa:	f3bf 8f6f 	isb	sy
 80053ae:	f3bf 8f4f 	dsb	sy
 80053b2:	60bb      	str	r3, [r7, #8]
}
 80053b4:	bf00      	nop
 80053b6:	e7fe      	b.n	80053b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80053b8:	4b1e      	ldr	r3, [pc, #120]	; (8005434 <xPortStartScheduler+0x134>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	021b      	lsls	r3, r3, #8
 80053be:	4a1d      	ldr	r2, [pc, #116]	; (8005434 <xPortStartScheduler+0x134>)
 80053c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80053c2:	4b1c      	ldr	r3, [pc, #112]	; (8005434 <xPortStartScheduler+0x134>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053ca:	4a1a      	ldr	r2, [pc, #104]	; (8005434 <xPortStartScheduler+0x134>)
 80053cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80053d6:	4b18      	ldr	r3, [pc, #96]	; (8005438 <xPortStartScheduler+0x138>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a17      	ldr	r2, [pc, #92]	; (8005438 <xPortStartScheduler+0x138>)
 80053dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80053e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80053e2:	4b15      	ldr	r3, [pc, #84]	; (8005438 <xPortStartScheduler+0x138>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a14      	ldr	r2, [pc, #80]	; (8005438 <xPortStartScheduler+0x138>)
 80053e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80053ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80053ee:	f000 f8dd 	bl	80055ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80053f2:	4b12      	ldr	r3, [pc, #72]	; (800543c <xPortStartScheduler+0x13c>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80053f8:	f000 f8fc 	bl	80055f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80053fc:	4b10      	ldr	r3, [pc, #64]	; (8005440 <xPortStartScheduler+0x140>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a0f      	ldr	r2, [pc, #60]	; (8005440 <xPortStartScheduler+0x140>)
 8005402:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005406:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005408:	f7ff ff66 	bl	80052d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800540c:	f7ff f848 	bl	80044a0 <vTaskSwitchContext>
	prvTaskExitError();
 8005410:	f7ff ff1e 	bl	8005250 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3718      	adds	r7, #24
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	e000ed00 	.word	0xe000ed00
 8005424:	410fc271 	.word	0x410fc271
 8005428:	410fc270 	.word	0x410fc270
 800542c:	e000e400 	.word	0xe000e400
 8005430:	20000ef4 	.word	0x20000ef4
 8005434:	20000ef8 	.word	0x20000ef8
 8005438:	e000ed20 	.word	0xe000ed20
 800543c:	2000000c 	.word	0x2000000c
 8005440:	e000ef34 	.word	0xe000ef34

08005444 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
	__asm volatile
 800544a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	607b      	str	r3, [r7, #4]
}
 800545c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800545e:	4b0f      	ldr	r3, [pc, #60]	; (800549c <vPortEnterCritical+0x58>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3301      	adds	r3, #1
 8005464:	4a0d      	ldr	r2, [pc, #52]	; (800549c <vPortEnterCritical+0x58>)
 8005466:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005468:	4b0c      	ldr	r3, [pc, #48]	; (800549c <vPortEnterCritical+0x58>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d10f      	bne.n	8005490 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005470:	4b0b      	ldr	r3, [pc, #44]	; (80054a0 <vPortEnterCritical+0x5c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <vPortEnterCritical+0x4c>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	603b      	str	r3, [r7, #0]
}
 800548c:	bf00      	nop
 800548e:	e7fe      	b.n	800548e <vPortEnterCritical+0x4a>
	}
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr
 800549c:	2000000c 	.word	0x2000000c
 80054a0:	e000ed04 	.word	0xe000ed04

080054a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80054aa:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <vPortExitCritical+0x50>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <vPortExitCritical+0x24>
	__asm volatile
 80054b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	607b      	str	r3, [r7, #4]
}
 80054c4:	bf00      	nop
 80054c6:	e7fe      	b.n	80054c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80054c8:	4b0a      	ldr	r3, [pc, #40]	; (80054f4 <vPortExitCritical+0x50>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3b01      	subs	r3, #1
 80054ce:	4a09      	ldr	r2, [pc, #36]	; (80054f4 <vPortExitCritical+0x50>)
 80054d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80054d2:	4b08      	ldr	r3, [pc, #32]	; (80054f4 <vPortExitCritical+0x50>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d105      	bne.n	80054e6 <vPortExitCritical+0x42>
 80054da:	2300      	movs	r3, #0
 80054dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	f383 8811 	msr	BASEPRI, r3
}
 80054e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80054e6:	bf00      	nop
 80054e8:	370c      	adds	r7, #12
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	2000000c 	.word	0x2000000c
	...

08005500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005500:	f3ef 8009 	mrs	r0, PSP
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	4b15      	ldr	r3, [pc, #84]	; (8005560 <pxCurrentTCBConst>)
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	f01e 0f10 	tst.w	lr, #16
 8005510:	bf08      	it	eq
 8005512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	6010      	str	r0, [r2, #0]
 800551c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005524:	f380 8811 	msr	BASEPRI, r0
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f7fe ffb6 	bl	80044a0 <vTaskSwitchContext>
 8005534:	f04f 0000 	mov.w	r0, #0
 8005538:	f380 8811 	msr	BASEPRI, r0
 800553c:	bc09      	pop	{r0, r3}
 800553e:	6819      	ldr	r1, [r3, #0]
 8005540:	6808      	ldr	r0, [r1, #0]
 8005542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005546:	f01e 0f10 	tst.w	lr, #16
 800554a:	bf08      	it	eq
 800554c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005550:	f380 8809 	msr	PSP, r0
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	f3af 8000 	nop.w

08005560 <pxCurrentTCBConst>:
 8005560:	200008c8 	.word	0x200008c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop

08005568 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	607b      	str	r3, [r7, #4]
}
 8005580:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005582:	f7fe fed3 	bl	800432c <xTaskIncrementTick>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800558c:	4b06      	ldr	r3, [pc, #24]	; (80055a8 <xPortSysTickHandler+0x40>)
 800558e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	2300      	movs	r3, #0
 8005596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	f383 8811 	msr	BASEPRI, r3
}
 800559e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80055a0:	bf00      	nop
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	e000ed04 	.word	0xe000ed04

080055ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055b0:	4b0b      	ldr	r3, [pc, #44]	; (80055e0 <vPortSetupTimerInterrupt+0x34>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80055b6:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <vPortSetupTimerInterrupt+0x38>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80055bc:	4b0a      	ldr	r3, [pc, #40]	; (80055e8 <vPortSetupTimerInterrupt+0x3c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a0a      	ldr	r2, [pc, #40]	; (80055ec <vPortSetupTimerInterrupt+0x40>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	099b      	lsrs	r3, r3, #6
 80055c8:	4a09      	ldr	r2, [pc, #36]	; (80055f0 <vPortSetupTimerInterrupt+0x44>)
 80055ca:	3b01      	subs	r3, #1
 80055cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80055ce:	4b04      	ldr	r3, [pc, #16]	; (80055e0 <vPortSetupTimerInterrupt+0x34>)
 80055d0:	2207      	movs	r2, #7
 80055d2:	601a      	str	r2, [r3, #0]
}
 80055d4:	bf00      	nop
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	e000e010 	.word	0xe000e010
 80055e4:	e000e018 	.word	0xe000e018
 80055e8:	20000000 	.word	0x20000000
 80055ec:	10624dd3 	.word	0x10624dd3
 80055f0:	e000e014 	.word	0xe000e014

080055f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80055f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005604 <vPortEnableVFP+0x10>
 80055f8:	6801      	ldr	r1, [r0, #0]
 80055fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80055fe:	6001      	str	r1, [r0, #0]
 8005600:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005602:	bf00      	nop
 8005604:	e000ed88 	.word	0xe000ed88

08005608 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800560e:	f3ef 8305 	mrs	r3, IPSR
 8005612:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b0f      	cmp	r3, #15
 8005618:	d914      	bls.n	8005644 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800561a:	4a17      	ldr	r2, [pc, #92]	; (8005678 <vPortValidateInterruptPriority+0x70>)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4413      	add	r3, r2
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005624:	4b15      	ldr	r3, [pc, #84]	; (800567c <vPortValidateInterruptPriority+0x74>)
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	7afa      	ldrb	r2, [r7, #11]
 800562a:	429a      	cmp	r2, r3
 800562c:	d20a      	bcs.n	8005644 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	607b      	str	r3, [r7, #4]
}
 8005640:	bf00      	nop
 8005642:	e7fe      	b.n	8005642 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005644:	4b0e      	ldr	r3, [pc, #56]	; (8005680 <vPortValidateInterruptPriority+0x78>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800564c:	4b0d      	ldr	r3, [pc, #52]	; (8005684 <vPortValidateInterruptPriority+0x7c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	429a      	cmp	r2, r3
 8005652:	d90a      	bls.n	800566a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	603b      	str	r3, [r7, #0]
}
 8005666:	bf00      	nop
 8005668:	e7fe      	b.n	8005668 <vPortValidateInterruptPriority+0x60>
	}
 800566a:	bf00      	nop
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	e000e3f0 	.word	0xe000e3f0
 800567c:	20000ef4 	.word	0x20000ef4
 8005680:	e000ed0c 	.word	0xe000ed0c
 8005684:	20000ef8 	.word	0x20000ef8

08005688 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	; 0x28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005690:	2300      	movs	r3, #0
 8005692:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005694:	f7fe fd8e 	bl	80041b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005698:	4b5b      	ldr	r3, [pc, #364]	; (8005808 <pvPortMalloc+0x180>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80056a0:	f000 f920 	bl	80058e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80056a4:	4b59      	ldr	r3, [pc, #356]	; (800580c <pvPortMalloc+0x184>)
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4013      	ands	r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f040 8093 	bne.w	80057d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d01d      	beq.n	80056f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80056b8:	2208      	movs	r2, #8
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4413      	add	r3, r2
 80056be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f003 0307 	and.w	r3, r3, #7
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d014      	beq.n	80056f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f023 0307 	bic.w	r3, r3, #7
 80056d0:	3308      	adds	r3, #8
 80056d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <pvPortMalloc+0x6c>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	617b      	str	r3, [r7, #20]
}
 80056f0:	bf00      	nop
 80056f2:	e7fe      	b.n	80056f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d06e      	beq.n	80057d8 <pvPortMalloc+0x150>
 80056fa:	4b45      	ldr	r3, [pc, #276]	; (8005810 <pvPortMalloc+0x188>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	429a      	cmp	r2, r3
 8005702:	d869      	bhi.n	80057d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005704:	4b43      	ldr	r3, [pc, #268]	; (8005814 <pvPortMalloc+0x18c>)
 8005706:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005708:	4b42      	ldr	r3, [pc, #264]	; (8005814 <pvPortMalloc+0x18c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800570e:	e004      	b.n	800571a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005712:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800571a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	429a      	cmp	r2, r3
 8005722:	d903      	bls.n	800572c <pvPortMalloc+0xa4>
 8005724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1f1      	bne.n	8005710 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800572c:	4b36      	ldr	r3, [pc, #216]	; (8005808 <pvPortMalloc+0x180>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005732:	429a      	cmp	r2, r3
 8005734:	d050      	beq.n	80057d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2208      	movs	r2, #8
 800573c:	4413      	add	r3, r2
 800573e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	1ad2      	subs	r2, r2, r3
 8005750:	2308      	movs	r3, #8
 8005752:	005b      	lsls	r3, r3, #1
 8005754:	429a      	cmp	r2, r3
 8005756:	d91f      	bls.n	8005798 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	f003 0307 	and.w	r3, r3, #7
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <pvPortMalloc+0xf8>
	__asm volatile
 800576a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576e:	f383 8811 	msr	BASEPRI, r3
 8005772:	f3bf 8f6f 	isb	sy
 8005776:	f3bf 8f4f 	dsb	sy
 800577a:	613b      	str	r3, [r7, #16]
}
 800577c:	bf00      	nop
 800577e:	e7fe      	b.n	800577e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	1ad2      	subs	r2, r2, r3
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005792:	69b8      	ldr	r0, [r7, #24]
 8005794:	f000 f908 	bl	80059a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005798:	4b1d      	ldr	r3, [pc, #116]	; (8005810 <pvPortMalloc+0x188>)
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	4a1b      	ldr	r2, [pc, #108]	; (8005810 <pvPortMalloc+0x188>)
 80057a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057a6:	4b1a      	ldr	r3, [pc, #104]	; (8005810 <pvPortMalloc+0x188>)
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	4b1b      	ldr	r3, [pc, #108]	; (8005818 <pvPortMalloc+0x190>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d203      	bcs.n	80057ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057b2:	4b17      	ldr	r3, [pc, #92]	; (8005810 <pvPortMalloc+0x188>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a18      	ldr	r2, [pc, #96]	; (8005818 <pvPortMalloc+0x190>)
 80057b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	4b13      	ldr	r3, [pc, #76]	; (800580c <pvPortMalloc+0x184>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	431a      	orrs	r2, r3
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	2200      	movs	r2, #0
 80057cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80057ce:	4b13      	ldr	r3, [pc, #76]	; (800581c <pvPortMalloc+0x194>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3301      	adds	r3, #1
 80057d4:	4a11      	ldr	r2, [pc, #68]	; (800581c <pvPortMalloc+0x194>)
 80057d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80057d8:	f7fe fcfa 	bl	80041d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f003 0307 	and.w	r3, r3, #7
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <pvPortMalloc+0x174>
	__asm volatile
 80057e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ea:	f383 8811 	msr	BASEPRI, r3
 80057ee:	f3bf 8f6f 	isb	sy
 80057f2:	f3bf 8f4f 	dsb	sy
 80057f6:	60fb      	str	r3, [r7, #12]
}
 80057f8:	bf00      	nop
 80057fa:	e7fe      	b.n	80057fa <pvPortMalloc+0x172>
	return pvReturn;
 80057fc:	69fb      	ldr	r3, [r7, #28]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3728      	adds	r7, #40	; 0x28
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	20004b04 	.word	0x20004b04
 800580c:	20004b18 	.word	0x20004b18
 8005810:	20004b08 	.word	0x20004b08
 8005814:	20004afc 	.word	0x20004afc
 8005818:	20004b0c 	.word	0x20004b0c
 800581c:	20004b10 	.word	0x20004b10

08005820 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d04d      	beq.n	80058ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005832:	2308      	movs	r3, #8
 8005834:	425b      	negs	r3, r3
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	4413      	add	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	4b24      	ldr	r3, [pc, #144]	; (80058d8 <vPortFree+0xb8>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4013      	ands	r3, r2
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10a      	bne.n	8005864 <vPortFree+0x44>
	__asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	60fb      	str	r3, [r7, #12]
}
 8005860:	bf00      	nop
 8005862:	e7fe      	b.n	8005862 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d00a      	beq.n	8005882 <vPortFree+0x62>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	60bb      	str	r3, [r7, #8]
}
 800587e:	bf00      	nop
 8005880:	e7fe      	b.n	8005880 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	4b14      	ldr	r3, [pc, #80]	; (80058d8 <vPortFree+0xb8>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01e      	beq.n	80058ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d11a      	bne.n	80058ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	4b0e      	ldr	r3, [pc, #56]	; (80058d8 <vPortFree+0xb8>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	43db      	mvns	r3, r3
 80058a2:	401a      	ands	r2, r3
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80058a8:	f7fe fc84 	bl	80041b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <vPortFree+0xbc>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4413      	add	r3, r2
 80058b6:	4a09      	ldr	r2, [pc, #36]	; (80058dc <vPortFree+0xbc>)
 80058b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80058ba:	6938      	ldr	r0, [r7, #16]
 80058bc:	f000 f874 	bl	80059a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80058c0:	4b07      	ldr	r3, [pc, #28]	; (80058e0 <vPortFree+0xc0>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	3301      	adds	r3, #1
 80058c6:	4a06      	ldr	r2, [pc, #24]	; (80058e0 <vPortFree+0xc0>)
 80058c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80058ca:	f7fe fc81 	bl	80041d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80058ce:	bf00      	nop
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	20004b18 	.word	0x20004b18
 80058dc:	20004b08 	.word	0x20004b08
 80058e0:	20004b14 	.word	0x20004b14

080058e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80058ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80058f0:	4b27      	ldr	r3, [pc, #156]	; (8005990 <prvHeapInit+0xac>)
 80058f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00c      	beq.n	8005918 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	3307      	adds	r3, #7
 8005902:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0307 	bic.w	r3, r3, #7
 800590a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	4a1f      	ldr	r2, [pc, #124]	; (8005990 <prvHeapInit+0xac>)
 8005914:	4413      	add	r3, r2
 8005916:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800591c:	4a1d      	ldr	r2, [pc, #116]	; (8005994 <prvHeapInit+0xb0>)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005922:	4b1c      	ldr	r3, [pc, #112]	; (8005994 <prvHeapInit+0xb0>)
 8005924:	2200      	movs	r2, #0
 8005926:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	4413      	add	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005930:	2208      	movs	r2, #8
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	1a9b      	subs	r3, r3, r2
 8005936:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 0307 	bic.w	r3, r3, #7
 800593e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4a15      	ldr	r2, [pc, #84]	; (8005998 <prvHeapInit+0xb4>)
 8005944:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005946:	4b14      	ldr	r3, [pc, #80]	; (8005998 <prvHeapInit+0xb4>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2200      	movs	r2, #0
 800594c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800594e:	4b12      	ldr	r3, [pc, #72]	; (8005998 <prvHeapInit+0xb4>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2200      	movs	r2, #0
 8005954:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	1ad2      	subs	r2, r2, r3
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005964:	4b0c      	ldr	r3, [pc, #48]	; (8005998 <prvHeapInit+0xb4>)
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	4a0a      	ldr	r2, [pc, #40]	; (800599c <prvHeapInit+0xb8>)
 8005972:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	4a09      	ldr	r2, [pc, #36]	; (80059a0 <prvHeapInit+0xbc>)
 800597a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800597c:	4b09      	ldr	r3, [pc, #36]	; (80059a4 <prvHeapInit+0xc0>)
 800597e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005982:	601a      	str	r2, [r3, #0]
}
 8005984:	bf00      	nop
 8005986:	3714      	adds	r7, #20
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr
 8005990:	20000efc 	.word	0x20000efc
 8005994:	20004afc 	.word	0x20004afc
 8005998:	20004b04 	.word	0x20004b04
 800599c:	20004b0c 	.word	0x20004b0c
 80059a0:	20004b08 	.word	0x20004b08
 80059a4:	20004b18 	.word	0x20004b18

080059a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80059b0:	4b28      	ldr	r3, [pc, #160]	; (8005a54 <prvInsertBlockIntoFreeList+0xac>)
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	e002      	b.n	80059bc <prvInsertBlockIntoFreeList+0x14>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d8f7      	bhi.n	80059b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	4413      	add	r3, r2
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d108      	bne.n	80059ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	685a      	ldr	r2, [r3, #4]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	441a      	add	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	441a      	add	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d118      	bne.n	8005a30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	4b15      	ldr	r3, [pc, #84]	; (8005a58 <prvInsertBlockIntoFreeList+0xb0>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d00d      	beq.n	8005a26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	441a      	add	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	e008      	b.n	8005a38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005a26:	4b0c      	ldr	r3, [pc, #48]	; (8005a58 <prvInsertBlockIntoFreeList+0xb0>)
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	e003      	b.n	8005a38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d002      	beq.n	8005a46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a46:	bf00      	nop
 8005a48:	3714      	adds	r7, #20
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	20004afc 	.word	0x20004afc
 8005a58:	20004b04 	.word	0x20004b04

08005a5c <__sflush_r>:
 8005a5c:	898a      	ldrh	r2, [r1, #12]
 8005a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a62:	4605      	mov	r5, r0
 8005a64:	0710      	lsls	r0, r2, #28
 8005a66:	460c      	mov	r4, r1
 8005a68:	d458      	bmi.n	8005b1c <__sflush_r+0xc0>
 8005a6a:	684b      	ldr	r3, [r1, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	dc05      	bgt.n	8005a7c <__sflush_r+0x20>
 8005a70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	dc02      	bgt.n	8005a7c <__sflush_r+0x20>
 8005a76:	2000      	movs	r0, #0
 8005a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a7e:	2e00      	cmp	r6, #0
 8005a80:	d0f9      	beq.n	8005a76 <__sflush_r+0x1a>
 8005a82:	2300      	movs	r3, #0
 8005a84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a88:	682f      	ldr	r7, [r5, #0]
 8005a8a:	6a21      	ldr	r1, [r4, #32]
 8005a8c:	602b      	str	r3, [r5, #0]
 8005a8e:	d032      	beq.n	8005af6 <__sflush_r+0x9a>
 8005a90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a92:	89a3      	ldrh	r3, [r4, #12]
 8005a94:	075a      	lsls	r2, r3, #29
 8005a96:	d505      	bpl.n	8005aa4 <__sflush_r+0x48>
 8005a98:	6863      	ldr	r3, [r4, #4]
 8005a9a:	1ac0      	subs	r0, r0, r3
 8005a9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a9e:	b10b      	cbz	r3, 8005aa4 <__sflush_r+0x48>
 8005aa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005aa2:	1ac0      	subs	r0, r0, r3
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005aaa:	6a21      	ldr	r1, [r4, #32]
 8005aac:	4628      	mov	r0, r5
 8005aae:	47b0      	blx	r6
 8005ab0:	1c43      	adds	r3, r0, #1
 8005ab2:	89a3      	ldrh	r3, [r4, #12]
 8005ab4:	d106      	bne.n	8005ac4 <__sflush_r+0x68>
 8005ab6:	6829      	ldr	r1, [r5, #0]
 8005ab8:	291d      	cmp	r1, #29
 8005aba:	d82b      	bhi.n	8005b14 <__sflush_r+0xb8>
 8005abc:	4a29      	ldr	r2, [pc, #164]	; (8005b64 <__sflush_r+0x108>)
 8005abe:	410a      	asrs	r2, r1
 8005ac0:	07d6      	lsls	r6, r2, #31
 8005ac2:	d427      	bmi.n	8005b14 <__sflush_r+0xb8>
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	6062      	str	r2, [r4, #4]
 8005ac8:	04d9      	lsls	r1, r3, #19
 8005aca:	6922      	ldr	r2, [r4, #16]
 8005acc:	6022      	str	r2, [r4, #0]
 8005ace:	d504      	bpl.n	8005ada <__sflush_r+0x7e>
 8005ad0:	1c42      	adds	r2, r0, #1
 8005ad2:	d101      	bne.n	8005ad8 <__sflush_r+0x7c>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b903      	cbnz	r3, 8005ada <__sflush_r+0x7e>
 8005ad8:	6560      	str	r0, [r4, #84]	; 0x54
 8005ada:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005adc:	602f      	str	r7, [r5, #0]
 8005ade:	2900      	cmp	r1, #0
 8005ae0:	d0c9      	beq.n	8005a76 <__sflush_r+0x1a>
 8005ae2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ae6:	4299      	cmp	r1, r3
 8005ae8:	d002      	beq.n	8005af0 <__sflush_r+0x94>
 8005aea:	4628      	mov	r0, r5
 8005aec:	f000 fa5c 	bl	8005fa8 <_free_r>
 8005af0:	2000      	movs	r0, #0
 8005af2:	6360      	str	r0, [r4, #52]	; 0x34
 8005af4:	e7c0      	b.n	8005a78 <__sflush_r+0x1c>
 8005af6:	2301      	movs	r3, #1
 8005af8:	4628      	mov	r0, r5
 8005afa:	47b0      	blx	r6
 8005afc:	1c41      	adds	r1, r0, #1
 8005afe:	d1c8      	bne.n	8005a92 <__sflush_r+0x36>
 8005b00:	682b      	ldr	r3, [r5, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0c5      	beq.n	8005a92 <__sflush_r+0x36>
 8005b06:	2b1d      	cmp	r3, #29
 8005b08:	d001      	beq.n	8005b0e <__sflush_r+0xb2>
 8005b0a:	2b16      	cmp	r3, #22
 8005b0c:	d101      	bne.n	8005b12 <__sflush_r+0xb6>
 8005b0e:	602f      	str	r7, [r5, #0]
 8005b10:	e7b1      	b.n	8005a76 <__sflush_r+0x1a>
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b18:	81a3      	strh	r3, [r4, #12]
 8005b1a:	e7ad      	b.n	8005a78 <__sflush_r+0x1c>
 8005b1c:	690f      	ldr	r7, [r1, #16]
 8005b1e:	2f00      	cmp	r7, #0
 8005b20:	d0a9      	beq.n	8005a76 <__sflush_r+0x1a>
 8005b22:	0793      	lsls	r3, r2, #30
 8005b24:	680e      	ldr	r6, [r1, #0]
 8005b26:	bf08      	it	eq
 8005b28:	694b      	ldreq	r3, [r1, #20]
 8005b2a:	600f      	str	r7, [r1, #0]
 8005b2c:	bf18      	it	ne
 8005b2e:	2300      	movne	r3, #0
 8005b30:	eba6 0807 	sub.w	r8, r6, r7
 8005b34:	608b      	str	r3, [r1, #8]
 8005b36:	f1b8 0f00 	cmp.w	r8, #0
 8005b3a:	dd9c      	ble.n	8005a76 <__sflush_r+0x1a>
 8005b3c:	6a21      	ldr	r1, [r4, #32]
 8005b3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b40:	4643      	mov	r3, r8
 8005b42:	463a      	mov	r2, r7
 8005b44:	4628      	mov	r0, r5
 8005b46:	47b0      	blx	r6
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	dc06      	bgt.n	8005b5a <__sflush_r+0xfe>
 8005b4c:	89a3      	ldrh	r3, [r4, #12]
 8005b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b52:	81a3      	strh	r3, [r4, #12]
 8005b54:	f04f 30ff 	mov.w	r0, #4294967295
 8005b58:	e78e      	b.n	8005a78 <__sflush_r+0x1c>
 8005b5a:	4407      	add	r7, r0
 8005b5c:	eba8 0800 	sub.w	r8, r8, r0
 8005b60:	e7e9      	b.n	8005b36 <__sflush_r+0xda>
 8005b62:	bf00      	nop
 8005b64:	dfbffffe 	.word	0xdfbffffe

08005b68 <_fflush_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	690b      	ldr	r3, [r1, #16]
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	460c      	mov	r4, r1
 8005b70:	b913      	cbnz	r3, 8005b78 <_fflush_r+0x10>
 8005b72:	2500      	movs	r5, #0
 8005b74:	4628      	mov	r0, r5
 8005b76:	bd38      	pop	{r3, r4, r5, pc}
 8005b78:	b118      	cbz	r0, 8005b82 <_fflush_r+0x1a>
 8005b7a:	6a03      	ldr	r3, [r0, #32]
 8005b7c:	b90b      	cbnz	r3, 8005b82 <_fflush_r+0x1a>
 8005b7e:	f000 f8a9 	bl	8005cd4 <__sinit>
 8005b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d0f3      	beq.n	8005b72 <_fflush_r+0xa>
 8005b8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b8c:	07d0      	lsls	r0, r2, #31
 8005b8e:	d404      	bmi.n	8005b9a <_fflush_r+0x32>
 8005b90:	0599      	lsls	r1, r3, #22
 8005b92:	d402      	bmi.n	8005b9a <_fflush_r+0x32>
 8005b94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b96:	f000 f9f7 	bl	8005f88 <__retarget_lock_acquire_recursive>
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	4621      	mov	r1, r4
 8005b9e:	f7ff ff5d 	bl	8005a5c <__sflush_r>
 8005ba2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ba4:	07da      	lsls	r2, r3, #31
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	d4e4      	bmi.n	8005b74 <_fflush_r+0xc>
 8005baa:	89a3      	ldrh	r3, [r4, #12]
 8005bac:	059b      	lsls	r3, r3, #22
 8005bae:	d4e1      	bmi.n	8005b74 <_fflush_r+0xc>
 8005bb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005bb2:	f000 f9ea 	bl	8005f8a <__retarget_lock_release_recursive>
 8005bb6:	e7dd      	b.n	8005b74 <_fflush_r+0xc>

08005bb8 <fflush>:
 8005bb8:	4601      	mov	r1, r0
 8005bba:	b920      	cbnz	r0, 8005bc6 <fflush+0xe>
 8005bbc:	4a04      	ldr	r2, [pc, #16]	; (8005bd0 <fflush+0x18>)
 8005bbe:	4905      	ldr	r1, [pc, #20]	; (8005bd4 <fflush+0x1c>)
 8005bc0:	4805      	ldr	r0, [pc, #20]	; (8005bd8 <fflush+0x20>)
 8005bc2:	f000 b89f 	b.w	8005d04 <_fwalk_sglue>
 8005bc6:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <fflush+0x24>)
 8005bc8:	6818      	ldr	r0, [r3, #0]
 8005bca:	f7ff bfcd 	b.w	8005b68 <_fflush_r>
 8005bce:	bf00      	nop
 8005bd0:	20000010 	.word	0x20000010
 8005bd4:	08005b69 	.word	0x08005b69
 8005bd8:	2000001c 	.word	0x2000001c
 8005bdc:	20000068 	.word	0x20000068

08005be0 <std>:
 8005be0:	2300      	movs	r3, #0
 8005be2:	b510      	push	{r4, lr}
 8005be4:	4604      	mov	r4, r0
 8005be6:	e9c0 3300 	strd	r3, r3, [r0]
 8005bea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bee:	6083      	str	r3, [r0, #8]
 8005bf0:	8181      	strh	r1, [r0, #12]
 8005bf2:	6643      	str	r3, [r0, #100]	; 0x64
 8005bf4:	81c2      	strh	r2, [r0, #14]
 8005bf6:	6183      	str	r3, [r0, #24]
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	2208      	movs	r2, #8
 8005bfc:	305c      	adds	r0, #92	; 0x5c
 8005bfe:	f000 f8f4 	bl	8005dea <memset>
 8005c02:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <std+0x38>)
 8005c04:	6263      	str	r3, [r4, #36]	; 0x24
 8005c06:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <std+0x3c>)
 8005c08:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c0a:	4b05      	ldr	r3, [pc, #20]	; (8005c20 <std+0x40>)
 8005c0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c0e:	4b05      	ldr	r3, [pc, #20]	; (8005c24 <std+0x44>)
 8005c10:	6224      	str	r4, [r4, #32]
 8005c12:	6323      	str	r3, [r4, #48]	; 0x30
 8005c14:	bd10      	pop	{r4, pc}
 8005c16:	bf00      	nop
 8005c18:	08005d65 	.word	0x08005d65
 8005c1c:	08005d87 	.word	0x08005d87
 8005c20:	08005dbf 	.word	0x08005dbf
 8005c24:	08005de3 	.word	0x08005de3

08005c28 <stdio_exit_handler>:
 8005c28:	4a02      	ldr	r2, [pc, #8]	; (8005c34 <stdio_exit_handler+0xc>)
 8005c2a:	4903      	ldr	r1, [pc, #12]	; (8005c38 <stdio_exit_handler+0x10>)
 8005c2c:	4803      	ldr	r0, [pc, #12]	; (8005c3c <stdio_exit_handler+0x14>)
 8005c2e:	f000 b869 	b.w	8005d04 <_fwalk_sglue>
 8005c32:	bf00      	nop
 8005c34:	20000010 	.word	0x20000010
 8005c38:	08005b69 	.word	0x08005b69
 8005c3c:	2000001c 	.word	0x2000001c

08005c40 <cleanup_stdio>:
 8005c40:	6841      	ldr	r1, [r0, #4]
 8005c42:	4b0c      	ldr	r3, [pc, #48]	; (8005c74 <cleanup_stdio+0x34>)
 8005c44:	4299      	cmp	r1, r3
 8005c46:	b510      	push	{r4, lr}
 8005c48:	4604      	mov	r4, r0
 8005c4a:	d001      	beq.n	8005c50 <cleanup_stdio+0x10>
 8005c4c:	f7ff ff8c 	bl	8005b68 <_fflush_r>
 8005c50:	68a1      	ldr	r1, [r4, #8]
 8005c52:	4b09      	ldr	r3, [pc, #36]	; (8005c78 <cleanup_stdio+0x38>)
 8005c54:	4299      	cmp	r1, r3
 8005c56:	d002      	beq.n	8005c5e <cleanup_stdio+0x1e>
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f7ff ff85 	bl	8005b68 <_fflush_r>
 8005c5e:	68e1      	ldr	r1, [r4, #12]
 8005c60:	4b06      	ldr	r3, [pc, #24]	; (8005c7c <cleanup_stdio+0x3c>)
 8005c62:	4299      	cmp	r1, r3
 8005c64:	d004      	beq.n	8005c70 <cleanup_stdio+0x30>
 8005c66:	4620      	mov	r0, r4
 8005c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c6c:	f7ff bf7c 	b.w	8005b68 <_fflush_r>
 8005c70:	bd10      	pop	{r4, pc}
 8005c72:	bf00      	nop
 8005c74:	20004b1c 	.word	0x20004b1c
 8005c78:	20004b84 	.word	0x20004b84
 8005c7c:	20004bec 	.word	0x20004bec

08005c80 <global_stdio_init.part.0>:
 8005c80:	b510      	push	{r4, lr}
 8005c82:	4b0b      	ldr	r3, [pc, #44]	; (8005cb0 <global_stdio_init.part.0+0x30>)
 8005c84:	4c0b      	ldr	r4, [pc, #44]	; (8005cb4 <global_stdio_init.part.0+0x34>)
 8005c86:	4a0c      	ldr	r2, [pc, #48]	; (8005cb8 <global_stdio_init.part.0+0x38>)
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	2104      	movs	r1, #4
 8005c90:	f7ff ffa6 	bl	8005be0 <std>
 8005c94:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005c98:	2201      	movs	r2, #1
 8005c9a:	2109      	movs	r1, #9
 8005c9c:	f7ff ffa0 	bl	8005be0 <std>
 8005ca0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005caa:	2112      	movs	r1, #18
 8005cac:	f7ff bf98 	b.w	8005be0 <std>
 8005cb0:	20004c54 	.word	0x20004c54
 8005cb4:	20004b1c 	.word	0x20004b1c
 8005cb8:	08005c29 	.word	0x08005c29

08005cbc <__sfp_lock_acquire>:
 8005cbc:	4801      	ldr	r0, [pc, #4]	; (8005cc4 <__sfp_lock_acquire+0x8>)
 8005cbe:	f000 b963 	b.w	8005f88 <__retarget_lock_acquire_recursive>
 8005cc2:	bf00      	nop
 8005cc4:	20004c5d 	.word	0x20004c5d

08005cc8 <__sfp_lock_release>:
 8005cc8:	4801      	ldr	r0, [pc, #4]	; (8005cd0 <__sfp_lock_release+0x8>)
 8005cca:	f000 b95e 	b.w	8005f8a <__retarget_lock_release_recursive>
 8005cce:	bf00      	nop
 8005cd0:	20004c5d 	.word	0x20004c5d

08005cd4 <__sinit>:
 8005cd4:	b510      	push	{r4, lr}
 8005cd6:	4604      	mov	r4, r0
 8005cd8:	f7ff fff0 	bl	8005cbc <__sfp_lock_acquire>
 8005cdc:	6a23      	ldr	r3, [r4, #32]
 8005cde:	b11b      	cbz	r3, 8005ce8 <__sinit+0x14>
 8005ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ce4:	f7ff bff0 	b.w	8005cc8 <__sfp_lock_release>
 8005ce8:	4b04      	ldr	r3, [pc, #16]	; (8005cfc <__sinit+0x28>)
 8005cea:	6223      	str	r3, [r4, #32]
 8005cec:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <__sinit+0x2c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1f5      	bne.n	8005ce0 <__sinit+0xc>
 8005cf4:	f7ff ffc4 	bl	8005c80 <global_stdio_init.part.0>
 8005cf8:	e7f2      	b.n	8005ce0 <__sinit+0xc>
 8005cfa:	bf00      	nop
 8005cfc:	08005c41 	.word	0x08005c41
 8005d00:	20004c54 	.word	0x20004c54

08005d04 <_fwalk_sglue>:
 8005d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d08:	4607      	mov	r7, r0
 8005d0a:	4688      	mov	r8, r1
 8005d0c:	4614      	mov	r4, r2
 8005d0e:	2600      	movs	r6, #0
 8005d10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d14:	f1b9 0901 	subs.w	r9, r9, #1
 8005d18:	d505      	bpl.n	8005d26 <_fwalk_sglue+0x22>
 8005d1a:	6824      	ldr	r4, [r4, #0]
 8005d1c:	2c00      	cmp	r4, #0
 8005d1e:	d1f7      	bne.n	8005d10 <_fwalk_sglue+0xc>
 8005d20:	4630      	mov	r0, r6
 8005d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d26:	89ab      	ldrh	r3, [r5, #12]
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d907      	bls.n	8005d3c <_fwalk_sglue+0x38>
 8005d2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d30:	3301      	adds	r3, #1
 8005d32:	d003      	beq.n	8005d3c <_fwalk_sglue+0x38>
 8005d34:	4629      	mov	r1, r5
 8005d36:	4638      	mov	r0, r7
 8005d38:	47c0      	blx	r8
 8005d3a:	4306      	orrs	r6, r0
 8005d3c:	3568      	adds	r5, #104	; 0x68
 8005d3e:	e7e9      	b.n	8005d14 <_fwalk_sglue+0x10>

08005d40 <iprintf>:
 8005d40:	b40f      	push	{r0, r1, r2, r3}
 8005d42:	b507      	push	{r0, r1, r2, lr}
 8005d44:	4906      	ldr	r1, [pc, #24]	; (8005d60 <iprintf+0x20>)
 8005d46:	ab04      	add	r3, sp, #16
 8005d48:	6808      	ldr	r0, [r1, #0]
 8005d4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d4e:	6881      	ldr	r1, [r0, #8]
 8005d50:	9301      	str	r3, [sp, #4]
 8005d52:	f000 fa4b 	bl	80061ec <_vfiprintf_r>
 8005d56:	b003      	add	sp, #12
 8005d58:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d5c:	b004      	add	sp, #16
 8005d5e:	4770      	bx	lr
 8005d60:	20000068 	.word	0x20000068

08005d64 <__sread>:
 8005d64:	b510      	push	{r4, lr}
 8005d66:	460c      	mov	r4, r1
 8005d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d6c:	f000 f8be 	bl	8005eec <_read_r>
 8005d70:	2800      	cmp	r0, #0
 8005d72:	bfab      	itete	ge
 8005d74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d76:	89a3      	ldrhlt	r3, [r4, #12]
 8005d78:	181b      	addge	r3, r3, r0
 8005d7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d7e:	bfac      	ite	ge
 8005d80:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d82:	81a3      	strhlt	r3, [r4, #12]
 8005d84:	bd10      	pop	{r4, pc}

08005d86 <__swrite>:
 8005d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d8a:	461f      	mov	r7, r3
 8005d8c:	898b      	ldrh	r3, [r1, #12]
 8005d8e:	05db      	lsls	r3, r3, #23
 8005d90:	4605      	mov	r5, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	4616      	mov	r6, r2
 8005d96:	d505      	bpl.n	8005da4 <__swrite+0x1e>
 8005d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f000 f892 	bl	8005ec8 <_lseek_r>
 8005da4:	89a3      	ldrh	r3, [r4, #12]
 8005da6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005daa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	4632      	mov	r2, r6
 8005db2:	463b      	mov	r3, r7
 8005db4:	4628      	mov	r0, r5
 8005db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dba:	f000 b8a9 	b.w	8005f10 <_write_r>

08005dbe <__sseek>:
 8005dbe:	b510      	push	{r4, lr}
 8005dc0:	460c      	mov	r4, r1
 8005dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc6:	f000 f87f 	bl	8005ec8 <_lseek_r>
 8005dca:	1c43      	adds	r3, r0, #1
 8005dcc:	89a3      	ldrh	r3, [r4, #12]
 8005dce:	bf15      	itete	ne
 8005dd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8005dd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005dd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005dda:	81a3      	strheq	r3, [r4, #12]
 8005ddc:	bf18      	it	ne
 8005dde:	81a3      	strhne	r3, [r4, #12]
 8005de0:	bd10      	pop	{r4, pc}

08005de2 <__sclose>:
 8005de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005de6:	f000 b809 	b.w	8005dfc <_close_r>

08005dea <memset>:
 8005dea:	4402      	add	r2, r0
 8005dec:	4603      	mov	r3, r0
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d100      	bne.n	8005df4 <memset+0xa>
 8005df2:	4770      	bx	lr
 8005df4:	f803 1b01 	strb.w	r1, [r3], #1
 8005df8:	e7f9      	b.n	8005dee <memset+0x4>
	...

08005dfc <_close_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4d06      	ldr	r5, [pc, #24]	; (8005e18 <_close_r+0x1c>)
 8005e00:	2300      	movs	r3, #0
 8005e02:	4604      	mov	r4, r0
 8005e04:	4608      	mov	r0, r1
 8005e06:	602b      	str	r3, [r5, #0]
 8005e08:	f7fa feea 	bl	8000be0 <_close>
 8005e0c:	1c43      	adds	r3, r0, #1
 8005e0e:	d102      	bne.n	8005e16 <_close_r+0x1a>
 8005e10:	682b      	ldr	r3, [r5, #0]
 8005e12:	b103      	cbz	r3, 8005e16 <_close_r+0x1a>
 8005e14:	6023      	str	r3, [r4, #0]
 8005e16:	bd38      	pop	{r3, r4, r5, pc}
 8005e18:	20004c58 	.word	0x20004c58

08005e1c <_reclaim_reent>:
 8005e1c:	4b29      	ldr	r3, [pc, #164]	; (8005ec4 <_reclaim_reent+0xa8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4283      	cmp	r3, r0
 8005e22:	b570      	push	{r4, r5, r6, lr}
 8005e24:	4604      	mov	r4, r0
 8005e26:	d04b      	beq.n	8005ec0 <_reclaim_reent+0xa4>
 8005e28:	69c3      	ldr	r3, [r0, #28]
 8005e2a:	b143      	cbz	r3, 8005e3e <_reclaim_reent+0x22>
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d144      	bne.n	8005ebc <_reclaim_reent+0xa0>
 8005e32:	69e3      	ldr	r3, [r4, #28]
 8005e34:	6819      	ldr	r1, [r3, #0]
 8005e36:	b111      	cbz	r1, 8005e3e <_reclaim_reent+0x22>
 8005e38:	4620      	mov	r0, r4
 8005e3a:	f000 f8b5 	bl	8005fa8 <_free_r>
 8005e3e:	6961      	ldr	r1, [r4, #20]
 8005e40:	b111      	cbz	r1, 8005e48 <_reclaim_reent+0x2c>
 8005e42:	4620      	mov	r0, r4
 8005e44:	f000 f8b0 	bl	8005fa8 <_free_r>
 8005e48:	69e1      	ldr	r1, [r4, #28]
 8005e4a:	b111      	cbz	r1, 8005e52 <_reclaim_reent+0x36>
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f000 f8ab 	bl	8005fa8 <_free_r>
 8005e52:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005e54:	b111      	cbz	r1, 8005e5c <_reclaim_reent+0x40>
 8005e56:	4620      	mov	r0, r4
 8005e58:	f000 f8a6 	bl	8005fa8 <_free_r>
 8005e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e5e:	b111      	cbz	r1, 8005e66 <_reclaim_reent+0x4a>
 8005e60:	4620      	mov	r0, r4
 8005e62:	f000 f8a1 	bl	8005fa8 <_free_r>
 8005e66:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005e68:	b111      	cbz	r1, 8005e70 <_reclaim_reent+0x54>
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 f89c 	bl	8005fa8 <_free_r>
 8005e70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005e72:	b111      	cbz	r1, 8005e7a <_reclaim_reent+0x5e>
 8005e74:	4620      	mov	r0, r4
 8005e76:	f000 f897 	bl	8005fa8 <_free_r>
 8005e7a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005e7c:	b111      	cbz	r1, 8005e84 <_reclaim_reent+0x68>
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f000 f892 	bl	8005fa8 <_free_r>
 8005e84:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005e86:	b111      	cbz	r1, 8005e8e <_reclaim_reent+0x72>
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f000 f88d 	bl	8005fa8 <_free_r>
 8005e8e:	6a23      	ldr	r3, [r4, #32]
 8005e90:	b1b3      	cbz	r3, 8005ec0 <_reclaim_reent+0xa4>
 8005e92:	4620      	mov	r0, r4
 8005e94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005e98:	4718      	bx	r3
 8005e9a:	5949      	ldr	r1, [r1, r5]
 8005e9c:	b941      	cbnz	r1, 8005eb0 <_reclaim_reent+0x94>
 8005e9e:	3504      	adds	r5, #4
 8005ea0:	69e3      	ldr	r3, [r4, #28]
 8005ea2:	2d80      	cmp	r5, #128	; 0x80
 8005ea4:	68d9      	ldr	r1, [r3, #12]
 8005ea6:	d1f8      	bne.n	8005e9a <_reclaim_reent+0x7e>
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 f87d 	bl	8005fa8 <_free_r>
 8005eae:	e7c0      	b.n	8005e32 <_reclaim_reent+0x16>
 8005eb0:	680e      	ldr	r6, [r1, #0]
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	f000 f878 	bl	8005fa8 <_free_r>
 8005eb8:	4631      	mov	r1, r6
 8005eba:	e7ef      	b.n	8005e9c <_reclaim_reent+0x80>
 8005ebc:	2500      	movs	r5, #0
 8005ebe:	e7ef      	b.n	8005ea0 <_reclaim_reent+0x84>
 8005ec0:	bd70      	pop	{r4, r5, r6, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000068 	.word	0x20000068

08005ec8 <_lseek_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4d07      	ldr	r5, [pc, #28]	; (8005ee8 <_lseek_r+0x20>)
 8005ecc:	4604      	mov	r4, r0
 8005ece:	4608      	mov	r0, r1
 8005ed0:	4611      	mov	r1, r2
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	602a      	str	r2, [r5, #0]
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f7fa fea9 	bl	8000c2e <_lseek>
 8005edc:	1c43      	adds	r3, r0, #1
 8005ede:	d102      	bne.n	8005ee6 <_lseek_r+0x1e>
 8005ee0:	682b      	ldr	r3, [r5, #0]
 8005ee2:	b103      	cbz	r3, 8005ee6 <_lseek_r+0x1e>
 8005ee4:	6023      	str	r3, [r4, #0]
 8005ee6:	bd38      	pop	{r3, r4, r5, pc}
 8005ee8:	20004c58 	.word	0x20004c58

08005eec <_read_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4d07      	ldr	r5, [pc, #28]	; (8005f0c <_read_r+0x20>)
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	4608      	mov	r0, r1
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	602a      	str	r2, [r5, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	f7fa fe37 	bl	8000b6e <_read>
 8005f00:	1c43      	adds	r3, r0, #1
 8005f02:	d102      	bne.n	8005f0a <_read_r+0x1e>
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	b103      	cbz	r3, 8005f0a <_read_r+0x1e>
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	bd38      	pop	{r3, r4, r5, pc}
 8005f0c:	20004c58 	.word	0x20004c58

08005f10 <_write_r>:
 8005f10:	b538      	push	{r3, r4, r5, lr}
 8005f12:	4d07      	ldr	r5, [pc, #28]	; (8005f30 <_write_r+0x20>)
 8005f14:	4604      	mov	r4, r0
 8005f16:	4608      	mov	r0, r1
 8005f18:	4611      	mov	r1, r2
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	602a      	str	r2, [r5, #0]
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f7fa fe42 	bl	8000ba8 <_write>
 8005f24:	1c43      	adds	r3, r0, #1
 8005f26:	d102      	bne.n	8005f2e <_write_r+0x1e>
 8005f28:	682b      	ldr	r3, [r5, #0]
 8005f2a:	b103      	cbz	r3, 8005f2e <_write_r+0x1e>
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	bd38      	pop	{r3, r4, r5, pc}
 8005f30:	20004c58 	.word	0x20004c58

08005f34 <__errno>:
 8005f34:	4b01      	ldr	r3, [pc, #4]	; (8005f3c <__errno+0x8>)
 8005f36:	6818      	ldr	r0, [r3, #0]
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	20000068 	.word	0x20000068

08005f40 <__libc_init_array>:
 8005f40:	b570      	push	{r4, r5, r6, lr}
 8005f42:	4d0d      	ldr	r5, [pc, #52]	; (8005f78 <__libc_init_array+0x38>)
 8005f44:	4c0d      	ldr	r4, [pc, #52]	; (8005f7c <__libc_init_array+0x3c>)
 8005f46:	1b64      	subs	r4, r4, r5
 8005f48:	10a4      	asrs	r4, r4, #2
 8005f4a:	2600      	movs	r6, #0
 8005f4c:	42a6      	cmp	r6, r4
 8005f4e:	d109      	bne.n	8005f64 <__libc_init_array+0x24>
 8005f50:	4d0b      	ldr	r5, [pc, #44]	; (8005f80 <__libc_init_array+0x40>)
 8005f52:	4c0c      	ldr	r4, [pc, #48]	; (8005f84 <__libc_init_array+0x44>)
 8005f54:	f000 fd1e 	bl	8006994 <_init>
 8005f58:	1b64      	subs	r4, r4, r5
 8005f5a:	10a4      	asrs	r4, r4, #2
 8005f5c:	2600      	movs	r6, #0
 8005f5e:	42a6      	cmp	r6, r4
 8005f60:	d105      	bne.n	8005f6e <__libc_init_array+0x2e>
 8005f62:	bd70      	pop	{r4, r5, r6, pc}
 8005f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f68:	4798      	blx	r3
 8005f6a:	3601      	adds	r6, #1
 8005f6c:	e7ee      	b.n	8005f4c <__libc_init_array+0xc>
 8005f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f72:	4798      	blx	r3
 8005f74:	3601      	adds	r6, #1
 8005f76:	e7f2      	b.n	8005f5e <__libc_init_array+0x1e>
 8005f78:	08006a70 	.word	0x08006a70
 8005f7c:	08006a70 	.word	0x08006a70
 8005f80:	08006a70 	.word	0x08006a70
 8005f84:	08006a74 	.word	0x08006a74

08005f88 <__retarget_lock_acquire_recursive>:
 8005f88:	4770      	bx	lr

08005f8a <__retarget_lock_release_recursive>:
 8005f8a:	4770      	bx	lr

08005f8c <memcpy>:
 8005f8c:	440a      	add	r2, r1
 8005f8e:	4291      	cmp	r1, r2
 8005f90:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f94:	d100      	bne.n	8005f98 <memcpy+0xc>
 8005f96:	4770      	bx	lr
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fa2:	4291      	cmp	r1, r2
 8005fa4:	d1f9      	bne.n	8005f9a <memcpy+0xe>
 8005fa6:	bd10      	pop	{r4, pc}

08005fa8 <_free_r>:
 8005fa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005faa:	2900      	cmp	r1, #0
 8005fac:	d044      	beq.n	8006038 <_free_r+0x90>
 8005fae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fb2:	9001      	str	r0, [sp, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f1a1 0404 	sub.w	r4, r1, #4
 8005fba:	bfb8      	it	lt
 8005fbc:	18e4      	addlt	r4, r4, r3
 8005fbe:	f000 f8df 	bl	8006180 <__malloc_lock>
 8005fc2:	4a1e      	ldr	r2, [pc, #120]	; (800603c <_free_r+0x94>)
 8005fc4:	9801      	ldr	r0, [sp, #4]
 8005fc6:	6813      	ldr	r3, [r2, #0]
 8005fc8:	b933      	cbnz	r3, 8005fd8 <_free_r+0x30>
 8005fca:	6063      	str	r3, [r4, #4]
 8005fcc:	6014      	str	r4, [r2, #0]
 8005fce:	b003      	add	sp, #12
 8005fd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fd4:	f000 b8da 	b.w	800618c <__malloc_unlock>
 8005fd8:	42a3      	cmp	r3, r4
 8005fda:	d908      	bls.n	8005fee <_free_r+0x46>
 8005fdc:	6825      	ldr	r5, [r4, #0]
 8005fde:	1961      	adds	r1, r4, r5
 8005fe0:	428b      	cmp	r3, r1
 8005fe2:	bf01      	itttt	eq
 8005fe4:	6819      	ldreq	r1, [r3, #0]
 8005fe6:	685b      	ldreq	r3, [r3, #4]
 8005fe8:	1949      	addeq	r1, r1, r5
 8005fea:	6021      	streq	r1, [r4, #0]
 8005fec:	e7ed      	b.n	8005fca <_free_r+0x22>
 8005fee:	461a      	mov	r2, r3
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	b10b      	cbz	r3, 8005ff8 <_free_r+0x50>
 8005ff4:	42a3      	cmp	r3, r4
 8005ff6:	d9fa      	bls.n	8005fee <_free_r+0x46>
 8005ff8:	6811      	ldr	r1, [r2, #0]
 8005ffa:	1855      	adds	r5, r2, r1
 8005ffc:	42a5      	cmp	r5, r4
 8005ffe:	d10b      	bne.n	8006018 <_free_r+0x70>
 8006000:	6824      	ldr	r4, [r4, #0]
 8006002:	4421      	add	r1, r4
 8006004:	1854      	adds	r4, r2, r1
 8006006:	42a3      	cmp	r3, r4
 8006008:	6011      	str	r1, [r2, #0]
 800600a:	d1e0      	bne.n	8005fce <_free_r+0x26>
 800600c:	681c      	ldr	r4, [r3, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	6053      	str	r3, [r2, #4]
 8006012:	440c      	add	r4, r1
 8006014:	6014      	str	r4, [r2, #0]
 8006016:	e7da      	b.n	8005fce <_free_r+0x26>
 8006018:	d902      	bls.n	8006020 <_free_r+0x78>
 800601a:	230c      	movs	r3, #12
 800601c:	6003      	str	r3, [r0, #0]
 800601e:	e7d6      	b.n	8005fce <_free_r+0x26>
 8006020:	6825      	ldr	r5, [r4, #0]
 8006022:	1961      	adds	r1, r4, r5
 8006024:	428b      	cmp	r3, r1
 8006026:	bf04      	itt	eq
 8006028:	6819      	ldreq	r1, [r3, #0]
 800602a:	685b      	ldreq	r3, [r3, #4]
 800602c:	6063      	str	r3, [r4, #4]
 800602e:	bf04      	itt	eq
 8006030:	1949      	addeq	r1, r1, r5
 8006032:	6021      	streq	r1, [r4, #0]
 8006034:	6054      	str	r4, [r2, #4]
 8006036:	e7ca      	b.n	8005fce <_free_r+0x26>
 8006038:	b003      	add	sp, #12
 800603a:	bd30      	pop	{r4, r5, pc}
 800603c:	20004c60 	.word	0x20004c60

08006040 <sbrk_aligned>:
 8006040:	b570      	push	{r4, r5, r6, lr}
 8006042:	4e0e      	ldr	r6, [pc, #56]	; (800607c <sbrk_aligned+0x3c>)
 8006044:	460c      	mov	r4, r1
 8006046:	6831      	ldr	r1, [r6, #0]
 8006048:	4605      	mov	r5, r0
 800604a:	b911      	cbnz	r1, 8006052 <sbrk_aligned+0x12>
 800604c:	f000 fc0e 	bl	800686c <_sbrk_r>
 8006050:	6030      	str	r0, [r6, #0]
 8006052:	4621      	mov	r1, r4
 8006054:	4628      	mov	r0, r5
 8006056:	f000 fc09 	bl	800686c <_sbrk_r>
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	d00a      	beq.n	8006074 <sbrk_aligned+0x34>
 800605e:	1cc4      	adds	r4, r0, #3
 8006060:	f024 0403 	bic.w	r4, r4, #3
 8006064:	42a0      	cmp	r0, r4
 8006066:	d007      	beq.n	8006078 <sbrk_aligned+0x38>
 8006068:	1a21      	subs	r1, r4, r0
 800606a:	4628      	mov	r0, r5
 800606c:	f000 fbfe 	bl	800686c <_sbrk_r>
 8006070:	3001      	adds	r0, #1
 8006072:	d101      	bne.n	8006078 <sbrk_aligned+0x38>
 8006074:	f04f 34ff 	mov.w	r4, #4294967295
 8006078:	4620      	mov	r0, r4
 800607a:	bd70      	pop	{r4, r5, r6, pc}
 800607c:	20004c64 	.word	0x20004c64

08006080 <_malloc_r>:
 8006080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006084:	1ccd      	adds	r5, r1, #3
 8006086:	f025 0503 	bic.w	r5, r5, #3
 800608a:	3508      	adds	r5, #8
 800608c:	2d0c      	cmp	r5, #12
 800608e:	bf38      	it	cc
 8006090:	250c      	movcc	r5, #12
 8006092:	2d00      	cmp	r5, #0
 8006094:	4607      	mov	r7, r0
 8006096:	db01      	blt.n	800609c <_malloc_r+0x1c>
 8006098:	42a9      	cmp	r1, r5
 800609a:	d905      	bls.n	80060a8 <_malloc_r+0x28>
 800609c:	230c      	movs	r3, #12
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	2600      	movs	r6, #0
 80060a2:	4630      	mov	r0, r6
 80060a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800617c <_malloc_r+0xfc>
 80060ac:	f000 f868 	bl	8006180 <__malloc_lock>
 80060b0:	f8d8 3000 	ldr.w	r3, [r8]
 80060b4:	461c      	mov	r4, r3
 80060b6:	bb5c      	cbnz	r4, 8006110 <_malloc_r+0x90>
 80060b8:	4629      	mov	r1, r5
 80060ba:	4638      	mov	r0, r7
 80060bc:	f7ff ffc0 	bl	8006040 <sbrk_aligned>
 80060c0:	1c43      	adds	r3, r0, #1
 80060c2:	4604      	mov	r4, r0
 80060c4:	d155      	bne.n	8006172 <_malloc_r+0xf2>
 80060c6:	f8d8 4000 	ldr.w	r4, [r8]
 80060ca:	4626      	mov	r6, r4
 80060cc:	2e00      	cmp	r6, #0
 80060ce:	d145      	bne.n	800615c <_malloc_r+0xdc>
 80060d0:	2c00      	cmp	r4, #0
 80060d2:	d048      	beq.n	8006166 <_malloc_r+0xe6>
 80060d4:	6823      	ldr	r3, [r4, #0]
 80060d6:	4631      	mov	r1, r6
 80060d8:	4638      	mov	r0, r7
 80060da:	eb04 0903 	add.w	r9, r4, r3
 80060de:	f000 fbc5 	bl	800686c <_sbrk_r>
 80060e2:	4581      	cmp	r9, r0
 80060e4:	d13f      	bne.n	8006166 <_malloc_r+0xe6>
 80060e6:	6821      	ldr	r1, [r4, #0]
 80060e8:	1a6d      	subs	r5, r5, r1
 80060ea:	4629      	mov	r1, r5
 80060ec:	4638      	mov	r0, r7
 80060ee:	f7ff ffa7 	bl	8006040 <sbrk_aligned>
 80060f2:	3001      	adds	r0, #1
 80060f4:	d037      	beq.n	8006166 <_malloc_r+0xe6>
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	442b      	add	r3, r5
 80060fa:	6023      	str	r3, [r4, #0]
 80060fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d038      	beq.n	8006176 <_malloc_r+0xf6>
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	42a2      	cmp	r2, r4
 8006108:	d12b      	bne.n	8006162 <_malloc_r+0xe2>
 800610a:	2200      	movs	r2, #0
 800610c:	605a      	str	r2, [r3, #4]
 800610e:	e00f      	b.n	8006130 <_malloc_r+0xb0>
 8006110:	6822      	ldr	r2, [r4, #0]
 8006112:	1b52      	subs	r2, r2, r5
 8006114:	d41f      	bmi.n	8006156 <_malloc_r+0xd6>
 8006116:	2a0b      	cmp	r2, #11
 8006118:	d917      	bls.n	800614a <_malloc_r+0xca>
 800611a:	1961      	adds	r1, r4, r5
 800611c:	42a3      	cmp	r3, r4
 800611e:	6025      	str	r5, [r4, #0]
 8006120:	bf18      	it	ne
 8006122:	6059      	strne	r1, [r3, #4]
 8006124:	6863      	ldr	r3, [r4, #4]
 8006126:	bf08      	it	eq
 8006128:	f8c8 1000 	streq.w	r1, [r8]
 800612c:	5162      	str	r2, [r4, r5]
 800612e:	604b      	str	r3, [r1, #4]
 8006130:	4638      	mov	r0, r7
 8006132:	f104 060b 	add.w	r6, r4, #11
 8006136:	f000 f829 	bl	800618c <__malloc_unlock>
 800613a:	f026 0607 	bic.w	r6, r6, #7
 800613e:	1d23      	adds	r3, r4, #4
 8006140:	1af2      	subs	r2, r6, r3
 8006142:	d0ae      	beq.n	80060a2 <_malloc_r+0x22>
 8006144:	1b9b      	subs	r3, r3, r6
 8006146:	50a3      	str	r3, [r4, r2]
 8006148:	e7ab      	b.n	80060a2 <_malloc_r+0x22>
 800614a:	42a3      	cmp	r3, r4
 800614c:	6862      	ldr	r2, [r4, #4]
 800614e:	d1dd      	bne.n	800610c <_malloc_r+0x8c>
 8006150:	f8c8 2000 	str.w	r2, [r8]
 8006154:	e7ec      	b.n	8006130 <_malloc_r+0xb0>
 8006156:	4623      	mov	r3, r4
 8006158:	6864      	ldr	r4, [r4, #4]
 800615a:	e7ac      	b.n	80060b6 <_malloc_r+0x36>
 800615c:	4634      	mov	r4, r6
 800615e:	6876      	ldr	r6, [r6, #4]
 8006160:	e7b4      	b.n	80060cc <_malloc_r+0x4c>
 8006162:	4613      	mov	r3, r2
 8006164:	e7cc      	b.n	8006100 <_malloc_r+0x80>
 8006166:	230c      	movs	r3, #12
 8006168:	603b      	str	r3, [r7, #0]
 800616a:	4638      	mov	r0, r7
 800616c:	f000 f80e 	bl	800618c <__malloc_unlock>
 8006170:	e797      	b.n	80060a2 <_malloc_r+0x22>
 8006172:	6025      	str	r5, [r4, #0]
 8006174:	e7dc      	b.n	8006130 <_malloc_r+0xb0>
 8006176:	605b      	str	r3, [r3, #4]
 8006178:	deff      	udf	#255	; 0xff
 800617a:	bf00      	nop
 800617c:	20004c60 	.word	0x20004c60

08006180 <__malloc_lock>:
 8006180:	4801      	ldr	r0, [pc, #4]	; (8006188 <__malloc_lock+0x8>)
 8006182:	f7ff bf01 	b.w	8005f88 <__retarget_lock_acquire_recursive>
 8006186:	bf00      	nop
 8006188:	20004c5c 	.word	0x20004c5c

0800618c <__malloc_unlock>:
 800618c:	4801      	ldr	r0, [pc, #4]	; (8006194 <__malloc_unlock+0x8>)
 800618e:	f7ff befc 	b.w	8005f8a <__retarget_lock_release_recursive>
 8006192:	bf00      	nop
 8006194:	20004c5c 	.word	0x20004c5c

08006198 <__sfputc_r>:
 8006198:	6893      	ldr	r3, [r2, #8]
 800619a:	3b01      	subs	r3, #1
 800619c:	2b00      	cmp	r3, #0
 800619e:	b410      	push	{r4}
 80061a0:	6093      	str	r3, [r2, #8]
 80061a2:	da08      	bge.n	80061b6 <__sfputc_r+0x1e>
 80061a4:	6994      	ldr	r4, [r2, #24]
 80061a6:	42a3      	cmp	r3, r4
 80061a8:	db01      	blt.n	80061ae <__sfputc_r+0x16>
 80061aa:	290a      	cmp	r1, #10
 80061ac:	d103      	bne.n	80061b6 <__sfputc_r+0x1e>
 80061ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061b2:	f000 bac5 	b.w	8006740 <__swbuf_r>
 80061b6:	6813      	ldr	r3, [r2, #0]
 80061b8:	1c58      	adds	r0, r3, #1
 80061ba:	6010      	str	r0, [r2, #0]
 80061bc:	7019      	strb	r1, [r3, #0]
 80061be:	4608      	mov	r0, r1
 80061c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <__sfputs_r>:
 80061c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c8:	4606      	mov	r6, r0
 80061ca:	460f      	mov	r7, r1
 80061cc:	4614      	mov	r4, r2
 80061ce:	18d5      	adds	r5, r2, r3
 80061d0:	42ac      	cmp	r4, r5
 80061d2:	d101      	bne.n	80061d8 <__sfputs_r+0x12>
 80061d4:	2000      	movs	r0, #0
 80061d6:	e007      	b.n	80061e8 <__sfputs_r+0x22>
 80061d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061dc:	463a      	mov	r2, r7
 80061de:	4630      	mov	r0, r6
 80061e0:	f7ff ffda 	bl	8006198 <__sfputc_r>
 80061e4:	1c43      	adds	r3, r0, #1
 80061e6:	d1f3      	bne.n	80061d0 <__sfputs_r+0xa>
 80061e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080061ec <_vfiprintf_r>:
 80061ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f0:	460d      	mov	r5, r1
 80061f2:	b09d      	sub	sp, #116	; 0x74
 80061f4:	4614      	mov	r4, r2
 80061f6:	4698      	mov	r8, r3
 80061f8:	4606      	mov	r6, r0
 80061fa:	b118      	cbz	r0, 8006204 <_vfiprintf_r+0x18>
 80061fc:	6a03      	ldr	r3, [r0, #32]
 80061fe:	b90b      	cbnz	r3, 8006204 <_vfiprintf_r+0x18>
 8006200:	f7ff fd68 	bl	8005cd4 <__sinit>
 8006204:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006206:	07d9      	lsls	r1, r3, #31
 8006208:	d405      	bmi.n	8006216 <_vfiprintf_r+0x2a>
 800620a:	89ab      	ldrh	r3, [r5, #12]
 800620c:	059a      	lsls	r2, r3, #22
 800620e:	d402      	bmi.n	8006216 <_vfiprintf_r+0x2a>
 8006210:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006212:	f7ff feb9 	bl	8005f88 <__retarget_lock_acquire_recursive>
 8006216:	89ab      	ldrh	r3, [r5, #12]
 8006218:	071b      	lsls	r3, r3, #28
 800621a:	d501      	bpl.n	8006220 <_vfiprintf_r+0x34>
 800621c:	692b      	ldr	r3, [r5, #16]
 800621e:	b99b      	cbnz	r3, 8006248 <_vfiprintf_r+0x5c>
 8006220:	4629      	mov	r1, r5
 8006222:	4630      	mov	r0, r6
 8006224:	f000 faca 	bl	80067bc <__swsetup_r>
 8006228:	b170      	cbz	r0, 8006248 <_vfiprintf_r+0x5c>
 800622a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800622c:	07dc      	lsls	r4, r3, #31
 800622e:	d504      	bpl.n	800623a <_vfiprintf_r+0x4e>
 8006230:	f04f 30ff 	mov.w	r0, #4294967295
 8006234:	b01d      	add	sp, #116	; 0x74
 8006236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623a:	89ab      	ldrh	r3, [r5, #12]
 800623c:	0598      	lsls	r0, r3, #22
 800623e:	d4f7      	bmi.n	8006230 <_vfiprintf_r+0x44>
 8006240:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006242:	f7ff fea2 	bl	8005f8a <__retarget_lock_release_recursive>
 8006246:	e7f3      	b.n	8006230 <_vfiprintf_r+0x44>
 8006248:	2300      	movs	r3, #0
 800624a:	9309      	str	r3, [sp, #36]	; 0x24
 800624c:	2320      	movs	r3, #32
 800624e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006252:	f8cd 800c 	str.w	r8, [sp, #12]
 8006256:	2330      	movs	r3, #48	; 0x30
 8006258:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800640c <_vfiprintf_r+0x220>
 800625c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006260:	f04f 0901 	mov.w	r9, #1
 8006264:	4623      	mov	r3, r4
 8006266:	469a      	mov	sl, r3
 8006268:	f813 2b01 	ldrb.w	r2, [r3], #1
 800626c:	b10a      	cbz	r2, 8006272 <_vfiprintf_r+0x86>
 800626e:	2a25      	cmp	r2, #37	; 0x25
 8006270:	d1f9      	bne.n	8006266 <_vfiprintf_r+0x7a>
 8006272:	ebba 0b04 	subs.w	fp, sl, r4
 8006276:	d00b      	beq.n	8006290 <_vfiprintf_r+0xa4>
 8006278:	465b      	mov	r3, fp
 800627a:	4622      	mov	r2, r4
 800627c:	4629      	mov	r1, r5
 800627e:	4630      	mov	r0, r6
 8006280:	f7ff ffa1 	bl	80061c6 <__sfputs_r>
 8006284:	3001      	adds	r0, #1
 8006286:	f000 80a9 	beq.w	80063dc <_vfiprintf_r+0x1f0>
 800628a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800628c:	445a      	add	r2, fp
 800628e:	9209      	str	r2, [sp, #36]	; 0x24
 8006290:	f89a 3000 	ldrb.w	r3, [sl]
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 80a1 	beq.w	80063dc <_vfiprintf_r+0x1f0>
 800629a:	2300      	movs	r3, #0
 800629c:	f04f 32ff 	mov.w	r2, #4294967295
 80062a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062a4:	f10a 0a01 	add.w	sl, sl, #1
 80062a8:	9304      	str	r3, [sp, #16]
 80062aa:	9307      	str	r3, [sp, #28]
 80062ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062b0:	931a      	str	r3, [sp, #104]	; 0x68
 80062b2:	4654      	mov	r4, sl
 80062b4:	2205      	movs	r2, #5
 80062b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ba:	4854      	ldr	r0, [pc, #336]	; (800640c <_vfiprintf_r+0x220>)
 80062bc:	f7f9 ff98 	bl	80001f0 <memchr>
 80062c0:	9a04      	ldr	r2, [sp, #16]
 80062c2:	b9d8      	cbnz	r0, 80062fc <_vfiprintf_r+0x110>
 80062c4:	06d1      	lsls	r1, r2, #27
 80062c6:	bf44      	itt	mi
 80062c8:	2320      	movmi	r3, #32
 80062ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062ce:	0713      	lsls	r3, r2, #28
 80062d0:	bf44      	itt	mi
 80062d2:	232b      	movmi	r3, #43	; 0x2b
 80062d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062d8:	f89a 3000 	ldrb.w	r3, [sl]
 80062dc:	2b2a      	cmp	r3, #42	; 0x2a
 80062de:	d015      	beq.n	800630c <_vfiprintf_r+0x120>
 80062e0:	9a07      	ldr	r2, [sp, #28]
 80062e2:	4654      	mov	r4, sl
 80062e4:	2000      	movs	r0, #0
 80062e6:	f04f 0c0a 	mov.w	ip, #10
 80062ea:	4621      	mov	r1, r4
 80062ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f0:	3b30      	subs	r3, #48	; 0x30
 80062f2:	2b09      	cmp	r3, #9
 80062f4:	d94d      	bls.n	8006392 <_vfiprintf_r+0x1a6>
 80062f6:	b1b0      	cbz	r0, 8006326 <_vfiprintf_r+0x13a>
 80062f8:	9207      	str	r2, [sp, #28]
 80062fa:	e014      	b.n	8006326 <_vfiprintf_r+0x13a>
 80062fc:	eba0 0308 	sub.w	r3, r0, r8
 8006300:	fa09 f303 	lsl.w	r3, r9, r3
 8006304:	4313      	orrs	r3, r2
 8006306:	9304      	str	r3, [sp, #16]
 8006308:	46a2      	mov	sl, r4
 800630a:	e7d2      	b.n	80062b2 <_vfiprintf_r+0xc6>
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	1d19      	adds	r1, r3, #4
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	9103      	str	r1, [sp, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	bfbb      	ittet	lt
 8006318:	425b      	neglt	r3, r3
 800631a:	f042 0202 	orrlt.w	r2, r2, #2
 800631e:	9307      	strge	r3, [sp, #28]
 8006320:	9307      	strlt	r3, [sp, #28]
 8006322:	bfb8      	it	lt
 8006324:	9204      	strlt	r2, [sp, #16]
 8006326:	7823      	ldrb	r3, [r4, #0]
 8006328:	2b2e      	cmp	r3, #46	; 0x2e
 800632a:	d10c      	bne.n	8006346 <_vfiprintf_r+0x15a>
 800632c:	7863      	ldrb	r3, [r4, #1]
 800632e:	2b2a      	cmp	r3, #42	; 0x2a
 8006330:	d134      	bne.n	800639c <_vfiprintf_r+0x1b0>
 8006332:	9b03      	ldr	r3, [sp, #12]
 8006334:	1d1a      	adds	r2, r3, #4
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	9203      	str	r2, [sp, #12]
 800633a:	2b00      	cmp	r3, #0
 800633c:	bfb8      	it	lt
 800633e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006342:	3402      	adds	r4, #2
 8006344:	9305      	str	r3, [sp, #20]
 8006346:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800641c <_vfiprintf_r+0x230>
 800634a:	7821      	ldrb	r1, [r4, #0]
 800634c:	2203      	movs	r2, #3
 800634e:	4650      	mov	r0, sl
 8006350:	f7f9 ff4e 	bl	80001f0 <memchr>
 8006354:	b138      	cbz	r0, 8006366 <_vfiprintf_r+0x17a>
 8006356:	9b04      	ldr	r3, [sp, #16]
 8006358:	eba0 000a 	sub.w	r0, r0, sl
 800635c:	2240      	movs	r2, #64	; 0x40
 800635e:	4082      	lsls	r2, r0
 8006360:	4313      	orrs	r3, r2
 8006362:	3401      	adds	r4, #1
 8006364:	9304      	str	r3, [sp, #16]
 8006366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800636a:	4829      	ldr	r0, [pc, #164]	; (8006410 <_vfiprintf_r+0x224>)
 800636c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006370:	2206      	movs	r2, #6
 8006372:	f7f9 ff3d 	bl	80001f0 <memchr>
 8006376:	2800      	cmp	r0, #0
 8006378:	d03f      	beq.n	80063fa <_vfiprintf_r+0x20e>
 800637a:	4b26      	ldr	r3, [pc, #152]	; (8006414 <_vfiprintf_r+0x228>)
 800637c:	bb1b      	cbnz	r3, 80063c6 <_vfiprintf_r+0x1da>
 800637e:	9b03      	ldr	r3, [sp, #12]
 8006380:	3307      	adds	r3, #7
 8006382:	f023 0307 	bic.w	r3, r3, #7
 8006386:	3308      	adds	r3, #8
 8006388:	9303      	str	r3, [sp, #12]
 800638a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638c:	443b      	add	r3, r7
 800638e:	9309      	str	r3, [sp, #36]	; 0x24
 8006390:	e768      	b.n	8006264 <_vfiprintf_r+0x78>
 8006392:	fb0c 3202 	mla	r2, ip, r2, r3
 8006396:	460c      	mov	r4, r1
 8006398:	2001      	movs	r0, #1
 800639a:	e7a6      	b.n	80062ea <_vfiprintf_r+0xfe>
 800639c:	2300      	movs	r3, #0
 800639e:	3401      	adds	r4, #1
 80063a0:	9305      	str	r3, [sp, #20]
 80063a2:	4619      	mov	r1, r3
 80063a4:	f04f 0c0a 	mov.w	ip, #10
 80063a8:	4620      	mov	r0, r4
 80063aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063ae:	3a30      	subs	r2, #48	; 0x30
 80063b0:	2a09      	cmp	r2, #9
 80063b2:	d903      	bls.n	80063bc <_vfiprintf_r+0x1d0>
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d0c6      	beq.n	8006346 <_vfiprintf_r+0x15a>
 80063b8:	9105      	str	r1, [sp, #20]
 80063ba:	e7c4      	b.n	8006346 <_vfiprintf_r+0x15a>
 80063bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80063c0:	4604      	mov	r4, r0
 80063c2:	2301      	movs	r3, #1
 80063c4:	e7f0      	b.n	80063a8 <_vfiprintf_r+0x1bc>
 80063c6:	ab03      	add	r3, sp, #12
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	462a      	mov	r2, r5
 80063cc:	4b12      	ldr	r3, [pc, #72]	; (8006418 <_vfiprintf_r+0x22c>)
 80063ce:	a904      	add	r1, sp, #16
 80063d0:	4630      	mov	r0, r6
 80063d2:	f3af 8000 	nop.w
 80063d6:	4607      	mov	r7, r0
 80063d8:	1c78      	adds	r0, r7, #1
 80063da:	d1d6      	bne.n	800638a <_vfiprintf_r+0x19e>
 80063dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063de:	07d9      	lsls	r1, r3, #31
 80063e0:	d405      	bmi.n	80063ee <_vfiprintf_r+0x202>
 80063e2:	89ab      	ldrh	r3, [r5, #12]
 80063e4:	059a      	lsls	r2, r3, #22
 80063e6:	d402      	bmi.n	80063ee <_vfiprintf_r+0x202>
 80063e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063ea:	f7ff fdce 	bl	8005f8a <__retarget_lock_release_recursive>
 80063ee:	89ab      	ldrh	r3, [r5, #12]
 80063f0:	065b      	lsls	r3, r3, #25
 80063f2:	f53f af1d 	bmi.w	8006230 <_vfiprintf_r+0x44>
 80063f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063f8:	e71c      	b.n	8006234 <_vfiprintf_r+0x48>
 80063fa:	ab03      	add	r3, sp, #12
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	462a      	mov	r2, r5
 8006400:	4b05      	ldr	r3, [pc, #20]	; (8006418 <_vfiprintf_r+0x22c>)
 8006402:	a904      	add	r1, sp, #16
 8006404:	4630      	mov	r0, r6
 8006406:	f000 f879 	bl	80064fc <_printf_i>
 800640a:	e7e4      	b.n	80063d6 <_vfiprintf_r+0x1ea>
 800640c:	08006a34 	.word	0x08006a34
 8006410:	08006a3e 	.word	0x08006a3e
 8006414:	00000000 	.word	0x00000000
 8006418:	080061c7 	.word	0x080061c7
 800641c:	08006a3a 	.word	0x08006a3a

08006420 <_printf_common>:
 8006420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006424:	4616      	mov	r6, r2
 8006426:	4699      	mov	r9, r3
 8006428:	688a      	ldr	r2, [r1, #8]
 800642a:	690b      	ldr	r3, [r1, #16]
 800642c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006430:	4293      	cmp	r3, r2
 8006432:	bfb8      	it	lt
 8006434:	4613      	movlt	r3, r2
 8006436:	6033      	str	r3, [r6, #0]
 8006438:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800643c:	4607      	mov	r7, r0
 800643e:	460c      	mov	r4, r1
 8006440:	b10a      	cbz	r2, 8006446 <_printf_common+0x26>
 8006442:	3301      	adds	r3, #1
 8006444:	6033      	str	r3, [r6, #0]
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	0699      	lsls	r1, r3, #26
 800644a:	bf42      	ittt	mi
 800644c:	6833      	ldrmi	r3, [r6, #0]
 800644e:	3302      	addmi	r3, #2
 8006450:	6033      	strmi	r3, [r6, #0]
 8006452:	6825      	ldr	r5, [r4, #0]
 8006454:	f015 0506 	ands.w	r5, r5, #6
 8006458:	d106      	bne.n	8006468 <_printf_common+0x48>
 800645a:	f104 0a19 	add.w	sl, r4, #25
 800645e:	68e3      	ldr	r3, [r4, #12]
 8006460:	6832      	ldr	r2, [r6, #0]
 8006462:	1a9b      	subs	r3, r3, r2
 8006464:	42ab      	cmp	r3, r5
 8006466:	dc26      	bgt.n	80064b6 <_printf_common+0x96>
 8006468:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800646c:	1e13      	subs	r3, r2, #0
 800646e:	6822      	ldr	r2, [r4, #0]
 8006470:	bf18      	it	ne
 8006472:	2301      	movne	r3, #1
 8006474:	0692      	lsls	r2, r2, #26
 8006476:	d42b      	bmi.n	80064d0 <_printf_common+0xb0>
 8006478:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800647c:	4649      	mov	r1, r9
 800647e:	4638      	mov	r0, r7
 8006480:	47c0      	blx	r8
 8006482:	3001      	adds	r0, #1
 8006484:	d01e      	beq.n	80064c4 <_printf_common+0xa4>
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	6922      	ldr	r2, [r4, #16]
 800648a:	f003 0306 	and.w	r3, r3, #6
 800648e:	2b04      	cmp	r3, #4
 8006490:	bf02      	ittt	eq
 8006492:	68e5      	ldreq	r5, [r4, #12]
 8006494:	6833      	ldreq	r3, [r6, #0]
 8006496:	1aed      	subeq	r5, r5, r3
 8006498:	68a3      	ldr	r3, [r4, #8]
 800649a:	bf0c      	ite	eq
 800649c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064a0:	2500      	movne	r5, #0
 80064a2:	4293      	cmp	r3, r2
 80064a4:	bfc4      	itt	gt
 80064a6:	1a9b      	subgt	r3, r3, r2
 80064a8:	18ed      	addgt	r5, r5, r3
 80064aa:	2600      	movs	r6, #0
 80064ac:	341a      	adds	r4, #26
 80064ae:	42b5      	cmp	r5, r6
 80064b0:	d11a      	bne.n	80064e8 <_printf_common+0xc8>
 80064b2:	2000      	movs	r0, #0
 80064b4:	e008      	b.n	80064c8 <_printf_common+0xa8>
 80064b6:	2301      	movs	r3, #1
 80064b8:	4652      	mov	r2, sl
 80064ba:	4649      	mov	r1, r9
 80064bc:	4638      	mov	r0, r7
 80064be:	47c0      	blx	r8
 80064c0:	3001      	adds	r0, #1
 80064c2:	d103      	bne.n	80064cc <_printf_common+0xac>
 80064c4:	f04f 30ff 	mov.w	r0, #4294967295
 80064c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064cc:	3501      	adds	r5, #1
 80064ce:	e7c6      	b.n	800645e <_printf_common+0x3e>
 80064d0:	18e1      	adds	r1, r4, r3
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	2030      	movs	r0, #48	; 0x30
 80064d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064da:	4422      	add	r2, r4
 80064dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80064e4:	3302      	adds	r3, #2
 80064e6:	e7c7      	b.n	8006478 <_printf_common+0x58>
 80064e8:	2301      	movs	r3, #1
 80064ea:	4622      	mov	r2, r4
 80064ec:	4649      	mov	r1, r9
 80064ee:	4638      	mov	r0, r7
 80064f0:	47c0      	blx	r8
 80064f2:	3001      	adds	r0, #1
 80064f4:	d0e6      	beq.n	80064c4 <_printf_common+0xa4>
 80064f6:	3601      	adds	r6, #1
 80064f8:	e7d9      	b.n	80064ae <_printf_common+0x8e>
	...

080064fc <_printf_i>:
 80064fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006500:	7e0f      	ldrb	r7, [r1, #24]
 8006502:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006504:	2f78      	cmp	r7, #120	; 0x78
 8006506:	4691      	mov	r9, r2
 8006508:	4680      	mov	r8, r0
 800650a:	460c      	mov	r4, r1
 800650c:	469a      	mov	sl, r3
 800650e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006512:	d807      	bhi.n	8006524 <_printf_i+0x28>
 8006514:	2f62      	cmp	r7, #98	; 0x62
 8006516:	d80a      	bhi.n	800652e <_printf_i+0x32>
 8006518:	2f00      	cmp	r7, #0
 800651a:	f000 80d4 	beq.w	80066c6 <_printf_i+0x1ca>
 800651e:	2f58      	cmp	r7, #88	; 0x58
 8006520:	f000 80c0 	beq.w	80066a4 <_printf_i+0x1a8>
 8006524:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006528:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800652c:	e03a      	b.n	80065a4 <_printf_i+0xa8>
 800652e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006532:	2b15      	cmp	r3, #21
 8006534:	d8f6      	bhi.n	8006524 <_printf_i+0x28>
 8006536:	a101      	add	r1, pc, #4	; (adr r1, 800653c <_printf_i+0x40>)
 8006538:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800653c:	08006595 	.word	0x08006595
 8006540:	080065a9 	.word	0x080065a9
 8006544:	08006525 	.word	0x08006525
 8006548:	08006525 	.word	0x08006525
 800654c:	08006525 	.word	0x08006525
 8006550:	08006525 	.word	0x08006525
 8006554:	080065a9 	.word	0x080065a9
 8006558:	08006525 	.word	0x08006525
 800655c:	08006525 	.word	0x08006525
 8006560:	08006525 	.word	0x08006525
 8006564:	08006525 	.word	0x08006525
 8006568:	080066ad 	.word	0x080066ad
 800656c:	080065d5 	.word	0x080065d5
 8006570:	08006667 	.word	0x08006667
 8006574:	08006525 	.word	0x08006525
 8006578:	08006525 	.word	0x08006525
 800657c:	080066cf 	.word	0x080066cf
 8006580:	08006525 	.word	0x08006525
 8006584:	080065d5 	.word	0x080065d5
 8006588:	08006525 	.word	0x08006525
 800658c:	08006525 	.word	0x08006525
 8006590:	0800666f 	.word	0x0800666f
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	1d1a      	adds	r2, r3, #4
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	602a      	str	r2, [r5, #0]
 800659c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065a4:	2301      	movs	r3, #1
 80065a6:	e09f      	b.n	80066e8 <_printf_i+0x1ec>
 80065a8:	6820      	ldr	r0, [r4, #0]
 80065aa:	682b      	ldr	r3, [r5, #0]
 80065ac:	0607      	lsls	r7, r0, #24
 80065ae:	f103 0104 	add.w	r1, r3, #4
 80065b2:	6029      	str	r1, [r5, #0]
 80065b4:	d501      	bpl.n	80065ba <_printf_i+0xbe>
 80065b6:	681e      	ldr	r6, [r3, #0]
 80065b8:	e003      	b.n	80065c2 <_printf_i+0xc6>
 80065ba:	0646      	lsls	r6, r0, #25
 80065bc:	d5fb      	bpl.n	80065b6 <_printf_i+0xba>
 80065be:	f9b3 6000 	ldrsh.w	r6, [r3]
 80065c2:	2e00      	cmp	r6, #0
 80065c4:	da03      	bge.n	80065ce <_printf_i+0xd2>
 80065c6:	232d      	movs	r3, #45	; 0x2d
 80065c8:	4276      	negs	r6, r6
 80065ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ce:	485a      	ldr	r0, [pc, #360]	; (8006738 <_printf_i+0x23c>)
 80065d0:	230a      	movs	r3, #10
 80065d2:	e012      	b.n	80065fa <_printf_i+0xfe>
 80065d4:	682b      	ldr	r3, [r5, #0]
 80065d6:	6820      	ldr	r0, [r4, #0]
 80065d8:	1d19      	adds	r1, r3, #4
 80065da:	6029      	str	r1, [r5, #0]
 80065dc:	0605      	lsls	r5, r0, #24
 80065de:	d501      	bpl.n	80065e4 <_printf_i+0xe8>
 80065e0:	681e      	ldr	r6, [r3, #0]
 80065e2:	e002      	b.n	80065ea <_printf_i+0xee>
 80065e4:	0641      	lsls	r1, r0, #25
 80065e6:	d5fb      	bpl.n	80065e0 <_printf_i+0xe4>
 80065e8:	881e      	ldrh	r6, [r3, #0]
 80065ea:	4853      	ldr	r0, [pc, #332]	; (8006738 <_printf_i+0x23c>)
 80065ec:	2f6f      	cmp	r7, #111	; 0x6f
 80065ee:	bf0c      	ite	eq
 80065f0:	2308      	moveq	r3, #8
 80065f2:	230a      	movne	r3, #10
 80065f4:	2100      	movs	r1, #0
 80065f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80065fa:	6865      	ldr	r5, [r4, #4]
 80065fc:	60a5      	str	r5, [r4, #8]
 80065fe:	2d00      	cmp	r5, #0
 8006600:	bfa2      	ittt	ge
 8006602:	6821      	ldrge	r1, [r4, #0]
 8006604:	f021 0104 	bicge.w	r1, r1, #4
 8006608:	6021      	strge	r1, [r4, #0]
 800660a:	b90e      	cbnz	r6, 8006610 <_printf_i+0x114>
 800660c:	2d00      	cmp	r5, #0
 800660e:	d04b      	beq.n	80066a8 <_printf_i+0x1ac>
 8006610:	4615      	mov	r5, r2
 8006612:	fbb6 f1f3 	udiv	r1, r6, r3
 8006616:	fb03 6711 	mls	r7, r3, r1, r6
 800661a:	5dc7      	ldrb	r7, [r0, r7]
 800661c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006620:	4637      	mov	r7, r6
 8006622:	42bb      	cmp	r3, r7
 8006624:	460e      	mov	r6, r1
 8006626:	d9f4      	bls.n	8006612 <_printf_i+0x116>
 8006628:	2b08      	cmp	r3, #8
 800662a:	d10b      	bne.n	8006644 <_printf_i+0x148>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	07de      	lsls	r6, r3, #31
 8006630:	d508      	bpl.n	8006644 <_printf_i+0x148>
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	6861      	ldr	r1, [r4, #4]
 8006636:	4299      	cmp	r1, r3
 8006638:	bfde      	ittt	le
 800663a:	2330      	movle	r3, #48	; 0x30
 800663c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006640:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006644:	1b52      	subs	r2, r2, r5
 8006646:	6122      	str	r2, [r4, #16]
 8006648:	f8cd a000 	str.w	sl, [sp]
 800664c:	464b      	mov	r3, r9
 800664e:	aa03      	add	r2, sp, #12
 8006650:	4621      	mov	r1, r4
 8006652:	4640      	mov	r0, r8
 8006654:	f7ff fee4 	bl	8006420 <_printf_common>
 8006658:	3001      	adds	r0, #1
 800665a:	d14a      	bne.n	80066f2 <_printf_i+0x1f6>
 800665c:	f04f 30ff 	mov.w	r0, #4294967295
 8006660:	b004      	add	sp, #16
 8006662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	f043 0320 	orr.w	r3, r3, #32
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	4833      	ldr	r0, [pc, #204]	; (800673c <_printf_i+0x240>)
 8006670:	2778      	movs	r7, #120	; 0x78
 8006672:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006676:	6823      	ldr	r3, [r4, #0]
 8006678:	6829      	ldr	r1, [r5, #0]
 800667a:	061f      	lsls	r7, r3, #24
 800667c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006680:	d402      	bmi.n	8006688 <_printf_i+0x18c>
 8006682:	065f      	lsls	r7, r3, #25
 8006684:	bf48      	it	mi
 8006686:	b2b6      	uxthmi	r6, r6
 8006688:	07df      	lsls	r7, r3, #31
 800668a:	bf48      	it	mi
 800668c:	f043 0320 	orrmi.w	r3, r3, #32
 8006690:	6029      	str	r1, [r5, #0]
 8006692:	bf48      	it	mi
 8006694:	6023      	strmi	r3, [r4, #0]
 8006696:	b91e      	cbnz	r6, 80066a0 <_printf_i+0x1a4>
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	f023 0320 	bic.w	r3, r3, #32
 800669e:	6023      	str	r3, [r4, #0]
 80066a0:	2310      	movs	r3, #16
 80066a2:	e7a7      	b.n	80065f4 <_printf_i+0xf8>
 80066a4:	4824      	ldr	r0, [pc, #144]	; (8006738 <_printf_i+0x23c>)
 80066a6:	e7e4      	b.n	8006672 <_printf_i+0x176>
 80066a8:	4615      	mov	r5, r2
 80066aa:	e7bd      	b.n	8006628 <_printf_i+0x12c>
 80066ac:	682b      	ldr	r3, [r5, #0]
 80066ae:	6826      	ldr	r6, [r4, #0]
 80066b0:	6961      	ldr	r1, [r4, #20]
 80066b2:	1d18      	adds	r0, r3, #4
 80066b4:	6028      	str	r0, [r5, #0]
 80066b6:	0635      	lsls	r5, r6, #24
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	d501      	bpl.n	80066c0 <_printf_i+0x1c4>
 80066bc:	6019      	str	r1, [r3, #0]
 80066be:	e002      	b.n	80066c6 <_printf_i+0x1ca>
 80066c0:	0670      	lsls	r0, r6, #25
 80066c2:	d5fb      	bpl.n	80066bc <_printf_i+0x1c0>
 80066c4:	8019      	strh	r1, [r3, #0]
 80066c6:	2300      	movs	r3, #0
 80066c8:	6123      	str	r3, [r4, #16]
 80066ca:	4615      	mov	r5, r2
 80066cc:	e7bc      	b.n	8006648 <_printf_i+0x14c>
 80066ce:	682b      	ldr	r3, [r5, #0]
 80066d0:	1d1a      	adds	r2, r3, #4
 80066d2:	602a      	str	r2, [r5, #0]
 80066d4:	681d      	ldr	r5, [r3, #0]
 80066d6:	6862      	ldr	r2, [r4, #4]
 80066d8:	2100      	movs	r1, #0
 80066da:	4628      	mov	r0, r5
 80066dc:	f7f9 fd88 	bl	80001f0 <memchr>
 80066e0:	b108      	cbz	r0, 80066e6 <_printf_i+0x1ea>
 80066e2:	1b40      	subs	r0, r0, r5
 80066e4:	6060      	str	r0, [r4, #4]
 80066e6:	6863      	ldr	r3, [r4, #4]
 80066e8:	6123      	str	r3, [r4, #16]
 80066ea:	2300      	movs	r3, #0
 80066ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066f0:	e7aa      	b.n	8006648 <_printf_i+0x14c>
 80066f2:	6923      	ldr	r3, [r4, #16]
 80066f4:	462a      	mov	r2, r5
 80066f6:	4649      	mov	r1, r9
 80066f8:	4640      	mov	r0, r8
 80066fa:	47d0      	blx	sl
 80066fc:	3001      	adds	r0, #1
 80066fe:	d0ad      	beq.n	800665c <_printf_i+0x160>
 8006700:	6823      	ldr	r3, [r4, #0]
 8006702:	079b      	lsls	r3, r3, #30
 8006704:	d413      	bmi.n	800672e <_printf_i+0x232>
 8006706:	68e0      	ldr	r0, [r4, #12]
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	4298      	cmp	r0, r3
 800670c:	bfb8      	it	lt
 800670e:	4618      	movlt	r0, r3
 8006710:	e7a6      	b.n	8006660 <_printf_i+0x164>
 8006712:	2301      	movs	r3, #1
 8006714:	4632      	mov	r2, r6
 8006716:	4649      	mov	r1, r9
 8006718:	4640      	mov	r0, r8
 800671a:	47d0      	blx	sl
 800671c:	3001      	adds	r0, #1
 800671e:	d09d      	beq.n	800665c <_printf_i+0x160>
 8006720:	3501      	adds	r5, #1
 8006722:	68e3      	ldr	r3, [r4, #12]
 8006724:	9903      	ldr	r1, [sp, #12]
 8006726:	1a5b      	subs	r3, r3, r1
 8006728:	42ab      	cmp	r3, r5
 800672a:	dcf2      	bgt.n	8006712 <_printf_i+0x216>
 800672c:	e7eb      	b.n	8006706 <_printf_i+0x20a>
 800672e:	2500      	movs	r5, #0
 8006730:	f104 0619 	add.w	r6, r4, #25
 8006734:	e7f5      	b.n	8006722 <_printf_i+0x226>
 8006736:	bf00      	nop
 8006738:	08006a45 	.word	0x08006a45
 800673c:	08006a56 	.word	0x08006a56

08006740 <__swbuf_r>:
 8006740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006742:	460e      	mov	r6, r1
 8006744:	4614      	mov	r4, r2
 8006746:	4605      	mov	r5, r0
 8006748:	b118      	cbz	r0, 8006752 <__swbuf_r+0x12>
 800674a:	6a03      	ldr	r3, [r0, #32]
 800674c:	b90b      	cbnz	r3, 8006752 <__swbuf_r+0x12>
 800674e:	f7ff fac1 	bl	8005cd4 <__sinit>
 8006752:	69a3      	ldr	r3, [r4, #24]
 8006754:	60a3      	str	r3, [r4, #8]
 8006756:	89a3      	ldrh	r3, [r4, #12]
 8006758:	071a      	lsls	r2, r3, #28
 800675a:	d525      	bpl.n	80067a8 <__swbuf_r+0x68>
 800675c:	6923      	ldr	r3, [r4, #16]
 800675e:	b31b      	cbz	r3, 80067a8 <__swbuf_r+0x68>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	6922      	ldr	r2, [r4, #16]
 8006764:	1a98      	subs	r0, r3, r2
 8006766:	6963      	ldr	r3, [r4, #20]
 8006768:	b2f6      	uxtb	r6, r6
 800676a:	4283      	cmp	r3, r0
 800676c:	4637      	mov	r7, r6
 800676e:	dc04      	bgt.n	800677a <__swbuf_r+0x3a>
 8006770:	4621      	mov	r1, r4
 8006772:	4628      	mov	r0, r5
 8006774:	f7ff f9f8 	bl	8005b68 <_fflush_r>
 8006778:	b9e0      	cbnz	r0, 80067b4 <__swbuf_r+0x74>
 800677a:	68a3      	ldr	r3, [r4, #8]
 800677c:	3b01      	subs	r3, #1
 800677e:	60a3      	str	r3, [r4, #8]
 8006780:	6823      	ldr	r3, [r4, #0]
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	6022      	str	r2, [r4, #0]
 8006786:	701e      	strb	r6, [r3, #0]
 8006788:	6962      	ldr	r2, [r4, #20]
 800678a:	1c43      	adds	r3, r0, #1
 800678c:	429a      	cmp	r2, r3
 800678e:	d004      	beq.n	800679a <__swbuf_r+0x5a>
 8006790:	89a3      	ldrh	r3, [r4, #12]
 8006792:	07db      	lsls	r3, r3, #31
 8006794:	d506      	bpl.n	80067a4 <__swbuf_r+0x64>
 8006796:	2e0a      	cmp	r6, #10
 8006798:	d104      	bne.n	80067a4 <__swbuf_r+0x64>
 800679a:	4621      	mov	r1, r4
 800679c:	4628      	mov	r0, r5
 800679e:	f7ff f9e3 	bl	8005b68 <_fflush_r>
 80067a2:	b938      	cbnz	r0, 80067b4 <__swbuf_r+0x74>
 80067a4:	4638      	mov	r0, r7
 80067a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067a8:	4621      	mov	r1, r4
 80067aa:	4628      	mov	r0, r5
 80067ac:	f000 f806 	bl	80067bc <__swsetup_r>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	d0d5      	beq.n	8006760 <__swbuf_r+0x20>
 80067b4:	f04f 37ff 	mov.w	r7, #4294967295
 80067b8:	e7f4      	b.n	80067a4 <__swbuf_r+0x64>
	...

080067bc <__swsetup_r>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	4b2a      	ldr	r3, [pc, #168]	; (8006868 <__swsetup_r+0xac>)
 80067c0:	4605      	mov	r5, r0
 80067c2:	6818      	ldr	r0, [r3, #0]
 80067c4:	460c      	mov	r4, r1
 80067c6:	b118      	cbz	r0, 80067d0 <__swsetup_r+0x14>
 80067c8:	6a03      	ldr	r3, [r0, #32]
 80067ca:	b90b      	cbnz	r3, 80067d0 <__swsetup_r+0x14>
 80067cc:	f7ff fa82 	bl	8005cd4 <__sinit>
 80067d0:	89a3      	ldrh	r3, [r4, #12]
 80067d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80067d6:	0718      	lsls	r0, r3, #28
 80067d8:	d422      	bmi.n	8006820 <__swsetup_r+0x64>
 80067da:	06d9      	lsls	r1, r3, #27
 80067dc:	d407      	bmi.n	80067ee <__swsetup_r+0x32>
 80067de:	2309      	movs	r3, #9
 80067e0:	602b      	str	r3, [r5, #0]
 80067e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80067e6:	81a3      	strh	r3, [r4, #12]
 80067e8:	f04f 30ff 	mov.w	r0, #4294967295
 80067ec:	e034      	b.n	8006858 <__swsetup_r+0x9c>
 80067ee:	0758      	lsls	r0, r3, #29
 80067f0:	d512      	bpl.n	8006818 <__swsetup_r+0x5c>
 80067f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067f4:	b141      	cbz	r1, 8006808 <__swsetup_r+0x4c>
 80067f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067fa:	4299      	cmp	r1, r3
 80067fc:	d002      	beq.n	8006804 <__swsetup_r+0x48>
 80067fe:	4628      	mov	r0, r5
 8006800:	f7ff fbd2 	bl	8005fa8 <_free_r>
 8006804:	2300      	movs	r3, #0
 8006806:	6363      	str	r3, [r4, #52]	; 0x34
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800680e:	81a3      	strh	r3, [r4, #12]
 8006810:	2300      	movs	r3, #0
 8006812:	6063      	str	r3, [r4, #4]
 8006814:	6923      	ldr	r3, [r4, #16]
 8006816:	6023      	str	r3, [r4, #0]
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	f043 0308 	orr.w	r3, r3, #8
 800681e:	81a3      	strh	r3, [r4, #12]
 8006820:	6923      	ldr	r3, [r4, #16]
 8006822:	b94b      	cbnz	r3, 8006838 <__swsetup_r+0x7c>
 8006824:	89a3      	ldrh	r3, [r4, #12]
 8006826:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800682a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800682e:	d003      	beq.n	8006838 <__swsetup_r+0x7c>
 8006830:	4621      	mov	r1, r4
 8006832:	4628      	mov	r0, r5
 8006834:	f000 f850 	bl	80068d8 <__smakebuf_r>
 8006838:	89a0      	ldrh	r0, [r4, #12]
 800683a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800683e:	f010 0301 	ands.w	r3, r0, #1
 8006842:	d00a      	beq.n	800685a <__swsetup_r+0x9e>
 8006844:	2300      	movs	r3, #0
 8006846:	60a3      	str	r3, [r4, #8]
 8006848:	6963      	ldr	r3, [r4, #20]
 800684a:	425b      	negs	r3, r3
 800684c:	61a3      	str	r3, [r4, #24]
 800684e:	6923      	ldr	r3, [r4, #16]
 8006850:	b943      	cbnz	r3, 8006864 <__swsetup_r+0xa8>
 8006852:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006856:	d1c4      	bne.n	80067e2 <__swsetup_r+0x26>
 8006858:	bd38      	pop	{r3, r4, r5, pc}
 800685a:	0781      	lsls	r1, r0, #30
 800685c:	bf58      	it	pl
 800685e:	6963      	ldrpl	r3, [r4, #20]
 8006860:	60a3      	str	r3, [r4, #8]
 8006862:	e7f4      	b.n	800684e <__swsetup_r+0x92>
 8006864:	2000      	movs	r0, #0
 8006866:	e7f7      	b.n	8006858 <__swsetup_r+0x9c>
 8006868:	20000068 	.word	0x20000068

0800686c <_sbrk_r>:
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	4d06      	ldr	r5, [pc, #24]	; (8006888 <_sbrk_r+0x1c>)
 8006870:	2300      	movs	r3, #0
 8006872:	4604      	mov	r4, r0
 8006874:	4608      	mov	r0, r1
 8006876:	602b      	str	r3, [r5, #0]
 8006878:	f7fa f9e6 	bl	8000c48 <_sbrk>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_sbrk_r+0x1a>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b103      	cbz	r3, 8006886 <_sbrk_r+0x1a>
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	20004c58 	.word	0x20004c58

0800688c <__swhatbuf_r>:
 800688c:	b570      	push	{r4, r5, r6, lr}
 800688e:	460c      	mov	r4, r1
 8006890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006894:	2900      	cmp	r1, #0
 8006896:	b096      	sub	sp, #88	; 0x58
 8006898:	4615      	mov	r5, r2
 800689a:	461e      	mov	r6, r3
 800689c:	da0d      	bge.n	80068ba <__swhatbuf_r+0x2e>
 800689e:	89a3      	ldrh	r3, [r4, #12]
 80068a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80068a4:	f04f 0100 	mov.w	r1, #0
 80068a8:	bf0c      	ite	eq
 80068aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80068ae:	2340      	movne	r3, #64	; 0x40
 80068b0:	2000      	movs	r0, #0
 80068b2:	6031      	str	r1, [r6, #0]
 80068b4:	602b      	str	r3, [r5, #0]
 80068b6:	b016      	add	sp, #88	; 0x58
 80068b8:	bd70      	pop	{r4, r5, r6, pc}
 80068ba:	466a      	mov	r2, sp
 80068bc:	f000 f848 	bl	8006950 <_fstat_r>
 80068c0:	2800      	cmp	r0, #0
 80068c2:	dbec      	blt.n	800689e <__swhatbuf_r+0x12>
 80068c4:	9901      	ldr	r1, [sp, #4]
 80068c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80068ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80068ce:	4259      	negs	r1, r3
 80068d0:	4159      	adcs	r1, r3
 80068d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068d6:	e7eb      	b.n	80068b0 <__swhatbuf_r+0x24>

080068d8 <__smakebuf_r>:
 80068d8:	898b      	ldrh	r3, [r1, #12]
 80068da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068dc:	079d      	lsls	r5, r3, #30
 80068de:	4606      	mov	r6, r0
 80068e0:	460c      	mov	r4, r1
 80068e2:	d507      	bpl.n	80068f4 <__smakebuf_r+0x1c>
 80068e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80068e8:	6023      	str	r3, [r4, #0]
 80068ea:	6123      	str	r3, [r4, #16]
 80068ec:	2301      	movs	r3, #1
 80068ee:	6163      	str	r3, [r4, #20]
 80068f0:	b002      	add	sp, #8
 80068f2:	bd70      	pop	{r4, r5, r6, pc}
 80068f4:	ab01      	add	r3, sp, #4
 80068f6:	466a      	mov	r2, sp
 80068f8:	f7ff ffc8 	bl	800688c <__swhatbuf_r>
 80068fc:	9900      	ldr	r1, [sp, #0]
 80068fe:	4605      	mov	r5, r0
 8006900:	4630      	mov	r0, r6
 8006902:	f7ff fbbd 	bl	8006080 <_malloc_r>
 8006906:	b948      	cbnz	r0, 800691c <__smakebuf_r+0x44>
 8006908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800690c:	059a      	lsls	r2, r3, #22
 800690e:	d4ef      	bmi.n	80068f0 <__smakebuf_r+0x18>
 8006910:	f023 0303 	bic.w	r3, r3, #3
 8006914:	f043 0302 	orr.w	r3, r3, #2
 8006918:	81a3      	strh	r3, [r4, #12]
 800691a:	e7e3      	b.n	80068e4 <__smakebuf_r+0xc>
 800691c:	89a3      	ldrh	r3, [r4, #12]
 800691e:	6020      	str	r0, [r4, #0]
 8006920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006924:	81a3      	strh	r3, [r4, #12]
 8006926:	9b00      	ldr	r3, [sp, #0]
 8006928:	6163      	str	r3, [r4, #20]
 800692a:	9b01      	ldr	r3, [sp, #4]
 800692c:	6120      	str	r0, [r4, #16]
 800692e:	b15b      	cbz	r3, 8006948 <__smakebuf_r+0x70>
 8006930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006934:	4630      	mov	r0, r6
 8006936:	f000 f81d 	bl	8006974 <_isatty_r>
 800693a:	b128      	cbz	r0, 8006948 <__smakebuf_r+0x70>
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	f023 0303 	bic.w	r3, r3, #3
 8006942:	f043 0301 	orr.w	r3, r3, #1
 8006946:	81a3      	strh	r3, [r4, #12]
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	431d      	orrs	r5, r3
 800694c:	81a5      	strh	r5, [r4, #12]
 800694e:	e7cf      	b.n	80068f0 <__smakebuf_r+0x18>

08006950 <_fstat_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	4d07      	ldr	r5, [pc, #28]	; (8006970 <_fstat_r+0x20>)
 8006954:	2300      	movs	r3, #0
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	4611      	mov	r1, r2
 800695c:	602b      	str	r3, [r5, #0]
 800695e:	f7fa f94b 	bl	8000bf8 <_fstat>
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d102      	bne.n	800696c <_fstat_r+0x1c>
 8006966:	682b      	ldr	r3, [r5, #0]
 8006968:	b103      	cbz	r3, 800696c <_fstat_r+0x1c>
 800696a:	6023      	str	r3, [r4, #0]
 800696c:	bd38      	pop	{r3, r4, r5, pc}
 800696e:	bf00      	nop
 8006970:	20004c58 	.word	0x20004c58

08006974 <_isatty_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4d06      	ldr	r5, [pc, #24]	; (8006990 <_isatty_r+0x1c>)
 8006978:	2300      	movs	r3, #0
 800697a:	4604      	mov	r4, r0
 800697c:	4608      	mov	r0, r1
 800697e:	602b      	str	r3, [r5, #0]
 8006980:	f7fa f94a 	bl	8000c18 <_isatty>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d102      	bne.n	800698e <_isatty_r+0x1a>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	b103      	cbz	r3, 800698e <_isatty_r+0x1a>
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	bd38      	pop	{r3, r4, r5, pc}
 8006990:	20004c58 	.word	0x20004c58

08006994 <_init>:
 8006994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006996:	bf00      	nop
 8006998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800699a:	bc08      	pop	{r3}
 800699c:	469e      	mov	lr, r3
 800699e:	4770      	bx	lr

080069a0 <_fini>:
 80069a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a2:	bf00      	nop
 80069a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069a6:	bc08      	pop	{r3}
 80069a8:	469e      	mov	lr, r3
 80069aa:	4770      	bx	lr
