# CSED311_ComputerArchitecture
This repository builds a pipelined CPU(with direct mapped cache) in verilog. It consists 5 Lab Homework given in the course CSED311(2024 Spring POSTECH).
Code is built with Yoojin Lim.
