;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 102
	CMP @121, 102
	SUB @121, 103
	JMZ <127, #506
	JMZ <127, #6
	JMZ <127, #6
	SUB @121, 133
	SLT -130, 9
	ADD 210, 27
	CMP -7, <420
	CMP @127, @6
	CMP @127, @6
	CMP -7, <420
	SUB @121, 102
	SUB 12, -10
	SUB @121, 102
	MOV -517, <20
	SUB #172, @200
	MOV -517, <20
	SPL 771, @-725
	SUB @-23, @401
	MOV -517, <-20
	SLT 43, <120
	MOV -517, <-20
	SUB -7, <420
	SUB #84, 212
	JMP @12, #200
	ADD 271, 60
	ADD 271, 60
	MOV 210, 130
	MOV 210, 130
	SPL <127, #6
	ADD 270, 1
	SUB -7, <420
	MOV @-210, 80
	SPL <127, #6
	MOV @-210, 80
	CMP 432, 200
	CMP -7, <-420
	SLT -621, 0
	ADD 270, 0
	ADD 270, 0
	SPL 300, #90
	SPL 0, <-902
	SPL 900, <-902
	MOV 210, 331
	MOV -1, <-20
