// Seed: 114540057
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4
    , id_7,
    output wand id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_0
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wor id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11
);
  wor id_13;
  assign id_13 = -1 + -1'h0;
  assign id_10 = id_13 ? id_13 : -1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8,
      id_5
  );
  assign id_11 = -1;
endmodule
