›Topic: ASM/INSTR››INSTR - 6502 Instructions››Transfer between CPU, Memory Address›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|LDA|M  A        | - - -|- -  -|›|LDX|M  X        | - - -|- -  -|›|LDY|M  Y        | - - -|- -  -|›|STA|A  M        |- - - -|- - - -|›|STX|X  M        |- - - -|- - - -|›|STY|Y  M        |- - - -|- - - -|›››Transfer between CPU Registers›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|TAX|A  X        | - - -|- -  -|›|TAY|A  Y        | - - -|- -  -|›|TXA|X  A        | - - -|- -  -|›|TYA|Y  A        | - - -|- -  -|›|TSX|S  X        | - - -|- -  -|›|TXS|X  S        |- - - -|- - - -|›››Transfer between CPU and Stack›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|PHA|A  Ms  S--  |- - - -|- - - -|›|PLA|A  Ms  S++  | - - -|- -  -|›|PHP|P  Ms  S--  |- - - -|- - - -|›|PLP|P  Ms  S++  |   (restored)  |›››Set or Clear Processor Status Flags›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|CLC|0  C        |- - - -|- - - 0|›|SEC|1  C        |- - - -|- - - 1|›|CLV|0  V        |- 0 - -|- - - -|›|CLD|0  D        |- - - -|0 - - -|›|SED|1  D        |- - - -|1 - - -|›|CLI|0  I        |- - - -|- 0 - -|›|SEI|1  I        |- - - -|- 1 - -|››                              ›Compare between CPU, Memory Address›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|CMP|A-M          | - - -|- -  |›|CPX|X-M          | - - -|- -  |›|CPY|Y-M          | - - -|- -  |››                              ›Conditional Jumps›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|BMI|Branch on N=1|- - - -|- - - -|›|BPL|Branch on N=0|- - - -|- - - -|›|BNE|Branch on Z=0|- - - -|- - - -|›|BEQ|Branch on Z=1|- - - -|- - - -|›|BCC|Branch on C=0|- - - -|- - - -|›|BCS|Branch on C=1|- - - -|- - - -|›|BVC|Branch on V=0|- - - -|- - - -|›|BVS|Branch on V=1|- - - -|- - - -|››                              ›Unconditional Jumps›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|JMP|Jump to addr |- - - -|- - - -|›|JSR|Jump to subr |- - - -|- - - -|›|RTS|Rtn frm subr |- - - -|- - - -|›|RTI|Rtn frm inter|   (restored)  |›|BRK|Force inter  |- - - 1|- 1 - -|››                              ›Bitwise Boolean Arithmetic›                  › Processor Status| 8 4 2 1|8 4 2 1|››|Mne|Operation    | N V - B|D I Z C|››|AND|A AND M  A  |  - - -|- -  -|›|ORA|A OR  M  A  |  - - -|- -  -|›|EOR|A XOR M  A  |  - - -|- -  -|›|BIT|A AND M      |M7 M6- -|- -  -|››                              ›Arithmetic›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|ADC|A+M+C  A    |  - -|- -  |›|SBC|A-M-C  A    |  - -|- -  b|›|INC|M+1  M      | - - -|- -  -|›|INX|X+1  X      | - - -|- -  -|›|INY|Y+1  Y      | - - -|- -  -|›|DEC|M-1  M      | - - -|- -  -|›|DEX|X-1  X      | - - -|- -  -|›|DEY|Y-1  Y      | - - -|- -  -|››b:CARRY NOT = BORROW›                              ›Shift Bits in Accumulator›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|ASL|C  7..0  0 | - - -|- -  |›|LSR|0  7..0  C |0 - - -|- -  |›|   |             |       |       |›|   |   |       |       |›|ROL| 7..0C  | - - -|- -  |›|   |             |       |       |›|   |   |       |       |›|ROR| C7..0  | - - -|- -  |››                            ›                  › Processor Status|8 4 2 1|8 4 2 1|››|Mne|Operation    |N V - B|D I Z C|››|NOP|No operation |- - - -|- - - -|›››A....Accumulator›X....Index Register X›Y....Index Register Y›M....Effective Address›C....Carry bit›P....Processor Status Register›S....Stack Pointer›Ms...Memory per Stack Pointer›M6...Memory Bit 6›M7...Memory Bit 7››Processor Status Register› 7             0››|N|V| |B|D|I|Z|C|›› | |   | | | | |› | |   | | | | Carry› | |   | | | |     1 = True› | |   | | | Zero› | |   | | |       1 = Result Zero› | |   | | IRQ Disable › | |   | |         1 = Disable› | |   | Decimal Mode› | |   |           1 = True› | |   BRK Command› | Overflow› |                 1 = True› Negative›                   1 = Negative›Sources:›http://www.6502.org/tutorials/6502opcodes.html›MOS MCS6501-MCS6505 Datasheet›Rockwell Intl R6500 Programming Manual›