<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/2DB7ED73-8E89-457A-A395-FAC12F929C1A"><gtr:id>2DB7ED73-8E89-457A-A395-FAC12F929C1A</gtr:id><gtr:name>University of Edinburgh</gtr:name><gtr:department>Sch of Informatics</gtr:department><gtr:address><gtr:line1>Old College</gtr:line1><gtr:line2>South Bridge</gtr:line2><gtr:line3>Mayfield Road</gtr:line3><gtr:line4>Edinburgh</gtr:line4><gtr:postCode>EH8 9YL</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/2DB7ED73-8E89-457A-A395-FAC12F929C1A"><gtr:id>2DB7ED73-8E89-457A-A395-FAC12F929C1A</gtr:id><gtr:name>University of Edinburgh</gtr:name><gtr:address><gtr:line1>Old College</gtr:line1><gtr:line2>South Bridge</gtr:line2><gtr:line3>Mayfield Road</gtr:line3><gtr:line4>Edinburgh</gtr:line4><gtr:postCode>EH8 9YL</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/92BED6E6-D64C-46AC-9396-87F84F3A232C"><gtr:id>92BED6E6-D64C-46AC-9396-87F84F3A232C</gtr:id><gtr:name>Intel Corporation</gtr:name><gtr:address><gtr:line1>2200 Mission College Blvd</gtr:line1><gtr:line2>PO Box 58119</gtr:line2><gtr:line4>Santa Clara</gtr:line4><gtr:line5>CA 95052-8119</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/C78926DB-8710-402A-B3BA-9AA387D7996B"><gtr:id>C78926DB-8710-402A-B3BA-9AA387D7996B</gtr:id><gtr:firstName>Susmit</gtr:firstName><gtr:surname>Sarkar</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/828005A1-ECA9-4296-BED9-EA3C242490F9"><gtr:id>828005A1-ECA9-4296-BED9-EA3C242490F9</gtr:id><gtr:firstName>Vijayanand</gtr:firstName><gtr:surname>Nagarajan</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/CC2CA7BA-3638-4B6B-92BB-5C4336296414"><gtr:id>CC2CA7BA-3638-4B6B-92BB-5C4336296414</gtr:id><gtr:firstName>Paul</gtr:firstName><gtr:otherNames>Bernard</gtr:otherNames><gtr:surname>Jackson</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/9FD43A18-2FA6-4EBF-9F46-40E96CC9B67D"><gtr:id>9FD43A18-2FA6-4EBF-9F46-40E96CC9B67D</gtr:id><gtr:firstName>Nigel</gtr:firstName><gtr:surname>Topham</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/04BB380F-108C-4465-8071-3ABDF580BC2F"><gtr:id>04BB380F-108C-4465-8071-3ABDF580BC2F</gtr:id><gtr:firstName>Marco</gtr:firstName><gtr:surname>Elver</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FM027317%2F1"><gtr:id>5F98F660-D10A-4B51-8777-AE2049EBEBE8</gtr:id><gtr:title>C3: Scalable &amp;amp; Verified Shared Memory via Consistency-directed Cache Coherence</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/M027317/1</gtr:grantReference><gtr:abstractText>Shared-memory multi-core processors are ubiquitous, but programming them
remains challenging. The programming model exposed by such multi-core
processors depends crucially on a &amp;quot;memory consistency model&amp;quot; (MCM), a contract
between the hardware and the programmer, which essentially specifies what
value a read can return. On the hardware side, one key mechanism to implement
the memory consistency model is the &amp;quot;cache-coherence protocol&amp;quot; (CCP), which
essentially communicates memory operations between processors. However, the
connection between the CCP and the MCM remains unclear. This is especially
true for modern CCPs and MCMs, in which CCP design has been divorced from the
requirements of the MCM. We argue that this has negatively impacted the
scalability and the verifiability of CCPs. 

On the scalability front, there are serious question marks about sustaining
cache coherence as the number of cores continue to scale. On the verification
front, the application of existing verification techniques, which do not
verify the CCP against the MCM, are arguably broken. 

In the C3 proposal, we propose a family of CCPs that are &amp;quot;aware&amp;quot; of, and
verified against the MCM. Our approach is motivated by the fact that both
hardware and programming languages are converging to various relaxed MCMs for
performance oriented reasons. We use such relaxed MCMs as inspiration to
research CCPs that can take advantage of them. Specifically, we will research
&amp;quot;lazy&amp;quot; CCPs where memory operations are batched, and the cost of communicating
a memory operation can be amortised. We will also, for the first time,
formally verify the relationship between the hardware CCPs and the
programmer-oriented MCM they provide. We will investigate rigorously the
gains to be had from such lazy CCPs. We will do this by creating a multi-core
silicon prototype of our proposed CCP, leveraging our experience in the design
of industrial-strength micro-architectures and their implementations.</gtr:abstractText><gtr:potentialImpactText>This project will potentially have major impact, primarily on processor
architecture companies, and thereby on UK economy and indeed society.

The potential industrial impact is massive. UK and international companies
such as Intel, ARM, Synopsys and IBM are all directly engaged in scaling up
heterogeneous many-core shared memory systems. Our project is potentially a
key enabler in this direction, and this is reflected in the various supporting
letters from our industrial partners. We have several key industrial contacts,
and a track record of transferring technologies from academia to the
commercial sphere. Also note that verification is a key concern in all
semiconductor companies, and cache coherence is recognised to be a
particularly hard target. Our techniques, if successful, will open a new and
potentially far cheaper avenue of verification of the hard problems in this
area.

Processor companies such as the above are by themselves a significant sector
of the UK economy. However, since our techniques take full account of the
needs of the programmer, and in fact are designed to bolster such
important-to-programmer models as C11/C++11 and OpenCL, the potential
beneficiaries extend to compiler companies, and indeed concurrent and system
software companies. These mechanisms can potentially transmit the gains we
obtain, in verifiability, in performance, and in reliability, to all of
society.</gtr:potentialImpactText><gtr:fund><gtr:end>2018-11-08</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2015-11-09</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>668896</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs><gtr:disseminationOutput><gtr:description>School Visit (Princeton)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>40C6A597-D7EC-46B7-B493-1F3A294FD760</gtr:id><gtr:impact>Dr. Vijay Nagarajan delivered an invited presentation at Princeton university. About 20 academic staff and post-graduate students attended this talk, the talk sparked questions and discussions which lead to the exchange of papers and ideas between the research groups involved.</gtr:impact><gtr:outcomeId>58bd9a968b0926.99108205</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Postgraduate students</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>ARM Research Summit (2016)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>662C38F2-E7B3-4B31-BB6B-CC1BE46AF98F</gtr:id><gtr:impact>Dr. Vijay Nagarajan was an invited speaker at the ARM Research Summit which attracted in excess of 100 delegates. The talk sparked questions and discussions and led to an ARM studentship in a related area.</gtr:impact><gtr:outcomeId>58bd9efe693fb4.21758300</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Industry/Business</gtr:primaryAudience><gtr:url>https://developer.arm.com/research/summit/previous-summits/2016</gtr:url><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>HPCA 2017(Austin)</gtr:description><gtr:form>Participation in an activity, workshop or similar</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>688EF786-4DF5-4DB8-A3EB-64345FC44823</gtr:id><gtr:impact>We presented two papers at HPCA 2017 (co-located with CGO and PPoPP), a top-tier conference in computer architecture attend by around 500 people.</gtr:impact><gtr:outcomeId>58c7fa7ce27072.80736439</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Professional Practitioners</gtr:primaryAudience><gtr:url>https://hpca2017.org/</gtr:url><gtr:year>2017</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>HP visit (Palo Alto)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>2899B1B5-EA31-47DB-8CC5-55E44A5C0B8F</gtr:id><gtr:impact>About 15 HP Labs employees attended the research talk. The talk lead to the start of a collaboration.</gtr:impact><gtr:outcomeId>58c7feff7319a3.85068408</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Industry/Business</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>School visit (U Penn)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>24DC1E2B-4CAB-4895-A6A4-03A72D7944A0</gtr:id><gtr:impact>Dr. Vijay Nagarajan delivered an invited lectuer at U Penn. This talk sparked questions and discussion with academic staff and post-graduate students afterwards.</gtr:impact><gtr:outcomeId>58bd9b700c7fc2.69633228</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Postgraduate students</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>School visit (Michigan)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>4E1D3EDE-D1BE-451D-B711-81FF692A092F</gtr:id><gtr:impact>20 post-graduate students and faculty attended for a research visit to University of Michigan which sparked questions and discussion afterwards.</gtr:impact><gtr:outcomeId>58c7ec2c915806.54158945</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Postgraduate students</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>School visit (Rutgers)</gtr:description><gtr:form>A talk or presentation</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>4B658A5F-7835-4915-BD70-8E37065582C5</gtr:id><gtr:impact>25 students and faculty attended the research visit to University of Rutgers, which sparked questions and discussions afterwards.</gtr:impact><gtr:outcomeId>58c7f786652c51.69751979</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Postgraduate students</gtr:primaryAudience><gtr:year>2016</gtr:year></gtr:disseminationOutput><gtr:disseminationOutput><gtr:description>Micro 2016 conference (Taiwan)</gtr:description><gtr:form>Participation in an activity, workshop or similar</gtr:form><gtr:geographicReach>International</gtr:geographicReach><gtr:id>F03A9FB4-BB5A-47A6-A5A0-8D8A28FC8F75</gtr:id><gtr:impact>Cheng-Chieh Huang presented our paper at this top-tier architecture conference, attended by around 250 delegates. This led to eventually Cheng-Chieh landing a job at Mentor Graphics.</gtr:impact><gtr:outcomeId>58c7fb1dae5df1.41403100</gtr:outcomeId><gtr:partOfOfficialScheme>false</gtr:partOfOfficialScheme><gtr:primaryAudience>Professional Practitioners</gtr:primaryAudience><gtr:url>https://www.microarch.org/micro49/</gtr:url><gtr:year>2016</gtr:year></gtr:disseminationOutput></gtr:disseminationOutputs><gtr:exploitationOutputs/><gtr:furtherFundingOutputs><gtr:furtherFundingOutput><gtr:amountPounds>63584</gtr:amountPounds><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:currCode>GBP</gtr:currCode><gtr:currCountryCode>United Kingdom</gtr:currCountryCode><gtr:currLang>en_GB</gtr:currLang><gtr:description>ARM Studentship</gtr:description><gtr:end>2020-08-02</gtr:end><gtr:fundingOrg>ARM Holdings</gtr:fundingOrg><gtr:id>CA0295AB-AC3F-400D-8661-EDFEE99E9DEB</gtr:id><gtr:outcomeId>58bda0a7270b76.19168972</gtr:outcomeId><gtr:sector>Private</gtr:sector><gtr:start>2016-09-01</gtr:start></gtr:furtherFundingOutput></gtr:furtherFundingOutputs><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The cache coherence protocol is a mechanism to ensure that values updated in one processor core are visible to others. The consistency model is the specification (exposed to programmers) that defines how a memory system should behave. We have discovered that, if the coherence protocol is made aware and designed against the specifications of the memory consistency model, then the protocol can be made to scale to larger number of processors. We have demonstrated this by developing a scalable coherence protocol that is designed targeting the x86TSO memory consistency model (supported by today's Intel, AMD and Sparc processors). We have also developed a novel technique to verify the coherence protocol against the memory consistency model.</gtr:description><gtr:exploitationPathways>The protocols and verification techniques developed as part of the project makes multicore processors more scalable and reliable. Processor manufacturers can use the protocols developed to develop more scalable multicore processors. The verification techniques developed can be used to ensure that the coherence protocols to not suffer from costly bugs.</gtr:exploitationPathways><gtr:id>1984E9E3-934C-4002-9CB9-40BE5E547DF5</gtr:id><gtr:outcomeId>58c7eacca4f2d8.37527733</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>D526B498-FACA-430B-9BBB-46CA37880740</gtr:id><gtr:title>Evaluating the GPU Memory Hierarchy for General-Purpose Application</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/794ed62bd27c4b2f974ddbb58528a2c4"><gtr:id>794ed62bd27c4b2f974ddbb58528a2c4</gtr:id><gtr:otherNames>Dublish S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>58b93bbee9fb70.78128633</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>52A78D21-38EA-4D67-9798-E92E966BEF39</gtr:id><gtr:title>Automatically deriving cost models for structured parallel processes using hylomorphisms</gtr:title><gtr:parentPublicationTitle>Future Generation Computer Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8cd09c69ec9d07e98148ee4bc6bdd56e"><gtr:id>8cd09c69ec9d07e98148ee4bc6bdd56e</gtr:id><gtr:otherNames>Castro D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5a2fef2272c4a7.70500723</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>6E07348F-9499-4610-9848-F7EA927D1A05</gtr:id><gtr:title>Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8</gtr:title><gtr:parentPublicationTitle>Proceedings of the ACM on Programming Languages</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c35e41dbf769b0271214da56e5a8a1ed"><gtr:id>c35e41dbf769b0271214da56e5a8a1ed</gtr:id><gtr:otherNames>Pulte C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa1afbc3e76c5.64599311</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>CA4418C2-965E-46E9-BE67-32D452A8713D</gtr:id><gtr:title>McVerSi: A test generation framework for fast memory consistency verification in simulation</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4ae755e4d7131ca2ba5b7436dd8d22f5"><gtr:id>4ae755e4d7131ca2ba5b7436dd8d22f5</gtr:id><gtr:otherNames>Elver M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>588b6e71e02b63.45013928</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>231B0A6D-620E-467E-A7A2-B1A4945D0084</gtr:id><gtr:title>Automatically deriving cost models for structured parallel processes using hylomorphisms</gtr:title><gtr:parentPublicationTitle>Future Generation Computer Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8cd09c69ec9d07e98148ee4bc6bdd56e"><gtr:id>8cd09c69ec9d07e98148ee4bc6bdd56e</gtr:id><gtr:otherNames>Castro D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2018-01-01</gtr:date><gtr:outcomeId>5aa1ada23530b2.91066370</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0DE6B626-4402-4E7A-9013-7EBC7FFB0469</gtr:id><gtr:title>Verification of a lazy cache coherence protocol against a weak memory model</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/9de03bed48929402543530de7b2b0f8d"><gtr:id>9de03bed48929402543530de7b2b0f8d</gtr:id><gtr:otherNames>Banks C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5aa1b2cbcc4356.94815250</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FA84E65D-B69A-477D-9EEA-1BA9C19CCF07</gtr:id><gtr:title>Farms, pipes, streams and reforestation: reasoning about structured parallel processes using types and hylomorphisms</gtr:title><gtr:parentPublicationTitle>ACM SIGPLAN Notices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8cd09c69ec9d07e98148ee4bc6bdd56e"><gtr:id>8cd09c69ec9d07e98148ee4bc6bdd56e</gtr:id><gtr:otherNames>Castro D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>5a2fe10f8f66a4.97991617</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>60491CF9-D6E4-4285-B37E-C5642C8F01BC</gtr:id><gtr:title>RC3: Consistency Directed Cache Coherence for x86-64 with RC Extensions</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4ae755e4d7131ca2ba5b7436dd8d22f5"><gtr:id>4ae755e4d7131ca2ba5b7436dd8d22f5</gtr:id><gtr:otherNames>Elver M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>58b93bf98a0449.01523144</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>46D86365-0274-41DD-A2D7-2E9FF3C8F327</gtr:id><gtr:title>C
 
 D: Mitigating the NUMA bottleneck via coherent DRAM caches</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c5b4ef969040b66fb3a85f89c05a4178"><gtr:id>c5b4ef969040b66fb3a85f89c05a4178</gtr:id><gtr:otherNames>Huang C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>588b22397a4326.51253345</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>BB52FABE-5C1E-423C-909C-FDEAAE1DEC5E</gtr:id><gtr:title>Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8</gtr:title><gtr:parentPublicationTitle>Proceedings of the ACM on Programming Languages</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/c35e41dbf769b0271214da56e5a8a1ed"><gtr:id>c35e41dbf769b0271214da56e5a8a1ed</gtr:id><gtr:otherNames>Pulte C</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a6702c1caa444.67587723</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/M027317/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>