Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May  4 20:49:12 2021
| Host         : ja-Z390-AORUS-PRO running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file z1top_timing_summary_postroute_physopted.rpt -pb z1top_timing_summary_postroute_physopted.pb -rpx z1top_timing_summary_postroute_physopted.rpx
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0                 3588        0.087        0.000                      0                 3588        2.000        0.000                       0                  1564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_125MHZ_FPGA                  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.018        0.000                      0                 3588        0.087        0.000                      0                 3588        4.500        0.000                       0                  1560  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_3_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.198ns (34.712%)  route 6.015ns (65.288%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 8.162 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.814     5.265    cpu/pc_r/q_reg[1]_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.389 r  cpu/pc_r/read_data0_reg_reg_0_i_11/O
                         net (fo=19, routed)          1.618     7.007    cpu/imem/ADDRARDADDR[0]
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.611     8.162    cpu/imem/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/CLKARDCLK
                         clock pessimism             -0.500     7.663    
                         clock uncertainty           -0.071     7.591    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566     7.025    cpu/imem/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_3_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.139ns  (logic 3.198ns (34.994%)  route 5.941ns (65.006%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.931     5.382    cpu/pc_r/q_reg[1]_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.506 r  cpu/pc_r/read_data0_reg_reg_0_i_7/O
                         net (fo=19, routed)          1.427     6.933    cpu/imem/ADDRARDADDR[4]
    RAMB36_X2Y0          RAMB36E1                                     r  cpu/imem/mem_reg_3_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  cpu/imem/mem_reg_3_3/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.952    cpu/imem/mem_reg_3_3
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.198ns (35.009%)  route 5.937ns (64.991%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.931     5.382    cpu/pc_r/q_reg[1]_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.506 r  cpu/pc_r/read_data0_reg_reg_0_i_7/O
                         net (fo=19, routed)          1.423     6.929    cpu/imem/ADDRARDADDR[4]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.952    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 cpu/bsel_exec_r/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 1.448ns (15.679%)  route 7.787ns (84.321%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.644    -2.318    cpu/bsel_exec_r/clk_out1
    SLICE_X51Y19         FDRE                                         r  cpu/bsel_exec_r/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  cpu/bsel_exec_r/q_reg[0]/Q
                         net (fo=118, routed)         1.033    -0.829    cpu/imm_immediate_exec_r/bsel_exec
    SLICE_X51Y28         LUT3 (Prop_lut3_I1_O)        0.124    -0.705 r  cpu/imm_immediate_exec_r/out2_carry_i_10/O
                         net (fo=109, routed)         1.414     0.709    cpu/pc_exec_r/alu_b[4]
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.124     0.833 r  cpu/pc_exec_r/q[0]_i_9__4/O
                         net (fo=2, routed)           0.454     1.287    cpu/pc_exec_r/q[0]_i_9__4_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I5_O)        0.124     1.411 r  cpu/pc_exec_r/q[4]_i_9__1/O
                         net (fo=2, routed)           0.505     1.916    cpu/pc_exec_r/q[4]_i_9__1_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124     2.040 r  cpu/pc_exec_r/q[4]_i_7__1/O
                         net (fo=3, routed)           0.742     2.782    cpu/imm_immediate_exec_r/q[3]_i_3__3_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  cpu/imm_immediate_exec_r/q[3]_i_6__1/O
                         net (fo=1, routed)           0.338     3.244    cpu/imm_immediate_exec_r/q[3]_i_6__1_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.368 r  cpu/imm_immediate_exec_r/q[3]_i_3__3/O
                         net (fo=1, routed)           1.144     4.512    cpu/imm_immediate_exec_r/q[3]_i_3__3_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.636 r  cpu/imm_immediate_exec_r/q[3]_i_1__10/O
                         net (fo=2, routed)           0.597     5.233    cpu/pc_r/D[3]
    SLICE_X43Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.357 r  cpu/pc_r/read_data0_reg_reg_0_i_10/O
                         net (fo=19, routed)          1.560     6.917    cpu/imem/ADDRARDADDR[1]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     6.952    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 3.198ns (35.077%)  route 5.919ns (64.923%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.814     5.265    cpu/pc_r/q_reg[1]_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.389 r  cpu/pc_r/read_data0_reg_reg_0_i_11/O
                         net (fo=19, routed)          1.523     6.911    cpu/imem/ADDRARDADDR[0]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566     6.952    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_3_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 3.198ns (34.841%)  route 5.981ns (65.159%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 8.162 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.931     5.382    cpu/pc_r/q_reg[1]_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124     5.506 r  cpu/pc_r/read_data0_reg_reg_0_i_7/O
                         net (fo=19, routed)          1.467     6.973    cpu/imem/ADDRARDADDR[4]
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.611     8.162    cpu/imem/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/CLKARDCLK
                         clock pessimism             -0.500     7.663    
                         clock uncertainty           -0.071     7.591    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.025    cpu/imem/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.198ns (35.137%)  route 5.904ns (64.863%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.944     5.395    cpu/pc_r/q_reg[1]_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  cpu/pc_r/mem_reg_0_0_i_2__0/O
                         net (fo=17, routed)          1.377     6.896    cpu/imem/ADDRARDADDR[13]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.952    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_3_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 3.198ns (35.146%)  route 5.901ns (64.854%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.814     5.265    cpu/pc_r/q_reg[1]_1
    SLICE_X44Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.389 r  cpu/pc_r/read_data0_reg_reg_0_i_11/O
                         net (fo=19, routed)          1.505     6.893    cpu/imem/ADDRARDADDR[0]
    RAMB36_X2Y0          RAMB36E1                                     r  cpu/imem/mem_reg_3_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  cpu/imem/mem_reg_3_3/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566     6.952    cpu/imem/mem_reg_3_3
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_2_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 3.198ns (35.150%)  route 5.900ns (64.850%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.379     3.140    cpu/bios_mem/iscsr_dec
    SLICE_X49Y20         LUT6 (Prop_lut6_I2_O)        0.124     3.264 r  cpu/bios_mem/q[21]_i_2__1/O
                         net (fo=260, routed)         0.663     3.927    cpu/bios_mem/read_data0_reg_reg_1_3
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.124     4.051 r  cpu/bios_mem/read_data0_reg_reg_0_i_18/O
                         net (fo=2, routed)           0.406     4.457    cpu/rd_exec_r/q_reg[1]_1
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.581 r  cpu/rd_exec_r/read_data0_reg_reg_0_i_12/O
                         net (fo=31, routed)          0.667     5.248    cpu/pc_r/q_reg[1]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.372 r  cpu/pc_r/read_data0_reg_reg_0_i_2/O
                         net (fo=19, routed)          1.520     6.892    cpu/imem/ADDRARDADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.538     8.089    cpu/imem/clk_out1
    RAMB36_X2Y8          RAMB36E1                                     r  cpu/imem/mem_reg_2_2/CLKARDCLK
                         clock pessimism             -0.500     7.590    
                         clock uncertainty           -0.071     7.518    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.952    cpu/imem/mem_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 cpu/imem/mem_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/imem/mem_reg_3_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 3.198ns (34.889%)  route 5.968ns (65.111%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 8.162 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.161    -4.063    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.962 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.756    -2.206    cpu/imem/clk_out1
    RAMB36_X3Y5          RAMB36E1                                     r  cpu/imem/mem_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.248 r  cpu/imem/mem_reg_0_3/DOADO[0]
                         net (fo=9, routed)           1.139     1.387    cpu/bios_mem/read_data0_reg[6]
    SLICE_X51Y16         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  cpu/bios_mem/q[0]_i_7__2/O
                         net (fo=12, routed)          1.126     2.637    cpu/bios_mem/q[0]_i_7__2_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     2.761 r  cpu/bios_mem/q[0]_i_1__23/O
                         net (fo=30, routed)          0.372     3.134    cpu/bios_mem/iscsr_dec
    SLICE_X48Y19         LUT6 (Prop_lut6_I2_O)        0.124     3.258 r  cpu/bios_mem/q[23]_i_2__1/O
                         net (fo=68, routed)          0.333     3.591    cpu/bios_mem/read_data0_reg_reg_1_2
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.715 f  cpu/bios_mem/read_data0_reg_reg_0_i_22/O
                         net (fo=2, routed)           0.612     4.327    cpu/bios_mem/read_data0_reg_reg_0_i_22_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I3_O)        0.124     4.451 r  cpu/bios_mem/read_data0_reg_reg_0_i_13/O
                         net (fo=32, routed)          0.944     5.395    cpu/pc_r/q_reg[1]_1
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.519 r  cpu/pc_r/mem_reg_0_0_i_2__0/O
                         net (fo=17, routed)          1.441     6.960    cpu/imem/ADDRARDADDR[13]
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.561    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     4.215 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     6.222    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.313 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.147     6.460    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.551 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        1.611     8.162    cpu/imem/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  cpu/imem/mem_reg_3_1/CLKARDCLK
                         clock pessimism             -0.500     7.663    
                         clock uncertainty           -0.071     7.591    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     7.025    cpu/imem/mem_reg_3_1
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/rd_exec_r/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rd_wb_r/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.811%)  route 0.264ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.549    -0.563    cpu/rd_exec_r/clk_out1
    SLICE_X51Y20         FDRE                                         r  cpu/rd_exec_r/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/rd_exec_r/q_reg[1]/Q
                         net (fo=4, routed)           0.264    -0.157    cpu/rd_wb_r/D[1]
    SLICE_X46Y18         FDRE                                         r  cpu/rd_wb_r/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.820    -0.324    cpu/rd_wb_r/clk_out1
    SLICE_X46Y18         FDRE                                         r  cpu/rd_wb_r/q_reg[1]/C
                         clock pessimism              0.028    -0.296    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.052    -0.244    cpu/rd_wb_r/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu/imm_immediate_exec_r/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/dmem/alu_in_prev_reg/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.279ns (55.974%)  route 0.219ns (44.026%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.548    -0.564    cpu/imm_immediate_exec_r/clk_out1
    SLICE_X50Y28         FDRE                                         r  cpu/imm_immediate_exec_r/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu/imm_immediate_exec_r/q_reg[8]/Q
                         net (fo=8, routed)           0.219    -0.180    cpu/dataA_exec_r/imm_immediate_exec[8]
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.135 r  cpu/dataA_exec_r/alu_add_dout_carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.135    cpu/dataA_exec_r_n_148
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.065 r  cpu/alu_add_dout_carry__1/O[0]
                         net (fo=36, routed)          0.000    -0.065    cpu/dmem/alu_in_prev_reg/alu_add_dout[6]
    SLICE_X46Y28         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.817    -0.327    cpu/dmem/alu_in_prev_reg/clk_out1
    SLICE_X46Y28         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[8]/C
                         clock pessimism              0.028    -0.299    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.130    -0.169    cpu/dmem/alu_in_prev_reg/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/imm_immediate_exec_r/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/dmem/alu_in_prev_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.251ns (49.943%)  route 0.252ns (50.057%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.548    -0.564    cpu/imm_immediate_exec_r/clk_out1
    SLICE_X51Y27         FDRE                                         r  cpu/imm_immediate_exec_r/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/imm_immediate_exec_r/q_reg[2]/Q
                         net (fo=8, routed)           0.252    -0.171    cpu/dataA_exec_r/imm_immediate_exec[2]
    SLICE_X46Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.126 r  cpu/dataA_exec_r/alu_add_dout_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.126    cpu/dataA_exec_r_n_138
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.061 r  cpu/alu_add_dout_carry/O[2]
                         net (fo=37, routed)          0.000    -0.061    cpu/dmem/alu_in_prev_reg/alu_add_dout[0]
    SLICE_X46Y26         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.814    -0.330    cpu/dmem/alu_in_prev_reg/clk_out1
    SLICE_X46Y26         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[2]/C
                         clock pessimism              0.028    -0.302    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.130    -0.172    cpu/dmem/alu_in_prev_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/pc_plus_4_exec_r/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/pc_plus_4_wb_r/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.015%)  route 0.314ns (68.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.551    -0.561    cpu/pc_plus_4_exec_r/clk_out1
    SLICE_X49Y21         FDRE                                         r  cpu/pc_plus_4_exec_r/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  cpu/pc_plus_4_exec_r/q_reg[3]/Q
                         net (fo=1, routed)           0.314    -0.106    cpu/pc_plus_4_wb_r/D[3]
    SLICE_X58Y21         FDRE                                         r  cpu/pc_plus_4_wb_r/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.840    -0.304    cpu/pc_plus_4_wb_r/clk_out1
    SLICE_X58Y21         FDRE                                         r  cpu/pc_plus_4_wb_r/q_reg[3]/C
                         clock pessimism              0.028    -0.276    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.059    -0.217    cpu/pc_plus_4_wb_r/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu/addr_d_exec_r/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/addr_d_wb_r/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.579    -0.533    cpu/addr_d_exec_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_exec_r/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  cpu/addr_d_exec_r/q_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.333    cpu/addr_d_wb_r/D[4]
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.844    -0.300    cpu/addr_d_wb_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[4]/C
                         clock pessimism             -0.233    -0.533    
    SLICE_X70Y30         FDRE (Hold_fdre_C_D)         0.076    -0.457    cpu/addr_d_wb_r/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/addr_d_exec_r/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/addr_d_wb_r/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.579    -0.533    cpu/addr_d_exec_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_exec_r/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  cpu/addr_d_exec_r/q_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.334    cpu/addr_d_wb_r/D[3]
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.844    -0.300    cpu/addr_d_wb_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[3]/C
                         clock pessimism             -0.233    -0.533    
    SLICE_X70Y30         FDRE (Hold_fdre_C_D)         0.071    -0.462    cpu/addr_d_wb_r/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cpu/imm_immediate_exec_r/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/dmem/alu_in_prev_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.250ns (47.744%)  route 0.274ns (52.256%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.546    -0.566    cpu/imm_immediate_exec_r/clk_out1
    SLICE_X51Y26         FDRE                                         r  cpu/imm_immediate_exec_r/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  cpu/imm_immediate_exec_r/q_reg[7]/Q
                         net (fo=5, routed)           0.274    -0.151    cpu/dataA_exec_r/imm_immediate_exec[7]
    SLICE_X46Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.106 r  cpu/dataA_exec_r/alu_add_dout_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.106    cpu/dataA_exec_r_n_141
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  cpu/alu_add_dout_carry__0/O[3]
                         net (fo=36, routed)          0.000    -0.042    cpu/dmem/alu_in_prev_reg/alu_add_dout[5]
    SLICE_X46Y27         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.816    -0.328    cpu/dmem/alu_in_prev_reg/clk_out1
    SLICE_X46Y27         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[7]/C
                         clock pessimism              0.028    -0.300    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.130    -0.170    cpu/dmem/alu_in_prev_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/rd_exec_r/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rd_wb_r/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.770%)  route 0.317ns (69.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.549    -0.563    cpu/rd_exec_r/clk_out1
    SLICE_X51Y20         FDRE                                         r  cpu/rd_exec_r/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  cpu/rd_exec_r/q_reg[3]/Q
                         net (fo=5, routed)           0.317    -0.104    cpu/rd_wb_r/D[3]
    SLICE_X46Y18         FDRE                                         r  cpu/rd_wb_r/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.820    -0.324    cpu/rd_wb_r/clk_out1
    SLICE_X46Y18         FDRE                                         r  cpu/rd_wb_r/q_reg[3]/C
                         clock pessimism              0.028    -0.296    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.063    -0.233    cpu/rd_wb_r/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cpu/addr_d_exec_r/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/addr_d_wb_r/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.579    -0.533    cpu/addr_d_exec_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_exec_r/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  cpu/addr_d_exec_r/q_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.326    cpu/addr_d_wb_r/D[2]
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.844    -0.300    cpu/addr_d_wb_r/clk_out1
    SLICE_X70Y30         FDRE                                         r  cpu/addr_d_wb_r/q_reg[2]/C
                         clock pessimism             -0.233    -0.533    
    SLICE_X70Y30         FDRE (Hold_fdre_C_D)         0.075    -0.458    cpu/addr_d_wb_r/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/imm_immediate_exec_r/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/dmem/alu_in_prev_reg/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.314ns (58.863%)  route 0.219ns (41.137%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.042    -1.137    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.548    -0.564    cpu/imm_immediate_exec_r/clk_out1
    SLICE_X50Y28         FDRE                                         r  cpu/imm_immediate_exec_r/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  cpu/imm_immediate_exec_r/q_reg[8]/Q
                         net (fo=8, routed)           0.219    -0.180    cpu/dataA_exec_r/imm_immediate_exec[8]
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.135 r  cpu/dataA_exec_r/alu_add_dout_carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.135    cpu/dataA_exec_r_n_148
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.030 r  cpu/alu_add_dout_carry__1/O[1]
                         net (fo=36, routed)          0.000    -0.030    cpu/dmem/alu_in_prev_reg/alu_add_dout[7]
    SLICE_X46Y28         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clk_wiz/clkout1_buf_replica/O
                         net (fo=4, routed)           0.046    -1.173    clk_wiz/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.144 r  clk_wiz/clkout1_buf/O
                         net (fo=1554, routed)        0.817    -0.327    cpu/dmem/alu_in_prev_reg/clk_out1
    SLICE_X46Y28         FDRE                                         r  cpu/dmem/alu_in_prev_reg/q_reg[9]/C
                         clock pessimism              0.028    -0.299    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.130    -0.169    cpu/dmem/alu_in_prev_reg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3     cpu/dmem/dmem_ram/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3     cpu/dmem/dmem_ram/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6     cpu/dmem/dmem_ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6     cpu/dmem/dmem_ram/mem_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0     cpu/dmem/dmem_ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0     cpu/dmem/dmem_ram/mem_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1     cpu/dmem/dmem_ram/mem_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1     cpu/dmem/dmem_ram/mem_reg_2_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8     cpu/dmem/dmem_ram/mem_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8     cpu/dmem/dmem_ram/mem_reg_3_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y41    cpu/rf/mem_reg[26][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y43    cpu/rf/mem_reg[12][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y40    cpu/rf/mem_reg[15][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y40    cpu/rf/mem_reg[15][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y20    cpu/br_cond_exec_r/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y19    cpu/br_cond_exec_r/q_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y20    cpu/br_cond_exec_r/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y73    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y74    bp/button_debouncer/genblk1[0].sat_cnt/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y20    cpu/br_cond_exec_r/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y19    cpu/br_cond_exec_r/q_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X53Y20    cpu/br_cond_exec_r/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y20    cpu/br_un_exec_r/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y19    cpu/bsel_exec_r/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y20    cpu/bsel_exec_r/q_reg[0]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clk_wiz/plle2_adv_inst/CLKFBOUT



