{"vcs1":{"timestamp_begin":1684313950.015306470, "rt":1.33, "ut":0.42, "st":0.21}}
{"vcselab":{"timestamp_begin":1684313951.434789993, "rt":1.23, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684313952.736052755, "rt":0.49, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684313949.361836566}
{"VCS_COMP_START_TIME": 1684313949.361836566}
{"VCS_COMP_END_TIME": 1684313954.869209827}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330588}}
{"stitch_vcselab": {"peak_mem": 211880}}
