#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62b9db478490 .scope module, "testeRegistradores" "testeRegistradores" 2 3;
 .timescale -9 -12;
v0x62b9db4d35e0_0 .var "clk", 0 0;
v0x62b9db4d36a0_0 .net "readData1", 15 0, L_0x62b9db4e3fe0;  1 drivers
v0x62b9db4d3740_0 .net "readData2", 15 0, L_0x62b9db4e45a0;  1 drivers
v0x62b9db4d3840_0 .var "readReg1", 2 0;
v0x62b9db4d3910_0 .var "readReg2", 2 0;
v0x62b9db4d39b0_0 .var "regWrite", 0 0;
v0x62b9db4d3a80_0 .var "writeData", 15 0;
v0x62b9db4d3b50_0 .var "writeReg", 2 0;
S_0x62b9db478620 .scope module, "dut" "registradores" 2 14, 3 1 0, S_0x62b9db478490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 3 "readReg1";
    .port_info 3 /INPUT 3 "readReg2";
    .port_info 4 /INPUT 3 "writeReg";
    .port_info 5 /INPUT 16 "writeData";
    .port_info 6 /OUTPUT 16 "readData1";
    .port_info 7 /OUTPUT 16 "readData2";
L_0x781169ece018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b9db4b7350_0 .net/2u *"_ivl_0", 2 0, L_0x781169ece018;  1 drivers
L_0x781169ece0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b9db4d23d0_0 .net *"_ivl_11", 1 0, L_0x781169ece0a8;  1 drivers
L_0x781169ece0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b9db4d24b0_0 .net/2u *"_ivl_14", 2 0, L_0x781169ece0f0;  1 drivers
v0x62b9db4d2570_0 .net *"_ivl_16", 0 0, L_0x62b9db4e41f0;  1 drivers
L_0x781169ece138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b9db4d2630_0 .net/2u *"_ivl_18", 15 0, L_0x781169ece138;  1 drivers
v0x62b9db4d2760_0 .net *"_ivl_2", 0 0, L_0x62b9db4d3c50;  1 drivers
v0x62b9db4d2820_0 .net *"_ivl_20", 15 0, L_0x62b9db4e4380;  1 drivers
v0x62b9db4d2900_0 .net *"_ivl_22", 4 0, L_0x62b9db4e4460;  1 drivers
L_0x781169ece180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b9db4d29e0_0 .net *"_ivl_25", 1 0, L_0x781169ece180;  1 drivers
L_0x781169ece060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b9db4d2ac0_0 .net/2u *"_ivl_4", 15 0, L_0x781169ece060;  1 drivers
v0x62b9db4d2ba0_0 .net *"_ivl_6", 15 0, L_0x62b9db4e3dd0;  1 drivers
v0x62b9db4d2c80_0 .net *"_ivl_8", 4 0, L_0x62b9db4e3ea0;  1 drivers
v0x62b9db4d2d60_0 .net "clk", 0 0, v0x62b9db4d35e0_0;  1 drivers
v0x62b9db4d2e20_0 .net "readData1", 15 0, L_0x62b9db4e3fe0;  alias, 1 drivers
v0x62b9db4d2f00_0 .net "readData2", 15 0, L_0x62b9db4e45a0;  alias, 1 drivers
v0x62b9db4d2fe0_0 .net "readReg1", 2 0, v0x62b9db4d3840_0;  1 drivers
v0x62b9db4d30c0_0 .net "readReg2", 2 0, v0x62b9db4d3910_0;  1 drivers
v0x62b9db4d31a0_0 .net "regWrite", 0 0, v0x62b9db4d39b0_0;  1 drivers
v0x62b9db4d3260 .array "regs", 7 0, 15 0;
v0x62b9db4d3320_0 .net "writeData", 15 0, v0x62b9db4d3a80_0;  1 drivers
v0x62b9db4d3400_0 .net "writeReg", 2 0, v0x62b9db4d3b50_0;  1 drivers
E_0x62b9db4b9bf0 .event posedge, v0x62b9db4d2d60_0;
L_0x62b9db4d3c50 .cmp/eq 3, v0x62b9db4d3840_0, L_0x781169ece018;
L_0x62b9db4e3dd0 .array/port v0x62b9db4d3260, L_0x62b9db4e3ea0;
L_0x62b9db4e3ea0 .concat [ 3 2 0 0], v0x62b9db4d3840_0, L_0x781169ece0a8;
L_0x62b9db4e3fe0 .functor MUXZ 16, L_0x62b9db4e3dd0, L_0x781169ece060, L_0x62b9db4d3c50, C4<>;
L_0x62b9db4e41f0 .cmp/eq 3, v0x62b9db4d3910_0, L_0x781169ece0f0;
L_0x62b9db4e4380 .array/port v0x62b9db4d3260, L_0x62b9db4e4460;
L_0x62b9db4e4460 .concat [ 3 2 0 0], v0x62b9db4d3910_0, L_0x781169ece180;
L_0x62b9db4e45a0 .functor MUXZ 16, L_0x62b9db4e4380, L_0x781169ece138, L_0x62b9db4e41f0, C4<>;
    .scope S_0x62b9db478620;
T_0 ;
    %wait E_0x62b9db4b9bf0;
    %load/vec4 v0x62b9db4d31a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x62b9db4d3400_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x62b9db4d3320_0;
    %load/vec4 v0x62b9db4d3400_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b9db4d3260, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62b9db478490;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x62b9db4d35e0_0;
    %inv;
    %store/vec4 v0x62b9db4d35e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62b9db478490;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9db4d35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3840_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3910_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3b50_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x62b9db4d3a80_0, 0, 16;
    %vpi_call 2 37 "$display", "Tempo | Reg | Dado escrito | RD1 | RD2" {0 0 0};
    %vpi_call 2 38 "$display", "--------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b9db4d3b50_0, 0, 3;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x62b9db4d3a80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b9db4d3840_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3910_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 54 "$display", "%4t  | R1  | 5             | %d  | %d", $time, v0x62b9db4d36a0_0, v0x62b9db4d3740_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62b9db4d3b50_0, 0, 3;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x62b9db4d3a80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b9db4d3840_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62b9db4d3910_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 71 "$display", "%4t  | R2  | 10            | %d  | %d", $time, v0x62b9db4d36a0_0, v0x62b9db4d3740_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3b50_0, 0, 3;
    %pushi/vec4 99, 0, 16;
    %store/vec4 v0x62b9db4d3a80_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9db4d39b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b9db4d3840_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b9db4d3910_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 88 "$display", "%4t  | R0  | 99 (bloqueado)| %d  | %d", $time, v0x62b9db4d36a0_0, v0x62b9db4d3740_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/testeRegistradores.v";
    "rtl/registradores.v";
