-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"

-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0

-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_reg auto


-sethld


-use_io_insertion 1
-resolve_mixed_drivers  1
-sdc "C:/development/FPGA/spin_clock_ice/timing.ldc"
-path "C:/development/FPGA/spin_clock_ice/pll"
-path "C:/development/FPGA/spin_clock_ice/smi_fifo"
-path "C:/lscc/radiant/1.1/ispfpga/ice40tp/data" "C:/development/FPGA/spin_clock_ice/impl_1" "C:/development/FPGA/spin_clock_ice"
-ver "C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd"
-ver "C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v"
"C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v"
"C:/development/FPGA/spin_clock_ice/TLC5957.v"
"C:/development/FPGA/spin_clock_ice/top.v"


-path "C:/development/FPGA/spin_clock_ice"
-top top
-udb "spin_clock_impl_1.udb"
-output_hdl "spin_clock_impl_1.vm"

