Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Feb 27 23:25:25 2021
| Host         : apple running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: EF_DCO_P (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: EF_FR_P (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: GH_DCO_P (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GH_FR_P (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_50M (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spi4adc/reset_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 462 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.028       -3.368                     20                10274        0.040        0.000                      0                10274        0.383        0.000                       0                  5072  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 3.375}        6.749           148.170         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
my_clock/inst/clk_in                                                                        {0.000 10.000}       20.000          50.000          
  clk_10M_my_clk_generator                                                                  {0.000 50.000}       100.000         10.000          
  clk_150M_my_clk_generator                                                                 {0.000 3.333}        6.667           150.000         
  clk_450M_my_clk_generator                                                                 {0.000 1.111}        2.222           450.000         
  clkfbout_my_clk_generator                                                                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.444        0.000                      0                  923        0.040        0.000                      0                  923       15.732        0.000                       0                   480  
my_clock/inst/clk_in                                                                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_10M_my_clk_generator                                                                       94.841        0.000                      0                   99        0.139        0.000                      0                   99       49.600        0.000                       0                    63  
  clk_150M_my_clk_generator                                                                       1.578        0.000                      0                 7556        0.063        0.000                      0                 7556        2.565        0.000                       0                  3930  
  clk_450M_my_clk_generator                                                                      -0.227       -0.739                     11                 1000        0.106        0.000                      0                 1000        0.383        0.000                       0                   595  
  clkfbout_my_clk_generator                                                                                                                                                                                                                  18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_150M_my_clk_generator  clk_10M_my_clk_generator         1.325        0.000                      0                   57        0.263        0.000                      0                   57  
clk_10M_my_clk_generator   clk_450M_my_clk_generator       -1.028       -1.979                      3                    4        0.092        0.000                      0                    4  
clk_150M_my_clk_generator  clk_450M_my_clk_generator       -0.889       -2.292                      8                  136        0.111        0.000                      0                  136  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_10M_my_clk_generator                                                                    clk_10M_my_clk_generator                                                                         97.203        0.000                      0                   43        0.424        0.000                      0                   43  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_10M_my_clk_generator                                                                          3.281        0.000                      0                   29        0.201        0.000                      0                   29  
**async_default**                                                                           clk_150M_my_clk_generator                                                                   clk_150M_my_clk_generator                                                                         2.037        0.000                      0                  414        0.241        0.000                      0                  414  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.217        0.000                      0                  100        0.301        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.655ns (18.548%)  route 2.876ns (81.452%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.775     9.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y231        LUT5 (Prop_lut5_I2_O)        0.043     9.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X49Y231        FDRE (Setup_fdre_C_D)        0.034    38.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 29.444    

Slack (MET) :             29.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.655ns (18.875%)  route 2.815ns (81.125%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.714     9.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y231        LUT6 (Prop_lut6_I4_O)        0.043     9.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.778    38.638    
                         clock uncertainty           -0.035    38.602    
    SLICE_X51Y231        FDRE (Setup_fdre_C_D)        0.034    38.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 29.507    

Slack (MET) :             29.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.655ns (18.995%)  route 2.793ns (81.005%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.692     9.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y231        LUT5 (Prop_lut5_I2_O)        0.043     9.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X49Y231        FDRE (Setup_fdre_C_D)        0.033    38.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 29.526    

Slack (MET) :             29.631ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.655ns (19.582%)  route 2.690ns (80.418%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.588     8.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y230        LUT5 (Prop_lut5_I2_O)        0.043     9.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X51Y230        FDRE (Setup_fdre_C_D)        0.034    38.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                 29.631    

Slack (MET) :             29.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.655ns (19.435%)  route 2.715ns (80.565%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.614     8.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X50Y231        LUT5 (Prop_lut5_I3_O)        0.043     9.029 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.029    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.799    38.659    
                         clock uncertainty           -0.035    38.623    
    SLICE_X50Y231        FDRE (Setup_fdre_C_D)        0.065    38.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 29.659    

Slack (MET) :             29.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.655ns (19.447%)  route 2.713ns (80.553%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.612     8.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X50Y231        LUT6 (Prop_lut6_I4_O)        0.043     9.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.799    38.659    
                         clock uncertainty           -0.035    38.623    
    SLICE_X50Y231        FDRE (Setup_fdre_C_D)        0.064    38.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                 29.660    

Slack (MET) :             29.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.655ns (20.081%)  route 2.607ns (79.919%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.505     8.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y230        LUT5 (Prop_lut5_I2_O)        0.043     8.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X51Y230        FDRE (Setup_fdre_C_D)        0.033    38.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                 29.713    

Slack (MET) :             29.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.655ns (20.381%)  route 2.559ns (79.619%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.457     8.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y230        LUT5 (Prop_lut5_I2_O)        0.043     8.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X51Y230        FDRE (Setup_fdre_C_D)        0.034    38.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -8.872    
  -------------------------------------------------------------------
                         slack                                 29.762    

Slack (MET) :             29.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.655ns (20.400%)  route 2.556ns (79.600%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.600     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X57Y228        LUT4 (Prop_lut4_I2_O)        0.043     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=3, routed)           0.502     8.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X55Y229        LUT6 (Prop_lut6_I4_O)        0.043     8.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X55Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.454     8.826    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y230        LUT5 (Prop_lut5_I2_O)        0.043     8.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.776    38.636    
                         clock uncertainty           -0.035    38.600    
    SLICE_X51Y230        FDRE (Setup_fdre_C_D)        0.034    38.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.634    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                 29.765    

Slack (MET) :             29.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.388ns (13.893%)  route 2.405ns (86.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 37.859 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.049     6.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT5 (Prop_lut5_I3_O)        0.043     7.010 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.606     7.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X48Y217        LUT4 (Prop_lut4_I1_O)        0.043     7.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.372     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X48Y217        LUT6 (Prop_lut6_I5_O)        0.043     8.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.377     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X48Y220        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.227    37.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X48Y220        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.753    38.612    
                         clock uncertainty           -0.035    38.576    
    SLICE_X48Y220        FDRE (Setup_fdre_C_R)       -0.281    38.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         38.295    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 29.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.531%)  route 0.106ns (51.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.630     2.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X40Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y207        FDCE (Prop_fdce_C_Q)         0.100     3.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.106     3.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y208        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y208        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.103     3.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y208        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y208        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.597     3.003    
    SLICE_X38Y208        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.433%)  route 0.293ns (74.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.631     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X40Y206        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y206        FDCE (Prop_fdce_C_Q)         0.100     3.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.293     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X38Y207        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.857     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y207        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.575     3.025    
    SLICE_X38Y207        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X57Y228  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y229  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y228  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X53Y228  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y210  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y214  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  my_clock/inst/clk_in
  To Clock:  my_clock/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clock/inst/clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       94.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.841ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.952ns (19.335%)  route 3.972ns (80.665%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 97.678 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.238    -0.278    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X29Y268        LUT6 (Prop_lut6_I1_O)        0.043    -0.235 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.239     0.004    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X30Y268        LUT5 (Prop_lut5_I0_O)        0.047     0.051 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.298     0.349    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X26Y267        LUT5 (Prop_lut5_I1_O)        0.134     0.483 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           1.419     1.902    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X11Y222        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.286    97.678    spi4adc/spi/clk
    SLICE_X11Y222        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -0.761    96.917    
                         clock uncertainty           -0.153    96.764    
    SLICE_X11Y222        FDCE (Setup_fdce_C_D)       -0.022    96.742    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         96.742    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 94.841    

Slack (MET) :             94.940ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.952ns (19.655%)  route 3.892ns (80.345%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.323ns = ( 97.677 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/clk_cnt_reg[2]_LDC/Q
                         net (fo=4, routed)           0.238    -0.278    spi4adc/spi/clk_cnt_reg[2]_LDC_n_0
    SLICE_X29Y268        LUT6 (Prop_lut6_I1_O)        0.043    -0.235 r  spi4adc/spi/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.239     0.004    spi4adc/spi/clk_cnt[0]_i_3_n_0
    SLICE_X30Y268        LUT5 (Prop_lut5_I0_O)        0.047     0.051 r  spi4adc/spi/clk_cnt[0]_i_2/O
                         net (fo=4, routed)           0.298     0.349    spi4adc/spi/clk_cnt[0]_i_2_n_0
    SLICE_X26Y267        LUT5 (Prop_lut5_I1_O)        0.134     0.483 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           1.338     1.822    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.285    97.677    spi4adc/spi/clk
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -0.761    96.916    
                         clock uncertainty           -0.153    96.763    
    SLICE_X10Y223        FDPE (Setup_fdpe_C_D)       -0.002    96.761    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.761    
                         arrival time                          -1.822    
  -------------------------------------------------------------------
                         slack                                 94.940    

Slack (MET) :             95.307ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.956ns (22.185%)  route 3.353ns (77.815%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534     0.018    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.069 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356     0.424    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134     0.558 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.374     0.932    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X29Y262        LUT2 (Prop_lut2_I0_O)        0.043     0.975 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.312     1.287    spi4adc/spi/dout_r2_out
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -0.841    96.948    
                         clock uncertainty           -0.153    96.795    
    SLICE_X29Y262        FDRE (Setup_fdre_C_CE)      -0.201    96.594    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         96.594    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                 95.307    

Slack (MET) :             95.412ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.969ns (22.579%)  route 3.323ns (77.421%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.408    -0.815    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.353 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.381     0.027    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.078 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.257     0.335    spi4adc/spi/delay_cnt[0]
    SLICE_X30Y269        LUT5 (Prop_lut5_I3_O)        0.136     0.471 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.470     0.941    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X27Y269        LUT5 (Prop_lut5_I1_O)        0.054     0.995 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.274     1.270    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y268        FDPE (Setup_fdpe_C_D)       -0.106    96.681    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.681    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 95.412    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.958ns (23.298%)  route 3.154ns (76.702%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.408    -0.815    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.353 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.381     0.027    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.078 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.257     0.335    spi4adc/spi/delay_cnt[0]
    SLICE_X30Y269        LUT5 (Prop_lut5_I3_O)        0.136     0.471 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.253     0.724    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043     0.767 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.323     1.090    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[5]/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X30Y269        FDCE (Setup_fdce_C_CE)      -0.178    96.612    spi4adc/spi/delay_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.612    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 95.522    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.958ns (23.298%)  route 3.154ns (76.702%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.408    -0.815    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.353 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.381     0.027    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.078 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.257     0.335    spi4adc/spi/delay_cnt[0]
    SLICE_X30Y269        LUT5 (Prop_lut5_I3_O)        0.136     0.471 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.253     0.724    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043     0.767 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.323     1.090    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[6]/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X30Y269        FDCE (Setup_fdce_C_CE)      -0.178    96.612    spi4adc/spi/delay_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         96.612    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 95.522    

Slack (MET) :             95.522ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.958ns (23.298%)  route 3.154ns (76.702%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.408    -0.815    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.353 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.381     0.027    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.078 f  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.257     0.335    spi4adc/spi/delay_cnt[0]
    SLICE_X30Y269        LUT5 (Prop_lut5_I3_O)        0.136     0.471 r  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.253     0.724    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043     0.767 r  spi4adc/spi/delay_cnt[7]_i_1/O
                         net (fo=6, routed)           0.323     1.090    spi4adc/spi/delay_cnt[7]_i_1_n_0
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X30Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[7]/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X30Y269        FDCE (Setup_fdce_C_CE)      -0.178    96.612    spi4adc/spi/delay_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         96.612    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 95.522    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.913ns (22.691%)  route 3.111ns (77.309%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534     0.018    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.069 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356     0.424    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134     0.558 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443     1.002    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism             -0.841    96.948    
                         clock uncertainty           -0.153    96.795    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.594    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.594    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 95.593    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.913ns (22.691%)  route 3.111ns (77.309%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534     0.018    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.069 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356     0.424    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134     0.558 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443     1.002    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism             -0.841    96.948    
                         clock uncertainty           -0.153    96.795    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.594    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.594    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 95.593    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.913ns (22.691%)  route 3.111ns (77.309%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    -0.979    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    -0.517 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534     0.018    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051     0.069 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356     0.424    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134     0.558 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443     1.002    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism             -0.841    96.948    
                         clock uncertainty           -0.153    96.795    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.594    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.594    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                 95.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.901%)  route 0.109ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    -0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.721    -0.958    spi4adc/spi/clk
    SLICE_X27Y269        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y269        FDPE (Prop_fdpe_C_Q)         0.100    -0.858 r  spi4adc/spi/dat_cnt_reg[3]_P/Q
                         net (fo=5, routed)           0.109    -0.749    spi4adc/spi/dat_cnt_reg[3]_P_n_0
    SLICE_X26Y269        LUT5 (Prop_lut5_I2_O)        0.028    -0.721 r  spi4adc/spi/dat_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.721    spi4adc/spi/dat_cnt[4]
    SLICE_X26Y269        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X26Y269        FDCE                                         r  spi4adc/spi/dat_cnt_reg[4]/C
                         clock pessimism              0.120    -0.947    
    SLICE_X26Y269        FDCE (Hold_fdce_C_D)         0.087    -0.860    spi4adc/spi/dat_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.860    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi4adc/spi/clk_cnt_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.199%)  route 0.117ns (47.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    -0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.724    -0.955    spi4adc/spi/clk
    SLICE_X28Y268        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.855 r  spi4adc/spi/clk_cnt_reg[2]_P/Q
                         net (fo=5, routed)           0.117    -0.738    spi4adc/spi/clk_cnt_reg[2]_P_n_0
    SLICE_X29Y268        LUT6 (Prop_lut6_I4_O)        0.028    -0.710 r  spi4adc/spi/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    spi4adc/spi/clk_cnt[3]
    SLICE_X29Y268        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X29Y268        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.120    -0.944    
    SLICE_X29Y268        FDCE (Hold_fdce_C_D)         0.060    -0.884    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cnt_1M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_1M_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.108ns
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    -0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.697    -0.982    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_fdre_C_Q)         0.100    -0.882 r  cnt_1M_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.753    cnt_1M_reg_n_0_[1]
    SLICE_X1Y239         LUT2 (Prop_lut2_I1_O)        0.029    -0.724 r  cnt_1M[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.724    p_0_in__0[2]
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.925    -1.108    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[2]/C
                         clock pessimism              0.126    -0.982    
    SLICE_X1Y239         FDRE (Hold_fdre_C_D)         0.075    -0.907    cnt_1M_reg[2]
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.102%)  route 0.118ns (47.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.724    -0.955    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y268        FDCE (Prop_fdce_C_Q)         0.100    -0.855 r  spi4adc/spi/dat_cnt_reg[0]_C/Q
                         net (fo=5, routed)           0.118    -0.737    spi4adc/spi/dat_cnt_reg[0]_C_n_0
    SLICE_X28Y268        LUT4 (Prop_lut4_I3_O)        0.028    -0.709 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.709    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.109    -0.955    
    SLICE_X28Y268        FDCE (Hold_fdce_C_D)         0.060    -0.895    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 spi4adc/spi/delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.617%)  route 0.120ns (48.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.723    -0.956    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y269        FDCE (Prop_fdce_C_Q)         0.100    -0.856 r  spi4adc/spi/delay_cnt_reg[1]/Q
                         net (fo=5, routed)           0.120    -0.736    spi4adc/spi/delay_cnt[1]
    SLICE_X29Y269        LUT6 (Prop_lut6_I0_O)        0.028    -0.708 r  spi4adc/spi/delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.708    spi4adc/spi/p_2_in[3]
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.968    -1.065    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.109    -0.956    
    SLICE_X29Y269        FDCE (Hold_fdce_C_D)         0.060    -0.896    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cnt_1M_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_1M_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.108ns
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    -0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.697    -0.982    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y239         FDRE (Prop_fdre_C_Q)         0.100    -0.882 r  cnt_1M_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.753    cnt_1M_reg_n_0_[1]
    SLICE_X1Y239         LUT2 (Prop_lut2_I1_O)        0.028    -0.725 r  cnt_1M[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.725    p_0_in__0[1]
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.925    -1.108    clk_10M
    SLICE_X1Y239         FDRE                                         r  cnt_1M_reg[1]/C
                         clock pessimism              0.126    -0.982    
    SLICE_X1Y239         FDRE (Hold_fdre_C_D)         0.060    -0.922    cnt_1M_reg[1]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 spi4adc/spi/dat_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.903%)  route 0.153ns (51.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.722    -0.957    spi4adc/spi/clk
    SLICE_X26Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268        FDCE (Prop_fdce_C_Q)         0.118    -0.839 r  spi4adc/spi/dat_cnt_reg[1]/Q
                         net (fo=5, routed)           0.153    -0.686    spi4adc/spi/dat_cnt_reg_n_0_[1]
    SLICE_X28Y268        LUT6 (Prop_lut6_I3_O)        0.028    -0.658 r  spi4adc/spi/dat_cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.658    spi4adc/spi/dat_cnt[2]_C_i_1_n_0
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.141    -0.923    
    SLICE_X28Y268        FDCE (Hold_fdce_C_D)         0.061    -0.862    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 spi4adc/spi/d_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.726    -0.953    spi4adc/spi/clk
    SLICE_X27Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y262        FDCE (Prop_fdce_C_Q)         0.100    -0.853 f  spi4adc/spi/d_cnt_reg[0]/Q
                         net (fo=15, routed)          0.136    -0.717    spi4adc/spi/d_cnt_reg__0[0]
    SLICE_X27Y262        LUT1 (Prop_lut1_I0_O)        0.028    -0.689 r  spi4adc/spi/d_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.689    spi4adc/spi/d_cnt[0]_i_1_n_0
    SLICE_X27Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.972    -1.061    spi4adc/spi/clk
    SLICE_X27Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism              0.108    -0.953    
    SLICE_X27Y262        FDCE (Hold_fdce_C_D)         0.060    -0.893    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 spi4adc/spi/finished_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/finished_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.358%)  route 0.137ns (51.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.725    -0.954    spi4adc/spi/clk
    SLICE_X29Y267        FDCE                                         r  spi4adc/spi/finished_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267        FDCE (Prop_fdce_C_Q)         0.100    -0.854 r  spi4adc/spi/finished_r_reg/Q
                         net (fo=3, routed)           0.137    -0.717    spi4adc/spi/finished
    SLICE_X29Y267        LUT4 (Prop_lut4_I3_O)        0.028    -0.689 r  spi4adc/spi/finished_r_i_1/O
                         net (fo=1, routed)           0.000    -0.689    spi4adc/spi/finished_r_i_1_n_0
    SLICE_X29Y267        FDCE                                         r  spi4adc/spi/finished_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.970    -1.063    spi4adc/spi/clk
    SLICE_X29Y267        FDCE                                         r  spi4adc/spi/finished_r_reg/C
                         clock pessimism              0.109    -0.954    
    SLICE_X29Y267        FDCE (Hold_fdce_C_D)         0.060    -0.894    spi4adc/spi/finished_r_reg
  -------------------------------------------------------------------
                         required time                          0.894    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_1M_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_1M_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.030%)  route 0.146ns (49.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.108ns
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    -0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.697    -0.982    clk_10M
    SLICE_X0Y239         FDRE                                         r  clk_1M_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDRE (Prop_fdre_C_Q)         0.118    -0.864 r  clk_1M_r_reg/Q
                         net (fo=2, routed)           0.146    -0.718    IV_5K_CTR_OBUF
    SLICE_X0Y239         LUT2 (Prop_lut2_I1_O)        0.028    -0.690 r  clk_1M_r_i_1/O
                         net (fo=1, routed)           0.000    -0.690    clk_1M_r_i_1_n_0
    SLICE_X0Y239         FDRE                                         r  clk_1M_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.925    -1.108    clk_10M
    SLICE_X0Y239         FDRE                                         r  clk_1M_r_reg/C
                         clock pessimism              0.126    -0.982    
    SLICE_X0Y239         FDRE (Hold_fdre_C_D)         0.087    -0.895    clk_1M_r_reg
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_my_clk_generator
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y18   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X28Y262    spi4adc/spi/d_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X27Y262    spi4adc/spi/d_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X27Y269    spi4adc/spi/delay_cnt_reg[0]_C/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X30Y269    spi4adc/spi/delay_cnt_reg[6]/C
Min Period        n/a     FDPE/C              n/a            0.750         100.000     99.250     SLICE_X27Y268    spi4adc/spi/sclk_rdy_reg_P/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X1Y239     cnt_1M_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X27Y269    spi4adc/spi/delay_cnt_reg[0]_C/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X1Y239     cnt_1M_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X28Y262    spi4adc/spi/d_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X27Y262    spi4adc/spi/d_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X27Y269    spi4adc/spi/delay_cnt_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         50.000      49.600     SLICE_X27Y268    spi4adc/spi/sclk_rdy_reg_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X27Y262    spi4adc/spi/d_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X30Y269    spi4adc/spi/delay_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X27Y268    spi4adc/spi/clk_cnt_reg[2]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         50.000      49.650     SLICE_X28Y268    spi4adc/spi/clk_cnt_reg[2]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X29Y268    spi4adc/spi/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X30Y268    spi4adc/spi/clk_cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X28Y268    spi4adc/spi/dat_cnt_reg[0]_C/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.302ns (6.965%)  route 4.034ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.715     1.208    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X10Y245        LUT2 (Prop_lut2_I1_O)        0.043     1.251 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.319     1.570    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.299     4.358    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X10Y245        FDRE (Setup_fdre_C_R)       -0.281     3.148    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[0]
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.302ns (6.965%)  route 4.034ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.715     1.208    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X10Y245        LUT2 (Prop_lut2_I1_O)        0.043     1.251 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.319     1.570    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.299     4.358    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X10Y245        FDRE (Setup_fdre_C_R)       -0.281     3.148    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[1]
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.302ns (6.965%)  route 4.034ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.715     1.208    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X10Y245        LUT2 (Prop_lut2_I1_O)        0.043     1.251 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.319     1.570    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.299     4.358    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X10Y245        FDRE (Setup_fdre_C_R)       -0.281     3.148    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[2]
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.302ns (6.965%)  route 4.034ns (93.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.309ns = ( 4.358 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 f  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.715     1.208    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aresetn
    SLICE_X10Y245        LUT2 (Prop_lut2_I1_O)        0.043     1.251 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0/O
                         net (fo=4, routed)           0.319     1.570    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.299     4.358    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X10Y245        FDRE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]/C
                         clock pessimism             -0.841     3.517    
                         clock uncertainty           -0.087     3.429    
    SLICE_X10Y245        FDRE (Setup_fdre_C_R)       -0.281     3.148    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[3]
  -------------------------------------------------------------------
                         required time                          3.148    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.302ns (7.644%)  route 3.649ns (92.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.569     1.185    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[12]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X37Y243        FDCE (Setup_fdce_C_CE)      -0.201     3.165    u_aq_axi_master/reg_wr_len_reg[12]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.302ns (7.644%)  route 3.649ns (92.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.569     1.185    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[13]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X37Y243        FDCE (Setup_fdce_C_CE)      -0.201     3.165    u_aq_axi_master/reg_wr_len_reg[13]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.302ns (7.644%)  route 3.649ns (92.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.569     1.185    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X37Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[16]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X37Y243        FDCE (Setup_fdce_C_CE)      -0.201     3.165    u_aq_axi_master/reg_wr_len_reg[16]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.302ns (7.767%)  route 3.586ns (92.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.507     1.122    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[11]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X38Y243        FDCE (Setup_fdce_C_CE)      -0.178     3.188    u_aq_axi_master/reg_wr_len_reg[11]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.302ns (7.767%)  route 3.586ns (92.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.507     1.122    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[14]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X38Y243        FDCE (Setup_fdce_C_CE)      -0.178     3.188    u_aq_axi_master/reg_wr_len_reg[14]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_wr_len_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.302ns (7.767%)  route 3.586ns (92.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.372ns = ( 4.295 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          3.080     0.573    u_aq_axi_master/axim_rst_n[0]
    SLICE_X32Y247        LUT5 (Prop_lut5_I4_O)        0.043     0.616 r  u_aq_axi_master/reg_wr_len[31]_i_1/O
                         net (fo=21, routed)          0.507     1.122    u_aq_axi_master/reg_wr_len[31]_i_1_n_0
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.236     4.295    u_aq_axi_master/clk_150M
    SLICE_X38Y243        FDCE                                         r  u_aq_axi_master/reg_wr_len_reg[15]/C
                         clock pessimism             -0.841     3.454    
                         clock uncertainty           -0.087     3.366    
    SLICE_X38Y243        FDCE (Setup_fdce_C_CE)      -0.178     3.188    u_aq_axi_master/reg_wr_len_reg[15]
  -------------------------------------------------------------------
                         required time                          3.188    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  2.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.458%)  route 0.101ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.062ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.727    -0.952    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y288        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y288        FDRE (Prop_fdre_C_Q)         0.091    -0.861 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.760    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.971    -1.062    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.121    -0.941    
    SLICE_X26Y286        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118    -0.823    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.627%)  route 0.102ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    -0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.789    -0.890    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.118    -0.772 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.102    -0.670    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X48Y299        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.955    -1.078    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X48Y299        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.306    -0.772    
    SLICE_X48Y299        FDRE (Hold_fdre_C_D)         0.037    -0.735    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_aq_axi_master/FSM_sequential_wr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_w_len_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.259%)  route 0.307ns (67.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.054ns
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.631    -1.048    u_aq_axi_master/clk_150M
    SLICE_X32Y249        FDCE                                         r  u_aq_axi_master/FSM_sequential_wr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y249        FDCE (Prop_fdce_C_Q)         0.118    -0.930 r  u_aq_axi_master/FSM_sequential_wr_state_reg[1]/Q
                         net (fo=76, routed)          0.307    -0.623    u_aq_axi_master/wr_state[1]
    SLICE_X31Y250        LUT4 (Prop_lut4_I2_O)        0.028    -0.595 r  u_aq_axi_master/reg_w_len[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.595    u_aq_axi_master/reg_w_len[7]_i_2_n_0
    SLICE_X31Y250        FDCE                                         r  u_aq_axi_master/reg_w_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.979    -1.054    u_aq_axi_master/clk_150M
    SLICE_X31Y250        FDCE                                         r  u_aq_axi_master/reg_w_len_reg[7]/C
                         clock pessimism              0.326    -0.728    
    SLICE_X31Y250        FDCE (Hold_fdce_C_D)         0.060    -0.668    u_aq_axi_master/reg_w_len_reg[7]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.440%)  route 0.141ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.060ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.727    -0.952    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y284        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y284        FDRE (Prop_fdre_C_Q)         0.100    -0.852 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.141    -0.711    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.973    -1.060    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.121    -0.939    
    SLICE_X30Y286        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.785    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.906%)  route 0.145ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.077ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.710    -0.969    CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y293        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.118    -0.851 r  CCD231/CCD231_i/AXI_INTERCONNECT/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.145    -0.706    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.956    -1.077    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y293        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism              0.141    -0.936    
    SLICE_X34Y293        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154    -0.782    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          0.782    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.947%)  route 0.149ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y247        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDCE (Prop_fdce_C_Q)         0.091    -0.926 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.777    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X30Y246        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y246        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.141    -1.004    
    SLICE_X30Y246        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149    -0.855    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.947%)  route 0.149ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.662    -1.017    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y247        FDCE                                         r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y247        FDCE (Prop_fdce_C_Q)         0.091    -0.926 r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.149    -0.777    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X30Y246        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.888    -1.145    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X30Y246        RAMD32                                       r  CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.141    -1.004    
    SLICE_X30Y246        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149    -0.855    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.062ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y285        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y285        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.095    -0.759    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.971    -1.062    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y286        SRLC32E                                      r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.121    -0.941    
    SLICE_X26Y286        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.842    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.812    -0.867    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y301        FDRE                                         r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y301        FDRE (Prop_fdre_C_Q)         0.100    -0.767 r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.095    -0.672    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.079    -0.954    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y300        SRL16E                                       r  CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism              0.101    -0.853    
    SLICE_X30Y300        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.755    CCD231/CCD231_i/AXI_INTERCONNECT/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.664    -1.015    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X15Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y235        FDRE (Prop_fdre_C_Q)         0.100    -0.915 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.054    -0.861    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X14Y235        LUT6 (Prop_lut6_I0_O)        0.028    -0.833 r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.833    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1__8_n_0
    SLICE_X14Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.889    -1.144    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X14Y235        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.140    -1.004    
    SLICE_X14Y235        FDRE (Hold_fdre_C_D)         0.087    -0.917    ltc2271/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                          0.917    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150M_my_clk_generator
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y38     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X0Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X2Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         6.667       4.572      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.333       2.565      SLICE_X34Y252    CCD231/CCD231_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_450M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :           11  Failing Endpoints,  Worst Slack       -0.227ns,  Total Violation       -0.739ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.697ns (31.569%)  route 1.511ns (68.431%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.321ns = ( -0.099 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.031ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.461    -3.031    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/out
    SLICE_X17Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.223    -2.808 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/Q
                         net (fo=4, routed)           0.560    -2.248    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I1
    SLICE_X18Y216        SRL16E (Prop_srl16e_A1_Q)    0.051    -2.197 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.268    -1.929    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X16Y217        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374    -1.555 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.463    -1.092    ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X21Y217        LUT2 (Prop_lut2_I1_O)        0.049    -1.043 r  ltc2271/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.220    -0.823    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X21Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.287    -0.099    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X21Y218        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism             -0.761    -0.860    
                         clock uncertainty           -0.075    -0.935    
    SLICE_X21Y218        FDRE (Setup_fdre_C_D)       -0.115    -1.050    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.416ns (22.333%)  route 1.447ns (77.667%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.435    -1.167    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism             -0.761    -0.855    
                         clock uncertainty           -0.075    -0.930    
    SLICE_X21Y213        FDRE (Setup_fdre_C_R)       -0.304    -1.234    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.416ns (22.333%)  route 1.447ns (77.667%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.435    -1.167    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism             -0.761    -0.855    
                         clock uncertainty           -0.075    -0.930    
    SLICE_X21Y213        FDRE (Setup_fdre_C_R)       -0.304    -1.234    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.416ns (22.333%)  route 1.447ns (77.667%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.435    -1.167    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism             -0.761    -0.855    
                         clock uncertainty           -0.075    -0.930    
    SLICE_X21Y213        FDRE (Setup_fdre_C_R)       -0.304    -1.234    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.416ns (22.333%)  route 1.447ns (77.667%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.435    -1.167    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism             -0.761    -0.855    
                         clock uncertainty           -0.075    -0.930    
    SLICE_X21Y213        FDRE (Setup_fdre_C_R)       -0.304    -1.234    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.416ns (22.477%)  route 1.435ns (77.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.423    -1.179    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism             -0.761    -0.856    
                         clock uncertainty           -0.075    -0.931    
    SLICE_X21Y214        FDRE (Setup_fdre_C_R)       -0.304    -1.235    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.416ns (22.477%)  route 1.435ns (77.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.423    -1.179    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.761    -0.856    
                         clock uncertainty           -0.075    -0.931    
    SLICE_X21Y214        FDRE (Setup_fdre_C_R)       -0.304    -1.235    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.416ns (22.477%)  route 1.435ns (77.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.423    -1.179    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                         clock pessimism             -0.761    -0.856    
                         clock uncertainty           -0.075    -0.931    
    SLICE_X21Y214        FDRE (Setup_fdre_C_R)       -0.304    -1.235    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.416ns (22.477%)  route 1.435ns (77.523%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -0.761ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.462    -3.030    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y215        FDRE                                         r  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y215        FDRE (Prop_fdre_C_Q)         0.204    -2.826 f  ltc2271/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.190    -2.636    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X19Y214        LUT2 (Prop_lut2_I1_O)        0.126    -2.510 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.475    -2.034    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X22Y215        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.043    -1.991 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.346    -1.646    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X23Y215        LUT3 (Prop_lut3_I2_O)        0.043    -1.603 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=13, routed)          0.423    -1.179    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X21Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                         clock pessimism             -0.761    -0.856    
                         clock uncertainty           -0.075    -0.931    
    SLICE_X21Y214        FDRE (Setup_fdre_C_R)       -0.304    -1.235    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.259ns (19.948%)  route 1.039ns (80.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.476ns = ( -0.254 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.026ns
    Clock Pessimism Removal (CPR):    -0.871ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.466    -3.026    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y211        FDRE                                         r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_fdre_C_Q)         0.259    -2.767 r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=2, routed)           1.039    -1.728    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/shifted_data_in_reg[8][61][4]
    RAMB36_X2Y39         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.132    -0.254    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out
    RAMB36_X2Y39         RAMB36E1                                     r  ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.871    -1.125    
                         clock uncertainty           -0.075    -1.199    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543    -1.742    ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 -0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.663    -1.016    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X15Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.916 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.861    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X15Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.887    -1.146    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X15Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism              0.130    -1.016    
    SLICE_X15Y216        FDRE (Hold_fdre_C_D)         0.049    -0.967    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.967    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.660    -1.019    ltc2271/inst/ila_core_inst/out
    SLICE_X23Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.919 r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.864    ltc2271/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X23Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.885    -1.148    ltc2271/inst/ila_core_inst/out
    SLICE_X23Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism              0.129    -1.019    
    SLICE_X23Y216        FDRE (Hold_fdre_C_D)         0.047    -0.972    ltc2271/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.972    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.657    -1.022    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.922 r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[12]/Q
                         net (fo=1, routed)           0.055    -0.867    ltc2271/inst/ila_core_inst/debug_data_in_sync1[12]
    SLICE_X17Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[12]/C
                         clock pessimism              0.129    -1.022    
    SLICE_X17Y221        FDRE (Hold_fdre_C_D)         0.047    -0.975    ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.662    -1.017    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X17Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.100    -0.917 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.862    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[13]
    SLICE_X17Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.887    -1.146    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X17Y216        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]/C
                         clock pessimism              0.129    -1.017    
    SLICE_X17Y216        FDRE (Hold_fdre_C_D)         0.047    -0.970    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.663    -1.016    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X17Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.916 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.861    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[3]
    SLICE_X17Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.889    -1.144    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X17Y214        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]/C
                         clock pessimism              0.128    -1.016    
    SLICE_X17Y214        FDRE (Hold_fdre_C_D)         0.047    -0.969    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.663    -1.016    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X19Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y213        FDRE (Prop_fdre_C_Q)         0.100    -0.916 r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.861    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[4]
    SLICE_X19Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.889    -1.144    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X19Y213        FDRE                                         r  ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]/C
                         clock pessimism              0.128    -1.016    
    SLICE_X19Y213        FDRE (Hold_fdre_C_D)         0.047    -0.969    ltc2271/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.969    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.656    -1.023    ltc2271/inst/ila_core_inst/out
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.100    -0.923 r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.868    ltc2271/inst/ila_core_inst/debug_data_in_sync1[11]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.881    -1.152    ltc2271/inst/ila_core_inst/out
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[11]/C
                         clock pessimism              0.129    -1.023    
    SLICE_X19Y222        FDRE (Hold_fdre_C_D)         0.047    -0.976    ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.656    -1.023    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100    -0.923 r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[14]/Q
                         net (fo=1, routed)           0.055    -0.868    ltc2271/inst/ila_core_inst/debug_data_in_sync1[14]
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.881    -1.152    ltc2271/inst/ila_core_inst/out
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[14]/C
                         clock pessimism              0.129    -1.023    
    SLICE_X17Y222        FDRE (Hold_fdre_C_D)         0.047    -0.976    ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -1.028ns
    Clock Pessimism Removal (CPR):    -0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.651    -1.028    ltc2271/inst/ila_core_inst/out
    SLICE_X25Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y222        FDRE (Prop_fdre_C_Q)         0.100    -0.928 r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.873    ltc2271/inst/ila_core_inst/debug_data_in_sync1[4]
    SLICE_X25Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.876    -1.157    ltc2271/inst/ila_core_inst/out
    SLICE_X25Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[4]/C
                         clock pessimism              0.129    -1.028    
    SLICE_X25Y222        FDRE (Hold_fdre_C_D)         0.047    -0.981    ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_450M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.658    -1.021    ltc2271/inst/ila_core_inst/out
    SLICE_X15Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.921 r  ltc2271/inst/ila_core_inst/debug_data_in_sync1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.866    ltc2271/inst/ila_core_inst/debug_data_in_sync1[6]
    SLICE_X15Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X15Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[6]/C
                         clock pessimism              0.130    -1.021    
    SLICE_X15Y221        FDRE (Hold_fdre_C_D)         0.047    -0.974    ltc2271/inst/ila_core_inst/debug_data_in_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.974    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450M_my_clk_generator
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y38     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X0Y42     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y45     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X2Y43     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X2Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y39     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X2Y41     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y44     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         2.222       0.383      RAMB36_X1Y46     ltc2271/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y216    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y216    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X22Y217    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.111       0.469      SLICE_X20Y225    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_my_clk_generator
  To Clock:  clkfbout_my_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_my_clk_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y6  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        4.671ns  (logic 0.821ns (17.576%)  route 3.850ns (82.424%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.322ns = ( 97.678 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns = ( 90.311 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.470    90.311    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.223    90.534 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.186    90.720    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I1_O)        0.043    90.763 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    91.418    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    91.887 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    92.146    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    92.189 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.332    93.521    spi4adc/spi/sclk
    SLICE_X26Y267        LUT5 (Prop_lut5_I4_O)        0.043    93.564 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           1.419    94.982    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X11Y222        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.286    97.678    spi4adc/spi/clk
    SLICE_X11Y222        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism             -1.076    96.602    
                         clock uncertainty           -0.273    96.329    
    SLICE_X11Y222        FDCE (Setup_fdce_C_D)       -0.022    96.307    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                         96.307    
                         arrival time                         -94.982    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        4.591ns  (logic 0.821ns (17.883%)  route 3.770ns (82.117%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.323ns = ( 97.677 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns = ( 90.311 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.470    90.311    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.223    90.534 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.186    90.720    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I1_O)        0.043    90.763 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    91.418    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    91.887 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    92.146    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    92.189 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           1.332    93.521    spi4adc/spi/sclk
    SLICE_X26Y267        LUT5 (Prop_lut5_I4_O)        0.043    93.564 r  spi4adc/spi/sclk_r_C_i_1/O
                         net (fo=2, routed)           1.338    94.902    spi4adc/spi/sclk_r_C_i_1_n_0
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.285    97.677    spi4adc/spi/clk
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    96.601    
                         clock uncertainty           -0.273    96.328    
    SLICE_X10Y223        FDPE (Setup_fdpe_C_D)       -0.002    96.326    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.326    
                         arrival time                         -94.902    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.616ns  (logic 0.956ns (26.434%)  route 2.660ns (73.565%))
  Logic Levels:           5  (LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.374    93.695    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X29Y262        LUT2 (Prop_lut2_I0_O)        0.043    93.738 r  spi4adc/spi/dout_r_i_1/O
                         net (fo=1, routed)           0.312    94.050    spi4adc/spi/dout_r2_out
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X29Y262        FDRE (Setup_fdre_C_CE)      -0.201    96.239    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -94.050    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.331ns  (logic 0.913ns (27.410%)  route 2.418ns (72.590%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443    93.764    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.239    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -93.764    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.331ns  (logic 0.913ns (27.410%)  route 2.418ns (72.590%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443    93.764    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.239    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -93.764    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.331ns  (logic 0.913ns (27.410%)  route 2.418ns (72.590%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443    93.764    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.239    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -93.764    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.331ns  (logic 0.913ns (27.410%)  route 2.418ns (72.590%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443    93.764    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X28Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.239    spi4adc/spi/d_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -93.764    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.331ns  (logic 0.913ns (27.410%)  route 2.418ns (72.590%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 97.789 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.443    93.764    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X28Y262        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.397    97.789    spi4adc/spi/clk
    SLICE_X28Y262        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism             -1.076    96.713    
                         clock uncertainty           -0.273    96.440    
    SLICE_X28Y262        FDPE (Setup_fdpe_C_CE)      -0.201    96.239    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         96.239    
                         arrival time                         -93.764    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.376ns  (logic 0.969ns (28.703%)  route 2.407ns (71.297%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.618    91.274    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    91.317 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.408    91.725    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.462    92.187 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.381    92.567    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.618 r  spi4adc/spi/delay_cnt[3]_i_2/O
                         net (fo=2, routed)           0.257    92.875    spi4adc/spi/delay_cnt[0]
    SLICE_X30Y269        LUT5 (Prop_lut5_I3_O)        0.136    93.011 f  spi4adc/spi/delay_cnt[7]_i_3/O
                         net (fo=6, routed)           0.470    93.481    spi4adc/spi/delay_cnt[7]_i_3_n_0
    SLICE_X27Y269        LUT5 (Prop_lut5_I1_O)        0.054    93.535 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.274    93.809    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDPE (Setup_fdpe_C_D)       -0.106    96.326    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.326    
                         arrival time                         -93.809    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/d_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        3.279ns  (logic 0.913ns (27.842%)  route 2.366ns (72.158%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.214ns = ( 97.786 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.493    91.784    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.462    92.246 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.534    92.780    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT3 (Prop_lut3_I1_O)        0.051    92.831 r  spi4adc/spi/dat_cnt[7]_i_2/O
                         net (fo=4, routed)           0.356    93.187    spi4adc/spi/dat_cnt[7]_i_2_n_0
    SLICE_X26Y267        LUT6 (Prop_lut6_I4_O)        0.134    93.321 r  spi4adc/spi/d_cnt[7]_i_1/O
                         net (fo=10, routed)          0.392    93.713    spi4adc/spi/d_cnt[7]_i_1_n_0
    SLICE_X27Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.394    97.786    spi4adc/spi/clk
    SLICE_X27Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[0]/C
                         clock pessimism             -1.076    96.710    
                         clock uncertainty           -0.273    96.437    
    SLICE_X27Y262        FDCE (Setup_fdce_C_CE)      -0.201    96.236    spi4adc/spi/d_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         96.236    
                         arrival time                         -93.713    
  -------------------------------------------------------------------
                         slack                                  2.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dout_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.206ns (22.044%)  route 0.728ns (77.956%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.727    -0.952    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y285        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y285        FDRE (Prop_fdre_C_Q)         0.100    -0.852 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.295    -0.557    spi4adc/spi/spi_data[4]
    SLICE_X30Y283        LUT6 (Prop_lut6_I0_O)        0.028    -0.529 r  spi4adc/spi/dout_r_i_7/O
                         net (fo=1, routed)           0.433    -0.096    spi4adc/spi/dout_r_i_7_n_0
    SLICE_X29Y262        LUT6 (Prop_lut6_I3_O)        0.028    -0.068 r  spi4adc/spi/dout_r_i_3/O
                         net (fo=1, routed)           0.000    -0.068    spi4adc/spi/dout_r_i_3_n_0
    SLICE_X29Y262        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.018 r  spi4adc/spi/dout_r_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.018    spi4adc/spi/dout_r_reg_i_2_n_0
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
                         clock pessimism              0.436    -0.623    
                         clock uncertainty            0.273    -0.350    
    SLICE_X29Y262        FDRE (Hold_fdre_C_D)         0.070    -0.280    spi4adc/spi/dout_r_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.327ns (33.846%)  route 0.639ns (66.154%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.066ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.203    -0.292    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.121 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.105    -0.016    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X28Y270        LUT5 (Prop_lut5_I1_O)        0.028     0.012 r  spi4adc/spi/delay_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.012    spi4adc/spi/delay_cnt[0]_P_i_1_n_0
    SLICE_X28Y270        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.967    -1.066    spi4adc/spi/clk
    SLICE_X28Y270        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism              0.436    -0.630    
                         clock uncertainty            0.273    -0.357    
    SLICE_X28Y270        FDPE (Hold_fdpe_C_D)         0.060    -0.297    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.326ns (31.915%)  route 0.695ns (68.085%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.066ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.156    -0.339    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.168 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.208     0.040    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X26Y268        LUT5 (Prop_lut5_I3_O)        0.027     0.067 r  spi4adc/spi/dat_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.067    spi4adc/spi/dat_cnt[1]
    SLICE_X26Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.967    -1.066    spi4adc/spi/clk
    SLICE_X26Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.436    -0.630    
                         clock uncertainty            0.273    -0.357    
    SLICE_X26Y268        FDCE (Hold_fdce_C_D)         0.093    -0.264    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.332ns (33.353%)  route 0.663ns (66.647%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.156    -0.339    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.168 f  spi4adc/spi/sclk_rdy_reg_LDC/Q
                         net (fo=3, routed)           0.176     0.008    spi4adc/spi/sclk_rdy_reg_LDC_n_0
    SLICE_X27Y269        LUT5 (Prop_lut5_I3_O)        0.033     0.041 r  spi4adc/spi/sclk_rdy_C_i_1/O
                         net (fo=2, routed)           0.000     0.041    spi4adc/spi/sclk_rdy_C_i_1_n_0
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.631    
                         clock uncertainty            0.273    -0.358    
    SLICE_X27Y269        FDCE (Hold_fdce_C_D)         0.066    -0.292    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.327ns (32.323%)  route 0.685ns (67.677%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.203    -0.292    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.121 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.150     0.030    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X29Y269        LUT4 (Prop_lut4_I1_O)        0.028     0.058 r  spi4adc/spi/delay_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.058    spi4adc/spi/p_2_in[1]
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.968    -1.065    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.436    -0.629    
                         clock uncertainty            0.273    -0.356    
    SLICE_X29Y269        FDCE (Hold_fdce_C_D)         0.060    -0.296    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.327ns (32.291%)  route 0.686ns (67.709%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.203    -0.292    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X29Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.121 f  spi4adc/spi/delay_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.151     0.031    spi4adc/spi/delay_cnt_reg[2]_LDC_n_0
    SLICE_X29Y269        LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  spi4adc/spi/delay_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.059    spi4adc/spi/p_2_in[3]
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.968    -1.065    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.436    -0.629    
                         clock uncertainty            0.273    -0.356    
    SLICE_X29Y269        FDCE (Hold_fdce_C_D)         0.060    -0.296    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.327ns (30.556%)  route 0.743ns (69.444%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.319    -0.535    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.028    -0.507 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.245    -0.262    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y269        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.091 f  spi4adc/spi/dat_cnt_reg[3]_LDC/Q
                         net (fo=5, routed)           0.179     0.088    spi4adc/spi/dat_cnt_reg[3]_LDC_n_0
    SLICE_X26Y269        LUT6 (Prop_lut6_I2_O)        0.028     0.116 r  spi4adc/spi/dat_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.116    spi4adc/spi/dat_cnt[5]
    SLICE_X26Y269        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X26Y269        FDCE                                         r  spi4adc/spi/dat_cnt_reg[5]/C
                         clock pessimism              0.436    -0.631    
                         clock uncertainty            0.273    -0.358    
    SLICE_X26Y269        FDCE (Hold_fdce_C_D)         0.087    -0.271    spi4adc/spi/dat_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.327ns (31.150%)  route 0.723ns (68.850%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.156    -0.339    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.168 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.235     0.068    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X28Y268        LUT4 (Prop_lut4_I0_O)        0.028     0.096 r  spi4adc/spi/dat_cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.096    spi4adc/spi/dat_cnt[0]_C_i_1_n_0
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.628    
                         clock uncertainty            0.273    -0.355    
    SLICE_X28Y268        FDCE (Hold_fdce_C_D)         0.060    -0.295    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.327ns (30.861%)  route 0.733ns (69.139%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.066ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.156    -0.339    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.168 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.245     0.078    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X27Y268        LUT4 (Prop_lut4_I1_O)        0.028     0.106 r  spi4adc/spi/dat_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.106    spi4adc/spi/dat_cnt[0]_P_i_1_n_0
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.967    -1.066    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism              0.436    -0.630    
                         clock uncertainty            0.273    -0.357    
    SLICE_X27Y268        FDPE (Hold_fdpe_C_D)         0.061    -0.296    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.327ns (30.576%)  route 0.742ns (69.424%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.066ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 r  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.156    -0.339    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y270        LDCE (SetClr_ldce_CLR_Q)     0.171    -0.168 f  spi4adc/spi/dat_cnt_reg[2]_LDC/Q
                         net (fo=8, routed)           0.255     0.087    spi4adc/spi/dat_cnt_reg[2]_LDC_n_0
    SLICE_X27Y268        LUT6 (Prop_lut6_I0_O)        0.028     0.115 r  spi4adc/spi/dat_cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.115    spi4adc/spi/dat_cnt[2]_P_i_1_n_0
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.967    -1.066    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.630    
                         clock uncertainty            0.273    -0.357    
    SLICE_X27Y268        FDPE (Hold_fdpe_C_D)         0.061    -0.296    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            3  Failing Endpoints,  Worst Slack       -1.028ns,  Total Violation       -1.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.028ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.778ns (30.130%)  route 1.804ns (69.870%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.260    -2.539    spi4adc/spi/reset_r_reg
    SLICE_X13Y242        LUT2 (Prop_lut2_I0_O)        0.043    -2.496 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    -1.841    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.372 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    -1.113    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    -1.070 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.630    -0.440    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.273    -1.442    
    SLICE_X10Y216        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    -1.468    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                 -1.028    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.778ns (31.557%)  route 1.687ns (68.443%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.326ns = ( -0.104 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 r  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.260    -2.539    spi4adc/spi/reset_r_reg
    SLICE_X13Y242        LUT2 (Prop_lut2_I0_O)        0.043    -2.496 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    -1.841    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.372 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    -1.113    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    -1.070 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.513    -0.557    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.282    -0.104    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076    -1.180    
                         clock uncertainty           -0.273    -1.452    
    SLICE_X16Y224        FDRE (Setup_fdre_C_D)        0.004    -1.448    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.223ns (15.122%)  route 1.252ns (84.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.894ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.598    -2.894    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y262        FDRE (Prop_fdre_C_Q)         0.223    -2.671 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.252    -1.419    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.273    -1.442    
    SLICE_X10Y216        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    -1.478    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.446%)  route 1.133ns (83.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.324ns = ( -0.102 - 2.222 ) 
    Source Clock Delay      (SCD):    -2.894ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.598    -2.894    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y262        FDRE (Prop_fdre_C_Q)         0.223    -2.671 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           1.133    -1.538    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X29Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.284    -0.102    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X29Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076    -1.178    
                         clock uncertainty           -0.273    -1.450    
    SLICE_X29Y233        FDRE (Setup_fdre_C_D)       -0.031    -1.481    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.146ns (18.808%)  route 0.630ns (81.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.656    -1.023    spi4adc/spi/clk
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDPE (Prop_fdpe_C_Q)         0.118    -0.905 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.289    -0.616    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I0_O)        0.028    -0.588 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.341    -0.247    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.887    -1.146    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.436    -0.710    
                         clock uncertainty            0.273    -0.437    
    SLICE_X10Y216        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.338    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 spi4adc/spi/sclk_r_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.146ns (20.490%)  route 0.567ns (79.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.656    -1.023    spi4adc/spi/clk
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDPE (Prop_fdpe_C_Q)         0.118    -0.905 r  spi4adc/spi/sclk_r_reg_P/Q
                         net (fo=1, routed)           0.289    -0.616    spi4adc/spi/sclk_r_reg_P_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I0_O)        0.028    -0.588 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.277    -0.310    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.878    -1.155    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.719    
                         clock uncertainty            0.273    -0.446    
    SLICE_X16Y224        FDRE (Hold_fdre_C_D)         0.038    -0.408    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.858%)  route 0.678ns (87.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.146ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.728    -0.951    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y262        FDRE (Prop_fdre_C_Q)         0.100    -0.851 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           0.678    -0.173    ltc2271/inst/ila_core_inst/probe10[0]
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.887    -1.146    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism              0.436    -0.710    
                         clock uncertainty            0.273    -0.437    
    SLICE_X10Y216        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.343    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spi4adc/spi/dout_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.100ns (13.210%)  route 0.657ns (86.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.728    -0.951    spi4adc/spi/clk
    SLICE_X29Y262        FDRE                                         r  spi4adc/spi/dout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y262        FDRE (Prop_fdre_C_Q)         0.100    -0.851 r  spi4adc/spi/dout_r_reg/Q
                         net (fo=3, routed)           0.657    -0.194    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X29Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.881    -1.152    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X29Y233        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.716    
                         clock uncertainty            0.273    -0.443    
    SLICE_X29Y233        FDRE (Hold_fdre_C_D)         0.038    -0.405    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_450M_my_clk_generator

Setup :            8  Failing Endpoints,  Worst Slack       -0.889ns,  Total Violation       -2.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.778ns (31.022%)  route 1.730ns (68.978%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( -0.094 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.470    -3.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.799 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.186    -2.613    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I1_O)        0.043    -2.570 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    -1.916    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.447 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    -1.187    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    -1.144 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.630    -0.514    ltc2271/inst/ila_core_inst/probe9[0]
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.292    -0.094    ltc2271/inst/ila_core_inst/out
    SLICE_X10Y216        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism             -1.076    -1.170    
                         clock uncertainty           -0.207    -1.377    
    SLICE_X10Y216        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    -1.403    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.778ns (32.536%)  route 1.613ns (67.464%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.326ns = ( -0.104 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.470    -3.022    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.223    -2.799 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.186    -2.613    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I1_O)        0.043    -2.570 r  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.655    -1.916    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X10Y222        LDCE (SetClr_ldce_CLR_Q)     0.469    -1.447 f  spi4adc/spi/sclk_r_reg_LDC/Q
                         net (fo=1, routed)           0.259    -1.187    spi4adc/spi/sclk_r_reg_LDC_n_0
    SLICE_X12Y222        LUT3 (Prop_lut3_I1_O)        0.043    -1.144 r  spi4adc/spi/sclk_INST_0/O
                         net (fo=4, routed)           0.513    -0.631    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[0]
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.282    -0.104    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X16Y224        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -1.076    -1.180    
                         clock uncertainty           -0.207    -1.387    
    SLICE_X16Y224        FDRE (Setup_fdre_C_D)        0.004    -1.383    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.259ns (15.270%)  route 1.437ns (84.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.446ns = ( -0.224 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.030ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.462    -3.030    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y240        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y240        FDRE (Prop_fdre_C_Q)         0.259    -2.771 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=4, routed)           1.437    -1.334    ltc2271/inst/ila_core_inst/probe13[0]
    SLICE_X26Y197        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.162    -0.224    ltc2271/inst/ila_core_inst/out
    SLICE_X26Y197        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism             -1.076    -1.300    
                         clock uncertainty           -0.207    -1.507    
    SLICE_X26Y197        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    -1.537    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.259ns (14.511%)  route 1.526ns (85.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.026ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.466    -3.026    mem_test_m0/mem_clk
    SLICE_X20Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y240        FDCE (Prop_fdce_C_Q)         0.259    -2.767 r  mem_test_m0/wr_burst_data_reg_reg[30]/Q
                         net (fo=3, routed)           1.526    -1.241    ltc2271/inst/ila_core_inst/probe7[14]
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism             -1.076    -1.171    
                         clock uncertainty           -0.207    -1.378    
    SLICE_X22Y212        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    -1.412    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.259ns (14.431%)  route 1.536ns (85.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.315ns = ( -0.093 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.027ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.465    -3.027    mem_test_m0/mem_clk
    SLICE_X18Y236        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y236        FDCE (Prop_fdce_C_Q)         0.259    -2.768 r  mem_test_m0/wr_burst_data_reg_reg[8]/Q
                         net (fo=3, routed)           1.536    -1.232    ltc2271/inst/ila_core_inst/probe8[8]
    SLICE_X16Y211        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.293    -0.093    ltc2271/inst/ila_core_inst/out
    SLICE_X16Y211        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism             -1.076    -1.169    
                         clock uncertainty           -0.207    -1.376    
    SLICE_X16Y211        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    -1.402    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.259ns (15.648%)  route 1.396ns (84.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.327ns = ( -0.105 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.025ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.467    -3.025    mem_test_m0/mem_clk
    SLICE_X14Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y238        FDCE (Prop_fdce_C_Q)         0.259    -2.766 r  mem_test_m0/wr_burst_data_reg_reg[32]/Q
                         net (fo=3, routed)           1.396    -1.370    ltc2271/inst/ila_core_inst/probe6[0]
    SLICE_X20Y225        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.281    -0.105    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y225        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism             -1.076    -1.181    
                         clock uncertainty           -0.207    -1.388    
    SLICE_X20Y225        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    -1.414    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.236ns (14.914%)  route 1.346ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.319ns = ( -0.097 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.463    -3.029    mem_test_m0/mem_clk
    SLICE_X22Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y238        FDCE (Prop_fdce_C_Q)         0.236    -2.793 r  mem_test_m0/wr_burst_data_reg_reg[27]/Q
                         net (fo=3, routed)           1.346    -1.447    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[11]
    SLICE_X23Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.289    -0.097    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X23Y234        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -1.076    -1.173    
                         clock uncertainty           -0.207    -1.380    
    SLICE_X23Y234        FDRE (Setup_fdre_C_D)       -0.102    -1.482    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.259ns (14.853%)  route 1.485ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.026ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.466    -3.026    mem_test_m0/mem_clk
    SLICE_X20Y240        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y240        FDCE (Prop_fdce_C_Q)         0.259    -2.767 r  mem_test_m0/wr_burst_data_reg_reg[2]/Q
                         net (fo=3, routed)           1.485    -1.282    ltc2271/inst/ila_core_inst/probe8[2]
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism             -1.076    -1.171    
                         clock uncertainty           -0.207    -1.378    
    SLICE_X22Y212        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069    -1.309    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.236ns (15.437%)  route 1.293ns (84.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.463    -3.029    mem_test_m0/mem_clk
    SLICE_X22Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y238        FDCE (Prop_fdce_C_Q)         0.236    -2.793 r  mem_test_m0/wr_burst_data_reg_reg[28]/Q
                         net (fo=3, routed)           1.293    -1.500    ltc2271/inst/ila_core_inst/probe7[12]
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
                         clock pessimism             -1.076    -1.171    
                         clock uncertainty           -0.207    -1.378    
    SLICE_X22Y212        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.113    -1.491    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450M_my_clk_generator rise@2.222ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.236ns (15.512%)  route 1.285ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.317ns = ( -0.095 - 2.222 ) 
    Source Clock Delay      (SCD):    -3.029ns
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.463    -3.029    mem_test_m0/mem_clk
    SLICE_X22Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y238        FDCE (Prop_fdce_C_Q)         0.236    -2.793 r  mem_test_m0/wr_burst_data_reg_reg[27]/Q
                         net (fo=3, routed)           1.285    -1.508    ltc2271/inst/ila_core_inst/probe7[11]
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      2.222     2.222 r  
    J14                  IBUF                         0.000     2.222 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     3.208    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.680    -3.472 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.003    -1.469    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    -1.386 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         1.291    -0.095    ltc2271/inst/ila_core_inst/out
    SLICE_X22Y212        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism             -1.076    -1.171    
                         clock uncertainty           -0.207    -1.378    
    SLICE_X22Y212        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.111    -1.489    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.128ns (18.868%)  route 0.550ns (81.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.664    -1.015    mem_test_m0/mem_clk
    SLICE_X19Y237        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.915 r  mem_test_m0/wr_burst_data_reg_reg[54]/Q
                         net (fo=3, routed)           0.550    -0.365    ltc2271/inst/ila_core_inst/probe5[6]
    SLICE_X19Y222        LUT3 (Prop_lut3_I1_O)        0.028    -0.337 r  ltc2271/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.881    -1.152    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X19Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.436    -0.716    
                         clock uncertainty            0.207    -0.509    
    SLICE_X19Y222        FDRE (Hold_fdre_C_D)         0.061    -0.448    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.128ns (17.648%)  route 0.597ns (82.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.655    -1.024    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y232        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y232        FDRE (Prop_fdre_C_Q)         0.100    -0.924 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=112, routed)         0.597    -0.327    ltc2271/inst/ila_core_inst/probe0[0]
    SLICE_X18Y220        LUT3 (Prop_lut3_I1_O)        0.028    -0.299 r  ltc2271/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X18Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.883    -1.150    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X18Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.436    -0.714    
                         clock uncertainty            0.207    -0.507    
    SLICE_X18Y220        FDRE (Hold_fdre_C_D)         0.087    -0.420    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.146ns (20.854%)  route 0.554ns (79.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -1.013ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.666    -1.013    mem_test_m0/mem_clk
    SLICE_X14Y238        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y238        FDCE (Prop_fdce_C_Q)         0.118    -0.895 r  mem_test_m0/wr_burst_data_reg_reg[53]/Q
                         net (fo=3, routed)           0.554    -0.341    ltc2271/inst/ila_core_inst/probe5[5]
    SLICE_X15Y220        LUT3 (Prop_lut3_I1_O)        0.028    -0.313 r  ltc2271/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X15Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.883    -1.150    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y220        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.436    -0.714    
                         clock uncertainty            0.207    -0.507    
    SLICE_X15Y220        FDRE (Hold_fdre_C_D)         0.061    -0.446    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.100ns (14.728%)  route 0.579ns (85.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X21Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.100    -0.914 r  mem_test_m0/wr_burst_data_reg_reg[45]/Q
                         net (fo=3, routed)           0.579    -0.335    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[13]
    SLICE_X25Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.874    -1.159    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X25Y226        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.436    -0.723    
                         clock uncertainty            0.207    -0.516    
    SLICE_X25Y226        FDRE (Hold_fdre_C_D)         0.040    -0.476    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.146ns (20.510%)  route 0.566ns (79.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.664    -1.015    mem_test_m0/mem_clk
    SLICE_X16Y237        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y237        FDCE (Prop_fdce_C_Q)         0.118    -0.897 r  mem_test_m0/wr_burst_data_reg_reg[49]/Q
                         net (fo=3, routed)           0.566    -0.331    ltc2271/inst/ila_core_inst/probe5[1]
    SLICE_X15Y221        LUT3 (Prop_lut3_I1_O)        0.028    -0.303 r  ltc2271/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X15Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X15Y221        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X15Y221        FDRE (Hold_fdre_C_D)         0.060    -0.448    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.100ns (13.554%)  route 0.638ns (86.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X21Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.100    -0.914 r  mem_test_m0/wr_burst_data_reg_reg[45]/Q
                         net (fo=3, routed)           0.638    -0.276    ltc2271/inst/ila_core_inst/probe6[13]
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X20Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086    -0.422    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.171ns (23.967%)  route 0.542ns (76.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.664    -1.015    mem_test_m0/mem_clk
    SLICE_X16Y237        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y237        FDCE (Prop_fdce_C_Q)         0.107    -0.908 r  mem_test_m0/wr_burst_data_reg_reg[57]/Q
                         net (fo=3, routed)           0.542    -0.366    ltc2271/inst/ila_core_inst/probe5[9]
    SLICE_X17Y222        LUT3 (Prop_lut3_I1_O)        0.064    -0.302 r  ltc2271/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.881    -1.152    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y222        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.436    -0.716    
                         clock uncertainty            0.207    -0.509    
    SLICE_X17Y222        FDRE (Hold_fdre_C_D)         0.061    -0.448    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.259%)  route 0.654ns (86.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.663    -1.016    mem_test_m0/mem_clk
    SLICE_X21Y237        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y237        FDCE (Prop_fdce_C_Q)         0.100    -0.916 r  mem_test_m0/wr_burst_data_reg_reg[16]/Q
                         net (fo=3, routed)           0.654    -0.262    ltc2271/inst/ila_core_inst/probe7[0]
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X20Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.409    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.100ns (13.219%)  route 0.656ns (86.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X21Y241        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.100    -0.914 r  mem_test_m0/wr_burst_data_reg_reg[47]/Q
                         net (fo=3, routed)           0.656    -0.258    ltc2271/inst/ila_core_inst/probe6[15]
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.882    -1.151    ltc2271/inst/ila_core_inst/out
    SLICE_X20Y229        SRL16E                                       r  ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.436    -0.715    
                         clock uncertainty            0.207    -0.508    
    SLICE_X20Y229        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.406    ltc2271/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mem_test_m0/wr_burst_data_reg_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450M_my_clk_generator  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450M_my_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.118ns (16.804%)  route 0.584ns (83.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.665    -1.014    mem_test_m0/mem_clk
    SLICE_X16Y239        FDCE                                         r  mem_test_m0/wr_burst_data_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y239        FDCE (Prop_fdce_C_Q)         0.118    -0.896 r  mem_test_m0/wr_burst_data_reg_reg[38]/Q
                         net (fo=3, routed)           0.584    -0.312    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[6]
    SLICE_X17Y231        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_450M_my_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout4_buf/O
                         net (fo=593, routed)         0.885    -1.148    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X17Y231        FDRE                                         r  ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.436    -0.712    
                         clock uncertainty            0.207    -0.505    
    SLICE_X17Y231        FDRE (Hold_fdre_C_D)         0.044    -0.461    ltc2271/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_10M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       97.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.203ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.266ns (11.108%)  route 2.129ns (88.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.595    -0.627    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y269        FDCE (Recov_fdce_C_CLR)     -0.212    96.575    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.575    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                 97.203    

Slack (MET) :             97.203ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.266ns (11.108%)  route 2.129ns (88.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.595    -0.627    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y269        FDCE (Recov_fdce_C_CLR)     -0.212    96.575    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                         96.575    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                 97.203    

Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.266ns (11.125%)  route 2.125ns (88.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.592    -0.631    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X28Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.578    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.578    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.266ns (11.125%)  route 2.125ns (88.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.592    -0.631    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X28Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.578    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.578    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.210ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.266ns (11.125%)  route 2.125ns (88.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.592    -0.631    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X28Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.578    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.578    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 97.210    

Slack (MET) :             97.237ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.266ns (11.108%)  route 2.129ns (88.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.595    -0.627    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y269        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y269        FDPE (Recov_fdpe_C_PRE)     -0.178    96.609    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         96.609    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                 97.237    

Slack (MET) :             97.244ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.266ns (11.125%)  route 2.125ns (88.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.216ns = ( 97.784 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.533    -1.266    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    -1.223 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.592    -0.631    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDPE                                         f  spi4adc/spi/clk_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.392    97.784    spi4adc/spi/clk
    SLICE_X28Y268        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
                         clock pessimism             -0.841    96.943    
                         clock uncertainty           -0.153    96.790    
    SLICE_X28Y268        FDPE (Recov_fdpe_C_PRE)     -0.178    96.612    spi4adc/spi/clk_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.612    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 97.244    

Slack (MET) :             97.347ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.266ns (11.818%)  route 1.985ns (88.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    -0.771    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.575    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.575    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                 97.347    

Slack (MET) :             97.347ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.266ns (11.818%)  route 1.985ns (88.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    -0.771    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -0.841    96.940    
                         clock uncertainty           -0.153    96.787    
    SLICE_X27Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.575    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.575    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                 97.347    

Slack (MET) :             97.370ns  (required time - arrival time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_my_clk_generator rise@100.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.266ns (11.751%)  route 1.998ns (88.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 97.783 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.470    -3.022    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.223    -2.799 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          1.284    -1.515    spi4adc/spi/reset_r_reg
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    -1.472 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.713    -0.758    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y270        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.391    97.783    spi4adc/spi/clk
    SLICE_X28Y270        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -0.841    96.942    
                         clock uncertainty           -0.153    96.789    
    SLICE_X28Y270        FDPE (Recov_fdpe_C_PRE)     -0.178    96.611    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.611    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                 97.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.760%)  route 0.534ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.534    -0.378    spi4adc/spi/reset_r_reg
    SLICE_X28Y262        FDCE                                         f  spi4adc/spi/d_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[1]/C
                         clock pessimism              0.326    -0.733    
    SLICE_X28Y262        FDCE (Remov_fdce_C_CLR)     -0.069    -0.802    spi4adc/spi/d_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.760%)  route 0.534ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.534    -0.378    spi4adc/spi/reset_r_reg
    SLICE_X28Y262        FDCE                                         f  spi4adc/spi/d_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[2]/C
                         clock pessimism              0.326    -0.733    
    SLICE_X28Y262        FDCE (Remov_fdce_C_CLR)     -0.069    -0.802    spi4adc/spi/d_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.760%)  route 0.534ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.534    -0.378    spi4adc/spi/reset_r_reg
    SLICE_X28Y262        FDCE                                         f  spi4adc/spi/d_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[3]/C
                         clock pessimism              0.326    -0.733    
    SLICE_X28Y262        FDCE (Remov_fdce_C_CLR)     -0.069    -0.802    spi4adc/spi/d_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.760%)  route 0.534ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.534    -0.378    spi4adc/spi/reset_r_reg
    SLICE_X28Y262        FDCE                                         f  spi4adc/spi/d_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X28Y262        FDCE                                         r  spi4adc/spi/d_cnt_reg[4]/C
                         clock pessimism              0.326    -0.733    
    SLICE_X28Y262        FDCE (Remov_fdce_C_CLR)     -0.069    -0.802    spi4adc/spi/d_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.802    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/d_cnt_reg[5]/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.100ns (15.760%)  route 0.534ns (84.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.534    -0.378    spi4adc/spi/reset_r_reg
    SLICE_X28Y262        FDPE                                         f  spi4adc/spi/d_cnt_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.974    -1.059    spi4adc/spi/clk
    SLICE_X28Y262        FDPE                                         r  spi4adc/spi/d_cnt_reg[5]/C
                         clock pessimism              0.326    -0.733    
    SLICE_X28Y262        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.805    spi4adc/spi/d_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.824%)  route 0.623ns (86.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.623    -0.289    spi4adc/spi/reset_r_reg
    SLICE_X29Y268        FDCE                                         f  spi4adc/spi/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X29Y268        FDCE                                         r  spi4adc/spi/clk_cnt_reg[3]/C
                         clock pessimism              0.326    -0.738    
    SLICE_X29Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.807    spi4adc/spi/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.807    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/finished_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.100ns (13.058%)  route 0.666ns (86.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.666    -0.246    spi4adc/spi/reset_r_reg
    SLICE_X29Y267        FDCE                                         f  spi4adc/spi/finished_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.970    -1.063    spi4adc/spi/clk
    SLICE_X29Y267        FDCE                                         r  spi4adc/spi/finished_r_reg/C
                         clock pessimism              0.326    -0.737    
    SLICE_X29Y267        FDCE (Remov_fdce_C_CLR)     -0.069    -0.806    spi4adc/spi/finished_r_reg
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/dat_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.100ns (12.505%)  route 0.700ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.066ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.700    -0.212    spi4adc/spi/reset_r_reg
    SLICE_X26Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.967    -1.066    spi4adc/spi/clk
    SLICE_X26Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[1]/C
                         clock pessimism              0.326    -0.740    
    SLICE_X26Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.790    spi4adc/spi/dat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.100ns (12.139%)  route 0.724ns (87.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.724    -0.188    spi4adc/spi/reset_r_reg
    SLICE_X29Y269        FDCE                                         f  spi4adc/spi/delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.968    -1.065    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[1]/C
                         clock pessimism              0.326    -0.739    
    SLICE_X29Y269        FDCE (Remov_fdce_C_CLR)     -0.069    -0.808    spi4adc/spi/delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 spi4adc/reset_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            spi4adc/spi/delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_10M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.100ns (12.139%)  route 0.724ns (87.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.065ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.667    -1.012    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y242        FDCE (Prop_fdce_C_Q)         0.100    -0.912 f  spi4adc/reset_r_reg/Q
                         net (fo=33, routed)          0.724    -0.188    spi4adc/spi/reset_r_reg
    SLICE_X29Y269        FDCE                                         f  spi4adc/spi/delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.968    -1.065    spi4adc/spi/clk
    SLICE_X29Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[3]/C
                         clock pessimism              0.326    -0.739    
    SLICE_X29Y269        FDCE (Remov_fdce_C_CLR)     -0.069    -0.808    spi4adc/spi/delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_10M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/reset_r_reg/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        2.415ns  (logic 0.223ns (9.233%)  route 2.192ns (90.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.310ns = ( 97.690 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=14, routed)          2.192    92.849    spi4adc/rst
    SLICE_X13Y242        FDCE                                         f  spi4adc/reset_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.298    97.690    spi4adc/clk
    SLICE_X13Y242        FDCE                                         r  spi4adc/reset_r_reg/C
                         clock pessimism             -1.076    96.614    
                         clock uncertainty           -0.273    96.341    
    SLICE_X13Y242        FDCE (Recov_fdce_C_CLR)     -0.212    96.129    spi4adc/reset_r_reg
  -------------------------------------------------------------------
                         required time                         96.129    
                         arrival time                         -92.849    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.884ns  (logic 0.266ns (14.121%)  route 1.618ns (85.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.323ns = ( 97.677 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.022ns = ( 90.311 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.470    90.311    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.223    90.534 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.437    90.971    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I0_O)        0.043    91.014 f  spi4adc/spi/sclk_r_reg_LDC_i_1/O
                         net (fo=2, routed)           1.181    92.195    spi4adc/spi/sclk_r_reg_LDC_i_1_n_0
    SLICE_X10Y223        FDPE                                         f  spi4adc/spi/sclk_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.285    97.677    spi4adc/spi/clk
    SLICE_X10Y223        FDPE                                         r  spi4adc/spi/sclk_r_reg_P/C
                         clock pessimism             -1.076    96.601    
                         clock uncertainty           -0.273    96.328    
    SLICE_X10Y223        FDPE (Recov_fdpe_C_PRE)     -0.187    96.141    spi4adc/spi/sclk_r_reg_P
  -------------------------------------------------------------------
                         required time                         96.141    
                         arrival time                         -92.195    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.558ns  (logic 0.266ns (17.072%)  route 1.292ns (82.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    91.991    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDCE                                         f  spi4adc/spi/clk_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDCE                                         r  spi4adc/spi/clk_cnt_reg[2]_C/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.220    spi4adc/spi/clk_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         96.220    
                         arrival time                         -91.991    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.558ns  (logic 0.266ns (17.072%)  route 1.292ns (82.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    91.991    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[3]_C/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDCE (Recov_fdce_C_CLR)     -0.212    96.220    spi4adc/spi/dat_cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         96.220    
                         arrival time                         -91.991    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.934%)  route 1.305ns (83.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 97.783 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.713    92.004    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y270        FDPE                                         f  spi4adc/spi/delay_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.391    97.783    spi4adc/spi/clk
    SLICE_X28Y270        FDPE                                         r  spi4adc/spi/delay_cnt_reg[0]_P/C
                         clock pessimism             -1.076    96.707    
                         clock uncertainty           -0.273    96.434    
    SLICE_X28Y270        FDPE (Recov_fdpe_C_PRE)     -0.178    96.256    spi4adc/spi/delay_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.256    
                         arrival time                         -92.004    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.934%)  route 1.305ns (83.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.217ns = ( 97.783 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.713    92.004    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X28Y270        FDPE                                         f  spi4adc/spi/delay_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.391    97.783    spi4adc/spi/clk
    SLICE_X28Y270        FDPE                                         r  spi4adc/spi/delay_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.707    
                         clock uncertainty           -0.273    96.434    
    SLICE_X28Y270        FDPE (Recov_fdpe_C_PRE)     -0.178    96.256    spi4adc/spi/delay_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.256    
                         arrival time                         -92.004    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.558ns  (logic 0.266ns (17.072%)  route 1.292ns (82.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    91.991    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDPE                                         f  spi4adc/spi/dat_cnt_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[0]_P/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDPE (Recov_fdpe_C_PRE)     -0.178    96.254    spi4adc/spi/dat_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -91.991    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.558ns  (logic 0.266ns (17.072%)  route 1.292ns (82.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    91.991    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDPE                                         f  spi4adc/spi/dat_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/dat_cnt_reg[2]_P/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDPE (Recov_fdpe_C_PRE)     -0.178    96.254    spi4adc/spi/dat_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -91.991    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_P/PRE
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.558ns  (logic 0.266ns (17.072%)  route 1.292ns (82.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.592    91.248    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I0_O)        0.043    91.291 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_1/O
                         net (fo=12, routed)          0.700    91.991    spi4adc/spi/delay_cnt_reg[2]_LDC_i_1_n_0
    SLICE_X27Y268        FDPE                                         f  spi4adc/spi/sclk_rdy_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y268        FDPE                                         r  spi4adc/spi/sclk_rdy_reg_P/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y268        FDPE (Recov_fdpe_C_PRE)     -0.178    96.254    spi4adc/spi/sclk_rdy_reg_P
  -------------------------------------------------------------------
                         required time                         96.254    
                         arrival time                         -91.991    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_10M_my_clk_generator rise@100.000ns - clk_150M_my_clk_generator rise@93.333ns)
  Data Path Delay:        1.479ns  (logic 0.266ns (17.985%)  route 1.213ns (82.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 97.781 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.900ns = ( 90.433 - 93.333 ) 
    Clock Pessimism Removal (CPR):    -1.076ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                     93.333    93.333 r  
    J14                  IBUF                         0.000    93.333 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081    94.414    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    86.563 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    88.748    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    88.841 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.592    90.433    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.223    90.656 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.618    91.274    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.043    91.317 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.595    91.912    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                    100.000   100.000 r  
    J14                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986   100.986    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    94.306 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    96.309    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    96.392 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          1.389    97.781    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism             -1.076    96.705    
                         clock uncertainty           -0.273    96.432    
    SLICE_X27Y269        FDCE (Recov_fdce_C_CLR)     -0.212    96.220    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         96.220    
                         arrival time                         -91.912    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.100ns (13.474%)  route 0.642ns (86.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=14, routed)          0.642    -0.212    spi4adc/rst
    SLICE_X30Y275        FDCE                                         f  spi4adc/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.962    -1.071    spi4adc/clk
    SLICE_X30Y275        FDCE                                         r  spi4adc/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.436    -0.635    
                         clock uncertainty            0.273    -0.362    
    SLICE_X30Y275        FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    spi4adc/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/status_r_reg/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.100ns (13.474%)  route 0.642ns (86.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 f  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=14, routed)          0.642    -0.212    spi4adc/rst
    SLICE_X30Y275        FDCE                                         f  spi4adc/status_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.962    -1.071    spi4adc/clk
    SLICE_X30Y275        FDCE                                         r  spi4adc/status_r_reg/C
                         clock pessimism              0.436    -0.635    
                         clock uncertainty            0.273    -0.362    
    SLICE_X30Y275        FDCE (Remov_fdce_C_CLR)     -0.050    -0.412    spi4adc/status_r_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_r_reg_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.128ns (18.084%)  route 0.580ns (81.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.152ns
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.667    -1.012    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y242        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y242        FDRE (Prop_fdre_C_Q)         0.100    -0.912 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.097    -0.815    spi4adc/spi/spi_cpol
    SLICE_X13Y242        LUT2 (Prop_lut2_I1_O)        0.028    -0.787 f  spi4adc/spi/sclk_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.483    -0.304    spi4adc/spi/sclk_r_reg_LDC_i_2_n_0
    SLICE_X11Y222        FDCE                                         f  spi4adc/spi/sclk_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.881    -1.152    spi4adc/spi/clk
    SLICE_X11Y222        FDCE                                         r  spi4adc/spi/sclk_r_reg_C/C
                         clock pessimism              0.436    -0.716    
                         clock uncertainty            0.273    -0.443    
    SLICE_X11Y222        FDCE (Remov_fdce_C_CLR)     -0.069    -0.512    spi4adc/spi/sclk_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.947%)  route 0.627ns (83.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.296    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.628    
                         clock uncertainty            0.273    -0.355    
    SLICE_X28Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.424    spi4adc/spi/dat_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.947%)  route 0.627ns (83.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.296    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/dat_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/dat_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.628    
                         clock uncertainty            0.273    -0.355    
    SLICE_X28Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.424    spi4adc/spi/dat_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.947%)  route 0.627ns (83.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.296    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDCE                                         f  spi4adc/spi/delay_cnt_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDCE                                         r  spi4adc/spi/delay_cnt_reg[2]_C/C
                         clock pessimism              0.436    -0.628    
                         clock uncertainty            0.273    -0.355    
    SLICE_X28Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.424    spi4adc/spi/delay_cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/delay_cnt_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.295    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDCE                                         f  spi4adc/spi/delay_cnt_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/delay_cnt_reg[0]_C/C
                         clock pessimism              0.436    -0.631    
                         clock uncertainty            0.273    -0.358    
    SLICE_X27Y269        FDCE (Remov_fdce_C_CLR)     -0.069    -0.427    spi4adc/spi/delay_cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/sclk_rdy_reg_C/CLR
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.295    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDCE                                         f  spi4adc/spi/sclk_rdy_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X27Y269        FDCE                                         r  spi4adc/spi/sclk_rdy_reg_C/C
                         clock pessimism              0.436    -0.631    
                         clock uncertainty            0.273    -0.358    
    SLICE_X27Y269        FDCE (Remov_fdce_C_CLR)     -0.069    -0.427    spi4adc/spi/sclk_rdy_reg_C
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/clk_cnt_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.947%)  route 0.627ns (83.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.064ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.296    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X28Y268        FDPE                                         f  spi4adc/spi/clk_cnt_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.969    -1.064    spi4adc/spi/clk
    SLICE_X28Y268        FDPE                                         r  spi4adc/spi/clk_cnt_reg[2]_P/C
                         clock pessimism              0.436    -0.628    
                         clock uncertainty            0.273    -0.355    
    SLICE_X28Y268        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.427    spi4adc/spi/clk_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            spi4adc/spi/dat_cnt_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_10M_my_clk_generator  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.953%)  route 0.627ns (83.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.067ns
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.725    -0.954    CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y282        FDRE                                         r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y282        FDRE (Prop_fdre_C_Q)         0.100    -0.854 r  CCD231/CCD231_i/AXI_GPIO_OUT/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.332    -0.522    spi4adc/spi/spi_cpha
    SLICE_X29Y270        LUT2 (Prop_lut2_I1_O)        0.028    -0.494 f  spi4adc/spi/delay_cnt_reg[2]_LDC_i_2/O
                         net (fo=12, routed)          0.295    -0.199    spi4adc/spi/delay_cnt_reg[2]_LDC_i_2_n_0
    SLICE_X27Y269        FDPE                                         f  spi4adc/spi/dat_cnt_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_10M_my_clk_generator
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout1_buf/O
                         net (fo=61, routed)          0.966    -1.067    spi4adc/spi/clk
    SLICE_X27Y269        FDPE                                         r  spi4adc/spi/dat_cnt_reg[3]_P/C
                         clock pessimism              0.436    -0.631    
                         clock uncertainty            0.273    -0.358    
    SLICE_X27Y269        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.430    spi4adc/spi/dat_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150M_my_clk_generator
  To Clock:  clk_150M_my_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[20]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.310ns (7.941%)  route 3.594ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.220     1.138    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y243         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X5Y243         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[20]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X5Y243         FDCE (Recov_fdce_C_CLR)     -0.307     3.174    u_aq_axi_master/reg_rd_len_reg[20]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[21]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.310ns (7.941%)  route 3.594ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.220     1.138    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y243         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X5Y243         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[21]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X5Y243         FDCE (Recov_fdce_C_CLR)     -0.307     3.174    u_aq_axi_master/reg_rd_len_reg[21]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[22]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.310ns (7.941%)  route 3.594ns (92.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.220     1.138    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y243         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X5Y243         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[22]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X5Y243         FDCE (Recov_fdce_C_CLR)     -0.307     3.174    u_aq_axi_master/reg_rd_len_reg[22]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[16]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.310ns (7.933%)  route 3.598ns (92.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.224     1.142    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X6Y242         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X6Y242         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[16]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X6Y242         FDCE (Recov_fdce_C_CLR)     -0.249     3.232    u_aq_axi_master/reg_rd_len_reg[16]
  -------------------------------------------------------------------
                         required time                          3.232    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[18]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.310ns (7.933%)  route 3.598ns (92.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.224     1.142    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X6Y242         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X6Y242         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[18]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X6Y242         FDCE (Recov_fdce_C_CLR)     -0.249     3.232    u_aq_axi_master/reg_rd_len_reg[18]
  -------------------------------------------------------------------
                         required time                          3.232    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[12]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.310ns (8.113%)  route 3.511ns (91.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.258ns = ( 4.409 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.137     1.055    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y241         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.350     4.409    u_aq_axi_master/clk_150M
    SLICE_X5Y241         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[12]/C
                         clock pessimism             -0.841     3.568    
                         clock uncertainty           -0.087     3.480    
    SLICE_X5Y241         FDCE (Recov_fdce_C_CLR)     -0.307     3.173    u_aq_axi_master/reg_rd_len_reg[12]
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[13]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.310ns (8.113%)  route 3.511ns (91.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.258ns = ( 4.409 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.137     1.055    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y241         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.350     4.409    u_aq_axi_master/clk_150M
    SLICE_X5Y241         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[13]/C
                         clock pessimism             -0.841     3.568    
                         clock uncertainty           -0.087     3.480    
    SLICE_X5Y241         FDCE (Recov_fdce_C_CLR)     -0.307     3.173    u_aq_axi_master/reg_rd_len_reg[13]
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[14]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.310ns (8.113%)  route 3.511ns (91.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.258ns = ( 4.409 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.137     1.055    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y241         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.350     4.409    u_aq_axi_master/clk_150M
    SLICE_X5Y241         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[14]/C
                         clock pessimism             -0.841     3.568    
                         clock uncertainty           -0.087     3.480    
    SLICE_X5Y241         FDCE (Recov_fdce_C_CLR)     -0.307     3.173    u_aq_axi_master/reg_rd_len_reg[14]
  -------------------------------------------------------------------
                         required time                          3.173    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[17]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.310ns (8.119%)  route 3.508ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.134     1.052    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y242         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X5Y242         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[17]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X5Y242         FDCE (Recov_fdce_C_CLR)     -0.307     3.174    u_aq_axi_master/reg_rd_len_reg[17]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_aq_axi_master/reg_rd_len_reg[19]/CLR
                            (recovery check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150M_my_clk_generator rise@6.667ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.310ns (8.119%)  route 3.508ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.257ns = ( 4.410 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.766ns
    Clock Pessimism Removal (CPR):    -0.841ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          1.081     1.081    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -6.770 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185    -4.585    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.492 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.726    -2.766    CCD231/CCD231_i/rst_ps7_0_148M/U0/slowest_sync_clk
    SLICE_X48Y301        FDRE                                         r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDRE (Prop_fdre_C_Q)         0.259    -2.507 r  CCD231/CCD231_i/rst_ps7_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=32, routed)          2.374    -0.133    CCD231/axim_rst_n[0]
    SLICE_X32Y249        LUT1 (Prop_lut1_I0_O)        0.051    -0.082 f  CCD231/FSM_sequential_wr_state[2]_i_2/O
                         net (fo=160, routed)         1.134     1.052    u_aq_axi_master/bbstub_peripheral_aresetn[0]
    SLICE_X5Y242         FDCE                                         f  u_aq_axi_master/reg_rd_len_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      6.667     6.667 r  
    J14                  IBUF                         0.000     6.667 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.986     7.653    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     0.973 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     2.976    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.059 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        1.351     4.410    u_aq_axi_master/clk_150M
    SLICE_X5Y242         FDCE                                         r  u_aq_axi_master/reg_rd_len_reg[19]/C
                         clock pessimism             -0.841     3.569    
                         clock uncertainty           -0.087     3.481    
    SLICE_X5Y242         FDCE (Recov_fdce_C_CLR)     -0.307     3.174    u_aq_axi_master/reg_rd_len_reg[19]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  2.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.142    -1.035    
    SLICE_X38Y204        FDCE (Remov_fdce_C_CLR)     -0.050    -1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.142    -1.035    
    SLICE_X38Y204        FDCE (Remov_fdce_C_CLR)     -0.050    -1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.142    -1.035    
    SLICE_X38Y204        FDCE (Remov_fdce_C_CLR)     -0.050    -1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.142    -1.035    
    SLICE_X38Y204        FDCE (Remov_fdce_C_CLR)     -0.050    -1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y204        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y204        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.142    -1.035    
    SLICE_X38Y204        FDCE (Remov_fdce_C_CLR)     -0.050    -1.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X39Y204        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X39Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.142    -1.035    
    SLICE_X39Y204        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.107    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    -0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.630    -1.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y203        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y203        FDPE (Prop_fdpe_C_Q)         0.100    -0.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.105    -0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X39Y204        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.856    -1.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X39Y204        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.142    -1.035    
    SLICE_X39Y204        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          1.107    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.287%)  route 0.108ns (47.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.626    -1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X48Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.118    -0.935 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.108    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X47Y210        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.853    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.161    -1.019    
    SLICE_X47Y210        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.287%)  route 0.108ns (47.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.626    -1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X48Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.118    -0.935 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.108    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X47Y210        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.853    -1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y210        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.161    -1.019    
    SLICE_X47Y210        FDPE (Remov_fdpe_C_PRE)     -0.072    -1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_150M_my_clk_generator  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150M_my_clk_generator rise@0.000ns - clk_150M_my_clk_generator rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.807%)  route 0.114ns (53.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -1.051ns
    Clock Pessimism Removal (CPR):    -0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.503     0.503    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374    -2.871 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166    -1.705    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.679 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.628    -1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDCE (Prop_fdce_C_Q)         0.100    -0.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.114    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X45Y205        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150M_my_clk_generator rise edge)
                                                      0.000     0.000 r  
    J14                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=14, routed)          0.553     0.553    my_clock/inst/clk_in
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    -3.307 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    -2.063    my_clock/inst/clk_150M_my_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -2.033 r  my_clock/inst/clkout3_buf/O
                         net (fo=3930, routed)        0.855    -1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X45Y205        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.138    -1.040    
    SLICE_X45Y205        FDCE (Remov_fdce_C_CLR)     -0.069    -1.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          1.109    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.187    38.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.217    

Slack (MET) :             30.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.187    38.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.217    

Slack (MET) :             30.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.187    38.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.217    

Slack (MET) :             30.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.187    38.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.390    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.217    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.250    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.250    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.250    

Slack (MET) :             30.250ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.345ns (13.721%)  route 2.169ns (86.279%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.476     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y218        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y218        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y218        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 30.250    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.345ns (14.178%)  route 2.088ns (85.822%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 30.331    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.345ns (14.178%)  route 2.088ns (85.822%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 37.860 - 33.000 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.169     4.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.397     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y231        FDRE (Prop_fdre_C_Q)         0.259     5.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.048     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X49Y227        LUT4 (Prop_lut4_I3_O)        0.043     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.645     7.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X48Y222        LUT1 (Prop_lut1_I0_O)        0.043     7.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.395     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y219        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.549    36.549    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    36.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.228    37.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y219        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.753    38.613    
                         clock uncertainty           -0.035    38.577    
    SLICE_X48Y219        FDCE (Recov_fdce_C_CLR)     -0.154    38.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 30.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.632     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X40Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y201        FDPE (Prop_fdpe_C_Q)         0.091     3.084 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     3.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y201        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.858     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X42Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.594     3.007    
    SLICE_X42Y201        FDPE (Remov_fdpe_C_PRE)     -0.090     2.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.818%)  route 0.151ns (60.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X40Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y210        FDRE (Prop_fdre_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.151     3.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X40Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X40Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.594     3.005    
    SLICE_X40Y207        FDCE (Remov_fdce_C_CLR)     -0.069     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.818%)  route 0.151ns (60.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.629     2.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X40Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y210        FDRE (Prop_fdre_C_Q)         0.100     3.090 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.151     3.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X40Y207        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.856     3.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X40Y207        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.594     3.005    
    SLICE_X40Y207        FDCE (Remov_fdce_C_CLR)     -0.069     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.741%)  route 0.152ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X50Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.594     3.001    
    SLICE_X50Y212        FDCE (Remov_fdce_C_CLR)     -0.050     2.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.951    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.741%)  route 0.152ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X50Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.594     3.001    
    SLICE_X50Y212        FDPE (Remov_fdpe_C_PRE)     -0.052     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.741%)  route 0.152ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X50Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.594     3.001    
    SLICE_X50Y212        FDPE (Remov_fdpe_C_PRE)     -0.052     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.741%)  route 0.152ns (56.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.152     3.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X50Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X50Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.594     3.001    
    SLICE_X50Y212        FDPE (Remov_fdpe_C_PRE)     -0.052     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.941%)  route 0.139ns (54.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.139     3.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X49Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X49Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.594     3.001    
    SLICE_X49Y212        FDCE (Remov_fdce_C_CLR)     -0.069     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.941%)  route 0.139ns (54.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.139     3.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X49Y212        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X49Y212        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.594     3.001    
    SLICE_X49Y212        FDCE (Remov_fdce_C_CLR)     -0.069     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.941%)  route 0.139ns (54.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.335     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.628     2.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y211        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y211        FDPE (Prop_fdpe_C_Q)         0.118     3.107 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.139     3.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X49Y212        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.713     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.743 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.852     3.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X49Y212        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.594     3.001    
    SLICE_X49Y212        FDPE (Remov_fdpe_C_PRE)     -0.072     2.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.317    





