//   Ordt 180327.01 autogenerated file 
//   Input: ./rdl_sec_if/test.rdl
//   Parms: ./rdl_sec_if/test.parms
//   Date: Tue Mar 27 14:56:11 EDT 2018
//

0x0              size: 32   fields: 2    bits: 32        base_regs.config_regs_0
0x4              size: 32   fields: 2    bits: 32        base_regs.config_regs_1
0x8              size: 32   fields: 2    bits: 32        base_regs.config_regs_2
0xc              size: 32   fields: 2    bits: 32        base_regs.config_regs_3
0x10             size: 32   fields: 2    bits: 32        base_regs.config_regs_4
0x14             size: 32   fields: 2    bits: 32        base_regs.config_regs_5
0x18             size: 32   fields: 2    bits: 32        base_regs.config_regs_6
0x1c             size: 32   fields: 2    bits: 32        base_regs.config_regs_7
0x20             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_0
0x24             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_1
0x28             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_2
0x2c             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_3
0x30             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_4
0x34             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_5
0x38             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_6
0x3c             size: 32   fields: 2    bits: 32        primary.base_regs.config_regs_7
