ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"fdcan.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/fdcan.c"
  20              		.global	hfdcan1
  21              		.section	.bss.hfdcan1,"aw",%nobits
  22              		.align	2
  25              	hfdcan1:
  26 0000 00000000 		.space	100
  26      00000000 
  26      00000000 
  26      00000000 
  26      00000000 
  27              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
  28              		.align	1
  29              		.global	MX_FDCAN1_Init
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  34              	MX_FDCAN1_Init:
  35              	.LFB132:
   1:Core/Src/fdcan.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fdcan.c **** /**
   3:Core/Src/fdcan.c ****   ******************************************************************************
   4:Core/Src/fdcan.c ****   * @file    fdcan.c
   5:Core/Src/fdcan.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/fdcan.c ****   *          of the FDCAN instances.
   7:Core/Src/fdcan.c ****   ******************************************************************************
   8:Core/Src/fdcan.c ****   * @attention
   9:Core/Src/fdcan.c ****   *
  10:Core/Src/fdcan.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/fdcan.c ****   * All rights reserved.
  12:Core/Src/fdcan.c ****   *
  13:Core/Src/fdcan.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fdcan.c ****   * in the root directory of this software component.
  15:Core/Src/fdcan.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fdcan.c ****   *
  17:Core/Src/fdcan.c ****   ******************************************************************************
  18:Core/Src/fdcan.c ****   */
  19:Core/Src/fdcan.c **** /* USER CODE END Header */
  20:Core/Src/fdcan.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fdcan.c **** #include "fdcan.h"
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 2


  22:Core/Src/fdcan.c **** 
  23:Core/Src/fdcan.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fdcan.c **** 
  25:Core/Src/fdcan.c **** /* USER CODE END 0 */
  26:Core/Src/fdcan.c **** 
  27:Core/Src/fdcan.c **** FDCAN_HandleTypeDef hfdcan1;
  28:Core/Src/fdcan.c **** 
  29:Core/Src/fdcan.c **** /* FDCAN1 init function */
  30:Core/Src/fdcan.c **** void MX_FDCAN1_Init(void)
  31:Core/Src/fdcan.c **** {
  36              		.loc 1 31 1
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40 0000 80B5     		push	{r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  32:Core/Src/fdcan.c **** 
  33:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
  34:Core/Src/fdcan.c **** 
  35:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 0 */
  36:Core/Src/fdcan.c **** 
  37:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
  38:Core/Src/fdcan.c **** 
  39:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 1 */
  40:Core/Src/fdcan.c ****   hfdcan1.Instance = FDCAN1;
  48              		.loc 1 40 20
  49 0004 1F4B     		ldr	r3, .L4
  50 0006 204A     		ldr	r2, .L4+4
  51 0008 1A60     		str	r2, [r3]
  41:Core/Src/fdcan.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  52              		.loc 1 41 29
  53 000a 1E4B     		ldr	r3, .L4
  54 000c 0022     		movs	r2, #0
  55 000e 5A60     		str	r2, [r3, #4]
  42:Core/Src/fdcan.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  56              		.loc 1 42 28
  57 0010 1C4B     		ldr	r3, .L4
  58 0012 0022     		movs	r2, #0
  59 0014 9A60     		str	r2, [r3, #8]
  43:Core/Src/fdcan.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  60              		.loc 1 43 21
  61 0016 1B4B     		ldr	r3, .L4
  62 0018 0022     		movs	r2, #0
  63 001a DA60     		str	r2, [r3, #12]
  44:Core/Src/fdcan.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
  64              		.loc 1 44 35
  65 001c 194B     		ldr	r3, .L4
  66 001e 0022     		movs	r2, #0
  67 0020 1A74     		strb	r2, [r3, #16]
  45:Core/Src/fdcan.c ****   hfdcan1.Init.TransmitPause = DISABLE;
  68              		.loc 1 45 30
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 3


  69 0022 184B     		ldr	r3, .L4
  70 0024 0022     		movs	r2, #0
  71 0026 5A74     		strb	r2, [r3, #17]
  46:Core/Src/fdcan.c ****   hfdcan1.Init.ProtocolException = DISABLE;
  72              		.loc 1 46 34
  73 0028 164B     		ldr	r3, .L4
  74 002a 0022     		movs	r2, #0
  75 002c 9A74     		strb	r2, [r3, #18]
  47:Core/Src/fdcan.c ****   hfdcan1.Init.NominalPrescaler = 17;
  76              		.loc 1 47 33
  77 002e 154B     		ldr	r3, .L4
  78 0030 1122     		movs	r2, #17
  79 0032 5A61     		str	r2, [r3, #20]
  48:Core/Src/fdcan.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
  80              		.loc 1 48 37
  81 0034 134B     		ldr	r3, .L4
  82 0036 0122     		movs	r2, #1
  83 0038 9A61     		str	r2, [r3, #24]
  49:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg1 = 5;
  84              		.loc 1 49 32
  85 003a 124B     		ldr	r3, .L4
  86 003c 0522     		movs	r2, #5
  87 003e DA61     		str	r2, [r3, #28]
  50:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg2 = 4;
  88              		.loc 1 50 32
  89 0040 104B     		ldr	r3, .L4
  90 0042 0422     		movs	r2, #4
  91 0044 1A62     		str	r2, [r3, #32]
  51:Core/Src/fdcan.c ****   hfdcan1.Init.DataPrescaler = 17;
  92              		.loc 1 51 30
  93 0046 0F4B     		ldr	r3, .L4
  94 0048 1122     		movs	r2, #17
  95 004a 5A62     		str	r2, [r3, #36]
  52:Core/Src/fdcan.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
  96              		.loc 1 52 34
  97 004c 0D4B     		ldr	r3, .L4
  98 004e 0122     		movs	r2, #1
  99 0050 9A62     		str	r2, [r3, #40]
  53:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg1 = 5;
 100              		.loc 1 53 29
 101 0052 0C4B     		ldr	r3, .L4
 102 0054 0522     		movs	r2, #5
 103 0056 DA62     		str	r2, [r3, #44]
  54:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg2 = 4;
 104              		.loc 1 54 29
 105 0058 0A4B     		ldr	r3, .L4
 106 005a 0422     		movs	r2, #4
 107 005c 1A63     		str	r2, [r3, #48]
  55:Core/Src/fdcan.c ****   hfdcan1.Init.StdFiltersNbr = 8;
 108              		.loc 1 55 30
 109 005e 094B     		ldr	r3, .L4
 110 0060 0822     		movs	r2, #8
 111 0062 5A63     		str	r2, [r3, #52]
  56:Core/Src/fdcan.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 112              		.loc 1 56 30
 113 0064 074B     		ldr	r3, .L4
 114 0066 0022     		movs	r2, #0
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 4


 115 0068 9A63     		str	r2, [r3, #56]
  57:Core/Src/fdcan.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 116              		.loc 1 57 32
 117 006a 064B     		ldr	r3, .L4
 118 006c 0022     		movs	r2, #0
 119 006e DA63     		str	r2, [r3, #60]
  58:Core/Src/fdcan.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 120              		.loc 1 58 7
 121 0070 0448     		ldr	r0, .L4
 122 0072 FFF7FEFF 		bl	HAL_FDCAN_Init
 123 0076 0346     		mov	r3, r0
 124              		.loc 1 58 6 discriminator 1
 125 0078 002B     		cmp	r3, #0
 126 007a 01D0     		beq	.L3
  59:Core/Src/fdcan.c ****   {
  60:Core/Src/fdcan.c ****     Error_Handler();
 127              		.loc 1 60 5
 128 007c FFF7FEFF 		bl	Error_Handler
 129              	.L3:
  61:Core/Src/fdcan.c ****   }
  62:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
  63:Core/Src/fdcan.c **** 
  64:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 2 */
  65:Core/Src/fdcan.c **** 
  66:Core/Src/fdcan.c **** }
 130              		.loc 1 66 1
 131 0080 00BF     		nop
 132 0082 80BD     		pop	{r7, pc}
 133              	.L5:
 134              		.align	2
 135              	.L4:
 136 0084 00000000 		.word	hfdcan1
 137 0088 00640040 		.word	1073767424
 138              		.cfi_endproc
 139              	.LFE132:
 141              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_FDCAN_MspInit
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	HAL_FDCAN_MspInit:
 149              	.LFB133:
  67:Core/Src/fdcan.c **** 
  68:Core/Src/fdcan.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
  69:Core/Src/fdcan.c **** {
 150              		.loc 1 69 1
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 120
 153              		@ frame_needed = 1, uses_anonymous_args = 0
 154 0000 80B5     		push	{r7, lr}
 155              	.LCFI2:
 156              		.cfi_def_cfa_offset 8
 157              		.cfi_offset 7, -8
 158              		.cfi_offset 14, -4
 159 0002 9EB0     		sub	sp, sp, #120
 160              	.LCFI3:
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 5


 161              		.cfi_def_cfa_offset 128
 162 0004 00AF     		add	r7, sp, #0
 163              	.LCFI4:
 164              		.cfi_def_cfa_register 7
 165 0006 7860     		str	r0, [r7, #4]
  70:Core/Src/fdcan.c **** 
  71:Core/Src/fdcan.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 166              		.loc 1 71 20
 167 0008 07F16403 		add	r3, r7, #100
 168 000c 0022     		movs	r2, #0
 169 000e 1A60     		str	r2, [r3]
 170 0010 5A60     		str	r2, [r3, #4]
 171 0012 9A60     		str	r2, [r3, #8]
 172 0014 DA60     		str	r2, [r3, #12]
 173 0016 1A61     		str	r2, [r3, #16]
  72:Core/Src/fdcan.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 174              		.loc 1 72 28
 175 0018 07F11003 		add	r3, r7, #16
 176 001c 5422     		movs	r2, #84
 177 001e 0021     		movs	r1, #0
 178 0020 1846     		mov	r0, r3
 179 0022 FFF7FEFF 		bl	memset
  73:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 180              		.loc 1 73 17
 181 0026 7B68     		ldr	r3, [r7, #4]
 182 0028 1B68     		ldr	r3, [r3]
 183              		.loc 1 73 5
 184 002a 244A     		ldr	r2, .L10
 185 002c 9342     		cmp	r3, r2
 186 002e 40D1     		bne	.L9
  74:Core/Src/fdcan.c ****   {
  75:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
  76:Core/Src/fdcan.c **** 
  77:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  78:Core/Src/fdcan.c **** 
  79:Core/Src/fdcan.c ****   /** Initializes the peripherals clocks
  80:Core/Src/fdcan.c ****   */
  81:Core/Src/fdcan.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 187              		.loc 1 81 40
 188 0030 4FF48053 		mov	r3, #4096
 189 0034 3B61     		str	r3, [r7, #16]
  82:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 190              		.loc 1 82 39
 191 0036 4FF00073 		mov	r3, #33554432
 192 003a BB64     		str	r3, [r7, #72]
  83:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 193              		.loc 1 83 9
 194 003c 07F11003 		add	r3, r7, #16
 195 0040 1846     		mov	r0, r3
 196 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 197 0046 0346     		mov	r3, r0
 198              		.loc 1 83 8 discriminator 1
 199 0048 002B     		cmp	r3, #0
 200 004a 01D0     		beq	.L8
  84:Core/Src/fdcan.c ****     {
  85:Core/Src/fdcan.c ****       Error_Handler();
 201              		.loc 1 85 7
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 6


 202 004c FFF7FEFF 		bl	Error_Handler
 203              	.L8:
 204              	.LBB2:
  86:Core/Src/fdcan.c ****     }
  87:Core/Src/fdcan.c **** 
  88:Core/Src/fdcan.c ****     /* FDCAN1 clock enable */
  89:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
 205              		.loc 1 89 5
 206 0050 1B4B     		ldr	r3, .L10+4
 207 0052 9B6D     		ldr	r3, [r3, #88]
 208 0054 1A4A     		ldr	r2, .L10+4
 209 0056 43F00073 		orr	r3, r3, #33554432
 210 005a 9365     		str	r3, [r2, #88]
 211 005c 184B     		ldr	r3, .L10+4
 212 005e 9B6D     		ldr	r3, [r3, #88]
 213 0060 03F00073 		and	r3, r3, #33554432
 214 0064 FB60     		str	r3, [r7, #12]
 215 0066 FB68     		ldr	r3, [r7, #12]
 216              	.LBE2:
 217              	.LBB3:
  90:Core/Src/fdcan.c **** 
  91:Core/Src/fdcan.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 218              		.loc 1 91 5
 219 0068 154B     		ldr	r3, .L10+4
 220 006a DB6C     		ldr	r3, [r3, #76]
 221 006c 144A     		ldr	r2, .L10+4
 222 006e 43F00203 		orr	r3, r3, #2
 223 0072 D364     		str	r3, [r2, #76]
 224 0074 124B     		ldr	r3, .L10+4
 225 0076 DB6C     		ldr	r3, [r3, #76]
 226 0078 03F00203 		and	r3, r3, #2
 227 007c BB60     		str	r3, [r7, #8]
 228 007e BB68     		ldr	r3, [r7, #8]
 229              	.LBE3:
  92:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
  93:Core/Src/fdcan.c ****     PB8-BOOT0     ------> FDCAN1_RX
  94:Core/Src/fdcan.c ****     PB9     ------> FDCAN1_TX
  95:Core/Src/fdcan.c ****     */
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 230              		.loc 1 96 25
 231 0080 4FF44073 		mov	r3, #768
 232 0084 7B66     		str	r3, [r7, #100]
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 233              		.loc 1 97 26
 234 0086 0223     		movs	r3, #2
 235 0088 BB66     		str	r3, [r7, #104]
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 98 26
 237 008a 0023     		movs	r3, #0
 238 008c FB66     		str	r3, [r7, #108]
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239              		.loc 1 99 27
 240 008e 0023     		movs	r3, #0
 241 0090 3B67     		str	r3, [r7, #112]
 100:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 242              		.loc 1 100 31
 243 0092 0923     		movs	r3, #9
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 7


 244 0094 7B67     		str	r3, [r7, #116]
 101:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 245              		.loc 1 101 5
 246 0096 07F16403 		add	r3, r7, #100
 247 009a 1946     		mov	r1, r3
 248 009c 0948     		ldr	r0, .L10+8
 249 009e FFF7FEFF 		bl	HAL_GPIO_Init
 102:Core/Src/fdcan.c **** 
 103:Core/Src/fdcan.c ****     /* FDCAN1 interrupt Init */
 104:Core/Src/fdcan.c ****     HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 250              		.loc 1 104 5
 251 00a2 0022     		movs	r2, #0
 252 00a4 0021     		movs	r1, #0
 253 00a6 1520     		movs	r0, #21
 254 00a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 105:Core/Src/fdcan.c ****     HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 255              		.loc 1 105 5
 256 00ac 1520     		movs	r0, #21
 257 00ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 258              	.L9:
 106:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 107:Core/Src/fdcan.c **** 
 108:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 109:Core/Src/fdcan.c ****   }
 110:Core/Src/fdcan.c **** }
 259              		.loc 1 110 1
 260 00b2 00BF     		nop
 261 00b4 7837     		adds	r7, r7, #120
 262              	.LCFI5:
 263              		.cfi_def_cfa_offset 8
 264 00b6 BD46     		mov	sp, r7
 265              	.LCFI6:
 266              		.cfi_def_cfa_register 13
 267              		@ sp needed
 268 00b8 80BD     		pop	{r7, pc}
 269              	.L11:
 270 00ba 00BF     		.align	2
 271              	.L10:
 272 00bc 00640040 		.word	1073767424
 273 00c0 00100240 		.word	1073876992
 274 00c4 00040048 		.word	1207960576
 275              		.cfi_endproc
 276              	.LFE133:
 278              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_FDCAN_MspDeInit
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	HAL_FDCAN_MspDeInit:
 286              	.LFB134:
 111:Core/Src/fdcan.c **** 
 112:Core/Src/fdcan.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* fdcanHandle)
 113:Core/Src/fdcan.c **** {
 287              		.loc 1 113 1
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 8


 290              		@ frame_needed = 1, uses_anonymous_args = 0
 291 0000 80B5     		push	{r7, lr}
 292              	.LCFI7:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 7, -8
 295              		.cfi_offset 14, -4
 296 0002 82B0     		sub	sp, sp, #8
 297              	.LCFI8:
 298              		.cfi_def_cfa_offset 16
 299 0004 00AF     		add	r7, sp, #0
 300              	.LCFI9:
 301              		.cfi_def_cfa_register 7
 302 0006 7860     		str	r0, [r7, #4]
 114:Core/Src/fdcan.c **** 
 115:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 303              		.loc 1 115 17
 304 0008 7B68     		ldr	r3, [r7, #4]
 305 000a 1B68     		ldr	r3, [r3]
 306              		.loc 1 115 5
 307 000c 0A4A     		ldr	r2, .L15
 308 000e 9342     		cmp	r3, r2
 309 0010 0DD1     		bne	.L14
 116:Core/Src/fdcan.c ****   {
 117:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 118:Core/Src/fdcan.c **** 
 119:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 120:Core/Src/fdcan.c ****     /* Peripheral clock disable */
 121:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 310              		.loc 1 121 5
 311 0012 0A4B     		ldr	r3, .L15+4
 312 0014 9B6D     		ldr	r3, [r3, #88]
 313 0016 094A     		ldr	r2, .L15+4
 314 0018 23F00073 		bic	r3, r3, #33554432
 315 001c 9365     		str	r3, [r2, #88]
 122:Core/Src/fdcan.c **** 
 123:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 124:Core/Src/fdcan.c ****     PB8-BOOT0     ------> FDCAN1_RX
 125:Core/Src/fdcan.c ****     PB9     ------> FDCAN1_TX
 126:Core/Src/fdcan.c ****     */
 127:Core/Src/fdcan.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 316              		.loc 1 127 5
 317 001e 4FF44071 		mov	r1, #768
 318 0022 0748     		ldr	r0, .L15+8
 319 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 128:Core/Src/fdcan.c **** 
 129:Core/Src/fdcan.c ****     /* FDCAN1 interrupt Deinit */
 130:Core/Src/fdcan.c ****     HAL_NVIC_DisableIRQ(FDCAN1_IT0_IRQn);
 320              		.loc 1 130 5
 321 0028 1520     		movs	r0, #21
 322 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 323              	.L14:
 131:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 132:Core/Src/fdcan.c **** 
 133:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 134:Core/Src/fdcan.c ****   }
 135:Core/Src/fdcan.c **** }
 324              		.loc 1 135 1
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 9


 325 002e 00BF     		nop
 326 0030 0837     		adds	r7, r7, #8
 327              	.LCFI10:
 328              		.cfi_def_cfa_offset 8
 329 0032 BD46     		mov	sp, r7
 330              	.LCFI11:
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0034 80BD     		pop	{r7, pc}
 334              	.L16:
 335 0036 00BF     		.align	2
 336              	.L15:
 337 0038 00640040 		.word	1073767424
 338 003c 00100240 		.word	1073876992
 339 0040 00040048 		.word	1207960576
 340              		.cfi_endproc
 341              	.LFE134:
 343              		.text
 344              	.Letext0:
 345              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 346              		.file 3 "D:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 347              		.file 4 "D:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 348              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 349              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 350              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 351              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 352              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 353              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 354              		.file 11 "Core/Inc/fdcan.h"
 355              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 fdcan.c
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:25     .bss.hfdcan1:00000000 hfdcan1
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:22     .bss.hfdcan1:00000000 $d
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:28     .text.MX_FDCAN1_Init:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:34     .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:136    .text.MX_FDCAN1_Init:00000084 $d
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:142    .text.HAL_FDCAN_MspInit:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:148    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:272    .text.HAL_FDCAN_MspInit:000000bc $d
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:279    .text.HAL_FDCAN_MspDeInit:00000000 $t
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:285    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
C:\Users\AURORA~1\AppData\Local\Temp\cc4aQXuq.s:337    .text.HAL_FDCAN_MspDeInit:00000038 $d

UNDEFINED SYMBOLS
HAL_FDCAN_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
