#! /Users/thithutuyettran/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-54-g6651df6f2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/thithutuyettran/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x105162680 .scope module, "tb_fifo_controller" "tb_fifo_controller" 2 1;
 .timescale 0 0;
P_0x8d143c600 .param/l "DEPTH" 1 2 4, +C4<000000000000000000000000000000010000>;
P_0x8d143c640 .param/l "FIFO_ASIZE" 1 2 3, +C4<00000000000000000000000000000100>;
v0x8d144c640_0 .var/i "i", 31 0;
v0x8d144c6e0_0 .var "in_clock", 0 0;
v0x8d144c780_0 .var "in_put", 0 0;
v0x8d144c820_0 .var "in_reset", 0 0;
v0x8d144c8c0_0 .var "in_take", 0 0;
v0x8d144c960_0 .net "out_empty", 0 0, L_0x8d144cbe0;  1 drivers
v0x8d144ca00_0 .net "out_full", 0 0, L_0x1051639a0;  1 drivers
v0x8d144caa0_0 .net "out_read_pointer", 3 0, L_0x105164980;  1 drivers
v0x8d144cb40_0 .net "out_write_pointer", 3 0, L_0x1051648e0;  1 drivers
S_0x1051585a0 .scope module, "dut" "fifo_controller" 2 18, 3 1 0, S_0x105162680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clock";
    .port_info 1 /INPUT 1 "in_reset";
    .port_info 2 /INPUT 1 "in_take";
    .port_info 3 /INPUT 1 "in_put";
    .port_info 4 /OUTPUT 1 "out_empty";
    .port_info 5 /OUTPUT 1 "out_full";
    .port_info 6 /OUTPUT 4 "out_write_pointer";
    .port_info 7 /OUTPUT 4 "out_read_pointer";
P_0x8d0c30080 .param/l "FIFO_ASIZE" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x105158860 .functor XOR 1, L_0x105164b60, L_0x105164c00, C4<0>, C4<0>;
L_0x1051639a0 .functor AND 1, L_0x8d144cc80, L_0x105158860, C4<1>, C4<1>;
v0x105158720_0 .net *"_ivl_10", 0 0, L_0x8d144cc80;  1 drivers
v0x1051587c0_0 .net *"_ivl_13", 0 0, L_0x105164b60;  1 drivers
v0x10515e040_0 .net *"_ivl_15", 0 0, L_0x105164c00;  1 drivers
v0x10515e0e0_0 .net *"_ivl_16", 0 0, L_0x105158860;  1 drivers
v0x10515e180_0 .net *"_ivl_7", 3 0, L_0x105164a20;  1 drivers
v0x10515e220_0 .net *"_ivl_9", 3 0, L_0x105164ac0;  1 drivers
v0x10515e2c0_0 .net "in_clock", 0 0, v0x8d144c6e0_0;  1 drivers
v0x1051646c0_0 .net "in_put", 0 0, v0x8d144c780_0;  1 drivers
v0x8d144c000_0 .net "in_reset", 0 0, v0x8d144c820_0;  1 drivers
v0x8d144c0a0_0 .net "in_take", 0 0, v0x8d144c8c0_0;  1 drivers
v0x8d144c140_0 .net "out_empty", 0 0, L_0x8d144cbe0;  alias, 1 drivers
v0x8d144c1e0_0 .net "out_full", 0 0, L_0x1051639a0;  alias, 1 drivers
v0x8d144c280_0 .net "out_read_pointer", 3 0, L_0x105164980;  alias, 1 drivers
v0x8d144c320_0 .net "out_write_pointer", 3 0, L_0x1051648e0;  alias, 1 drivers
v0x8d144c3c0_0 .var "read_pointer", 4 0;
v0x8d144c460_0 .var "write_pointer", 4 0;
E_0x105162900 .event posedge, v0x10515e2c0_0;
L_0x1051648e0 .part v0x8d144c460_0, 0, 4;
L_0x105164980 .part v0x8d144c3c0_0, 0, 4;
L_0x8d144cbe0 .cmp/eq 5, v0x8d144c3c0_0, v0x8d144c460_0;
L_0x105164a20 .part v0x8d144c3c0_0, 0, 4;
L_0x105164ac0 .part v0x8d144c460_0, 0, 4;
L_0x8d144cc80 .cmp/eq 4, L_0x105164a20, L_0x105164ac0;
L_0x105164b60 .part v0x8d144c3c0_0, 4, 1;
L_0x105164c00 .part v0x8d144c460_0, 4, 1;
S_0x105164760 .scope task, "step" "step" 2 31, 2 31 0, S_0x105162680;
 .timescale 0 0;
v0x8d144c500_0 .var "put", 0 0;
v0x8d144c5a0_0 .var "take", 0 0;
TD_tb_fifo_controller.step ;
    %load/vec4 v0x8d144c500_0;
    %store/vec4 v0x8d144c780_0, 0, 1;
    %load/vec4 v0x8d144c5a0_0;
    %store/vec4 v0x8d144c8c0_0, 0, 1;
    %delay 10, 0;
    %end;
    .scope S_0x1051585a0;
T_1 ;
    %wait E_0x105162900;
    %load/vec4 v0x8d144c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8d144c3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x8d144c460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x8d144c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1051646c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x8d144c0a0_0;
    %inv;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x8d144c460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c460_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x1051646c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x8d144c0a0_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x8d144c460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c460_0, 0;
    %load/vec4 v0x8d144c3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c3c0_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x8d144c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x8d144c0a0_0;
    %load/vec4 v0x1051646c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x8d144c3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c3c0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x1051646c0_0;
    %load/vec4 v0x8d144c0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x8d144c460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c460_0, 0;
    %load/vec4 v0x8d144c3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c3c0_0, 0;
T_1.14 ;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x8d144c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x8d144c3c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c3c0_0, 0;
T_1.16 ;
    %load/vec4 v0x1051646c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x8d144c460_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x8d144c460_0, 0;
T_1.18 ;
T_1.11 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x105162680;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c780_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x105162680;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x8d144c6e0_0;
    %inv;
    %store/vec4 v0x8d144c6e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x105162680;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "tb_fifo_controller.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x105162680 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x8d144c640_0;
    %cmpi/s 3, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
T_4.2 ; for-loop step statement
    %load/vec4 v0x8d144c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
T_4.3 ; Top of for-loop
    %load/vec4 v0x8d144c640_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_4.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
T_4.5 ; for-loop step statement
    %load/vec4 v0x8d144c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
    %jmp T_4.3;
T_4.4 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
T_4.6 ; Top of for-loop
    %load/vec4 v0x8d144c640_0;
    %cmpi/s 5, 0, 32;
	  %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
T_4.8 ; for-loop step statement
    %load/vec4 v0x8d144c640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x8d144c640_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d144c5a0_0, 0, 1;
    %fork TD_tb_fifo_controller.step, S_0x105164760;
    %join;
    %delay 50, 0;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fifo_controller.v";
    "fifo_controller.v";
