Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: fp_multi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fp_multi.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fp_multi"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : fp_multi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//mac/home/Desktop/CA/HW3/fp_multi/fp_multi.vhd" in Library work.
Entity <fp_multi> compiled.
Entity <fp_multi> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fp_multi> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fp_multi> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "//mac/home/Desktop/CA/HW3/fp_multi/fp_multi.vhd" line 62: Width mismatch. <fraction> has a width of 8 bits but assigned expression is 16-bit wide.
Entity <fp_multi> analyzed. Unit <fp_multi> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fp_multi>.
    Related source file is "//mac/home/Desktop/CA/HW3/fp_multi/fp_multi.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <sign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "//mac/home/Desktop/CA/HW3/fp_multi/fp_multi.vhd" line 62: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8x8-bit multiplier for signal <fraction$mult0001> created at line 62.
    Found 7-bit adder for signal <res_reg$add0000> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <fp_multi> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block sign.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch sign hinder the constant cleaning in the block fp_multi.
   You should achieve better results by setting this init to 1.

Optimizing unit <fp_multi> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fp_multi, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fp_multi.ngr
Top Level Output File Name         : fp_multi
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 25
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 1
#      MUXCY                       : 6
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 1
#      LDPE                        : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 48
#      IBUF                        : 32
#      OBUF                        : 16
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                        6  out of   3584     0%  
 Number of Slice Flip Flops:              1  out of   7168     0%  
 Number of 4 input LUTs:                 10  out of   7168     0%  
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of     97    49%  
 Number of MULT18X18s:                    1  out of     16     6%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
b<15>                              | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
sign_and0000(sign_and00001:O)      | NONE(sign)             | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.170ns
   Maximum output required time after clock: 7.360ns
   Maximum combinational path delay: 9.280ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'b<15>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.170ns (Levels of Logic = 2)
  Source:            a<15> (PAD)
  Destination:       sign (LATCH)
  Destination Clock: b<15> falling

  Data Path: a<15> to sign
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.771  a_15_IBUF (a_15_IBUF)
     INV:I->O              1   0.479   0.681  sign_0_not00001_INV_0 (sign_0_not0000)
     LDPE:GE                   0.524          sign
    ----------------------------------------
    Total                      3.170ns (1.718ns logic, 1.452ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'b<15>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.360ns (Levels of Logic = 2)
  Source:            sign (LATCH)
  Destination:       res<15> (PAD)
  Source Clock:      b<15> falling

  Data Path: sign to res<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             1   0.551   0.740  sign (sign)
     LUT3:I2->O            1   0.479   0.681  sign_mux00011 (res_15_OBUF)
     OBUF:I->O                 4.909          res_15_OBUF (res<15>)
    ----------------------------------------
    Total                      7.360ns (5.939ns logic, 1.421ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 151 / 16
-------------------------------------------------------------------------
Delay:               9.280ns (Levels of Logic = 3)
  Source:            a<7> (PAD)
  Destination:       res<7> (PAD)

  Data Path: a<7> to res<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  a_7_IBUF (a_7_IBUF)
     MULT18X18:A7->P7      1   2.294   0.681  Mmult_fraction_mult0001 (res_7_OBUF)
     OBUF:I->O                 4.909          res_7_OBUF (res<7>)
    ----------------------------------------
    Total                      9.280ns (7.918ns logic, 1.362ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.73 secs
 
--> 

Total memory usage is 4512764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

