Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 01:13:27 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_55/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.069        0.000                      0                 1313        0.013        0.000                      0                 1313        2.147        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.422}        4.845           206.398         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.069        0.000                      0                 1313        0.013        0.000                      0                 1313        2.147        0.000                       0                  1294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 genblk1[71].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.845ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.845ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.845ns  (vclock rise@4.845ns - vclock rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.163ns (47.518%)  route 2.389ns (52.482%))
  Logic Levels:           18  (CARRY8=10 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.511 - 4.845 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.185ns (routing 0.171ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1293, routed)        1.185     2.131    genblk1[71].reg_in/clk_IBUF_BUFG
    SLICE_X133Y541       FDRE                                         r  genblk1[71].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y541       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.211 f  genblk1[71].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.190     2.401    conv/mul44/O72[1]
    SLICE_X133Y541       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.501 r  conv/mul44/reg_out[8]_i_232/O
                         net (fo=1, routed)           0.016     2.517    conv/mul44/reg_out[8]_i_232_n_0
    SLICE_X133Y541       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.754 r  conv/mul44/reg_out_reg[8]_i_118/O[5]
                         net (fo=2, routed)           0.371     3.125    conv/add000077/out0_6[5]
    SLICE_X132Y542       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     3.214 r  conv/add000077/reg_out_reg[8]_i_57/O[7]
                         net (fo=2, routed)           0.175     3.389    conv/add000077/reg_out_reg[8]_i_57_n_8
    SLICE_X131Y542       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.479 r  conv/add000077/reg_out[8]_i_361/O
                         net (fo=1, routed)           0.016     3.495    conv/add000077/reg_out[8]_i_361_n_0
    SLICE_X131Y542       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.085     3.580 r  conv/add000077/reg_out_reg[8]_i_225/O[7]
                         net (fo=1, routed)           0.180     3.760    conv/add000077/reg_out_reg[8]_i_225_n_8
    SLICE_X131Y545       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.861 r  conv/add000077/reg_out[8]_i_110/O
                         net (fo=1, routed)           0.015     3.876    conv/add000077/reg_out[8]_i_110_n_0
    SLICE_X131Y545       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.993 r  conv/add000077/reg_out_reg[8]_i_56/CO[7]
                         net (fo=1, routed)           0.026     4.019    conv/add000077/reg_out_reg[8]_i_56_n_0
    SLICE_X131Y546       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.075 r  conv/add000077/reg_out_reg[21]_i_134/O[0]
                         net (fo=1, routed)           0.193     4.268    conv/add000077/reg_out_reg[21]_i_134_n_15
    SLICE_X128Y546       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.392 r  conv/add000077/reg_out[16]_i_73/O
                         net (fo=1, routed)           0.009     4.401    conv/add000077/reg_out[16]_i_73_n_0
    SLICE_X128Y546       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.634 r  conv/add000077/reg_out_reg[16]_i_39/O[5]
                         net (fo=2, routed)           0.246     4.880    conv/add000077/reg_out_reg[16]_i_39_n_10
    SLICE_X127Y547       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.931 r  conv/add000077/reg_out[16]_i_42/O
                         net (fo=1, routed)           0.022     4.953    conv/add000077/reg_out[16]_i_42_n_0
    SLICE_X127Y547       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.112 r  conv/add000077/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, routed)           0.026     5.138    conv/add000077/reg_out_reg[16]_i_29_n_0
    SLICE_X127Y548       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.194 r  conv/add000077/reg_out_reg[21]_i_30/O[0]
                         net (fo=1, routed)           0.288     5.482    conv/add000077/reg_out_reg[21]_i_30_n_15
    SLICE_X125Y547       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.535 r  conv/add000077/reg_out[21]_i_16/O
                         net (fo=1, routed)           0.013     5.548    conv/add000077/reg_out[21]_i_16_n_0
    SLICE_X125Y547       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.682 r  conv/add000077/reg_out_reg[21]_i_3/O[2]
                         net (fo=2, routed)           0.220     5.902    conv/add000077/reg_out_reg[21]_i_3_n_13
    SLICE_X126Y547       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.953 r  conv/add000077/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.962    conv/add000077/reg_out[21]_i_8_n_0
    SLICE_X126Y547       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.195 r  conv/add000077/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.130     6.325    reg_out/a[20]
    SLICE_X126Y547       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.439 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.244     6.683    reg_out/reg_out[21]_i_1_n_0
    SLICE_X125Y547       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.845     4.845 r  
    AP13                                              0.000     4.845 r  clk (IN)
                         net (fo=0)                   0.000     4.845    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.190 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.190    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.190 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.477    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.501 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1293, routed)        1.010     6.511    reg_out/clk_IBUF_BUFG
    SLICE_X125Y547       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.351     6.862    
                         clock uncertainty           -0.035     6.826    
    SLICE_X125Y547       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     6.752    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 demux/genblk1[53].z_reg[53][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.845ns})
  Destination:            genblk1[53].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.422ns period=4.845ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.059ns (31.383%)  route 0.129ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      0.997ns (routing 0.155ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.171ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1293, routed)        0.997     1.653    demux/clk_IBUF_BUFG
    SLICE_X136Y552       FDRE                                         r  demux/genblk1[53].z_reg[53][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y552       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.712 r  demux/genblk1[53].z_reg[53][7]/Q
                         net (fo=1, routed)           0.129     1.841    genblk1[53].reg_in/D[7]
    SLICE_X130Y552       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1293, routed)        1.171     2.117    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X130Y552       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.351     1.766    
    SLICE_X130Y552       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.828    genblk1[53].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.423 }
Period(ns):         4.845
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.845       3.555      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.422       2.147      SLICE_X127Y556  genblk1[89].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.422       2.147      SLICE_X120Y540  demux/genblk1[30].z_reg[30][7]/C



