-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/27/2022 02:20:08"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	drum_machine IS
    PORT (
	AUD_BCLK : OUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_ADCLRCK : OUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : OUT std_logic;
	AUD_DACDAT : OUT std_logic;
	clock_50 : IN std_logic;
	key : IN std_logic_vector(3 DOWNTO 0);
	ledr : OUT std_logic_vector(9 DOWNTO 0);
	sw : IN std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	FPGA_I2C_SCLK : OUT std_logic;
	FPGA_I2C_SDAT : INOUT std_logic
	);
END drum_machine;

-- Design Ports Information
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ledr[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- key[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sw[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF drum_machine IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_clock_50 : std_logic;
SIGNAL ww_key : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ledr : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_sw : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \sw[4]~input_o\ : std_logic;
SIGNAL \sw[5]~input_o\ : std_logic;
SIGNAL \sw[6]~input_o\ : std_logic;
SIGNAL \sw[7]~input_o\ : std_logic;
SIGNAL \sw[8]~input_o\ : std_logic;
SIGNAL \clock_50~input_o\ : std_logic;
SIGNAL \clock_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \audio_configuration|Add0~5_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~2\ : std_logic;
SIGNAL \audio_configuration|Add0~25_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~26\ : std_logic;
SIGNAL \audio_configuration|Add0~17_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~18\ : std_logic;
SIGNAL \audio_configuration|Add0~21_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~22\ : std_logic;
SIGNAL \audio_configuration|Add0~13_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~14\ : std_logic;
SIGNAL \audio_configuration|Add0~29_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~30\ : std_logic;
SIGNAL \audio_configuration|Add0~33_sumout\ : std_logic;
SIGNAL \audio_configuration|LessThan1~0_combout\ : std_logic;
SIGNAL \audio_configuration|LessThan0~0_combout\ : std_logic;
SIGNAL \audio_configuration|Add0~6\ : std_logic;
SIGNAL \audio_configuration|Add0~9_sumout\ : std_logic;
SIGNAL \audio_configuration|Add0~10\ : std_logic;
SIGNAL \audio_configuration|Add0~1_sumout\ : std_logic;
SIGNAL \audio_configuration|Equal0~0_combout\ : std_logic;
SIGNAL \audio_configuration|Equal1~0_combout\ : std_logic;
SIGNAL \audio_configuration|clk_en~q\ : std_logic;
SIGNAL \audio_configuration|Equal0~1_combout\ : std_logic;
SIGNAL \audio_configuration|ack_en~q\ : std_logic;
SIGNAL \audio_configuration|current_state.st3~q\ : std_logic;
SIGNAL \audio_configuration|current_state~16_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st3~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|current_state.st5~q\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \key[1]~input_o\ : std_logic;
SIGNAL \key[0]~input_o\ : std_logic;
SIGNAL \audio_configuration|current_state.st7~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|WideNor0~combout\ : std_logic;
SIGNAL \audio_configuration|current_state~25_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st8~q\ : std_logic;
SIGNAL \audio_configuration|current_state~23_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~24_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st0~q\ : std_logic;
SIGNAL \audio_configuration|busy_flag~0_combout\ : std_logic;
SIGNAL \audio_configuration|busy_flag~q\ : std_logic;
SIGNAL \key[3]~input_o\ : std_logic;
SIGNAL \sw[9]~input_o\ : std_logic;
SIGNAL \key[2]~input_o\ : std_logic;
SIGNAL \config_count[0]~0_combout\ : std_logic;
SIGNAL \sw[2]~input_o\ : std_logic;
SIGNAL \sw[3]~input_o\ : std_logic;
SIGNAL \sw[1]~input_o\ : std_logic;
SIGNAL \sw[0]~input_o\ : std_logic;
SIGNAL \config_send_flag~2_combout\ : std_logic;
SIGNAL \config_count[0]~1_combout\ : std_logic;
SIGNAL \config_count[1]~2_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st1~q\ : std_logic;
SIGNAL \audio_configuration|current_state~14_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~19_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st1~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|Selector8~0_combout\ : std_logic;
SIGNAL \audio_configuration|done_flag~q\ : std_logic;
SIGNAL \config_count[2]~3_combout\ : std_logic;
SIGNAL \config_send_flag~1_combout\ : std_logic;
SIGNAL \config_send_flag~0_combout\ : std_logic;
SIGNAL \config_send_flag~3_combout\ : std_logic;
SIGNAL \config_send_flag~q\ : std_logic;
SIGNAL \audio_configuration|current_state~20_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~22_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st6~q\ : std_logic;
SIGNAL \audio_configuration|current_state~18_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st7~q\ : std_logic;
SIGNAL \audio_configuration|sdin~1_combout\ : std_logic;
SIGNAL \audio_configuration|current_state~21_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st4~q\ : std_logic;
SIGNAL \audio_configuration|current_state~17_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st5~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|Selector23~3_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~1_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~1_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~7_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~3_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~5_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~4_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~8_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~9_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~6_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index[2]~0_combout\ : std_logic;
SIGNAL \audio_configuration|Add1~0_combout\ : std_logic;
SIGNAL \audio_configuration|bit_index~5_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~0_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~2_combout\ : std_logic;
SIGNAL \audio_configuration|Selector23~4_combout\ : std_logic;
SIGNAL \audio_configuration|get_ack~q\ : std_logic;
SIGNAL \audio_configuration|current_state~15_combout\ : std_logic;
SIGNAL \audio_configuration|current_state.st2~q\ : std_logic;
SIGNAL \audio_configuration|Selector25~0_combout\ : std_logic;
SIGNAL \config_data~16_combout\ : std_logic;
SIGNAL \process_1~0_combout\ : std_logic;
SIGNAL \process_1~1_combout\ : std_logic;
SIGNAL \config_data~22_combout\ : std_logic;
SIGNAL \process_1~2_combout\ : std_logic;
SIGNAL \config_data~23_combout\ : std_logic;
SIGNAL \process_0~2_combout\ : std_logic;
SIGNAL \config_data~11_combout\ : std_logic;
SIGNAL \config_data~15_combout\ : std_logic;
SIGNAL \config_data~19_combout\ : std_logic;
SIGNAL \config_data~20_combout\ : std_logic;
SIGNAL \config_data~21_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~2_combout\ : std_logic;
SIGNAL \process_1~4_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \config_data~24_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~3_combout\ : std_logic;
SIGNAL \config_data~7_combout\ : std_logic;
SIGNAL \config_data~8_combout\ : std_logic;
SIGNAL \process_0~3_combout\ : std_logic;
SIGNAL \config_data~9_combout\ : std_logic;
SIGNAL \config_data~10_combout\ : std_logic;
SIGNAL \config_data~3_combout\ : std_logic;
SIGNAL \config_data~5_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \config_data~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \config_data~1_combout\ : std_logic;
SIGNAL \config_data~4_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \config_data~0_combout\ : std_logic;
SIGNAL \config_data~6_combout\ : std_logic;
SIGNAL \process_0~4_combout\ : std_logic;
SIGNAL \config_data~13_combout\ : std_logic;
SIGNAL \config_data~14_combout\ : std_logic;
SIGNAL \config_data~12_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~0_combout\ : std_logic;
SIGNAL \config_data~18_combout\ : std_logic;
SIGNAL \process_1~3_combout\ : std_logic;
SIGNAL \config_data~17_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~1_combout\ : std_logic;
SIGNAL \audio_configuration|Mux1~4_combout\ : std_logic;
SIGNAL \audio_configuration|Selector25~1_combout\ : std_logic;
SIGNAL \audio_configuration|sdin~reg0_q\ : std_logic;
SIGNAL \audio_configuration|Selector26~0_combout\ : std_logic;
SIGNAL \audio_configuration|sdin~en_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \audio_data_sender|Add0~33_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~34\ : std_logic;
SIGNAL \audio_data_sender|Add0~5_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~6\ : std_logic;
SIGNAL \audio_data_sender|Add0~9_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~10\ : std_logic;
SIGNAL \audio_data_sender|Add0~17_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~18\ : std_logic;
SIGNAL \audio_data_sender|Add0~13_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~14\ : std_logic;
SIGNAL \audio_data_sender|Add0~29_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~30\ : std_logic;
SIGNAL \audio_data_sender|Add0~25_sumout\ : std_logic;
SIGNAL \audio_data_sender|Add0~26\ : std_logic;
SIGNAL \audio_data_sender|Add0~21_sumout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|Add0~22\ : std_logic;
SIGNAL \audio_data_sender|Add0~1_sumout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|LessThan0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|clk_en~feeder_combout\ : std_logic;
SIGNAL \audio_data_sender|clk_en~q\ : std_logic;
SIGNAL \audio_data_sender|daclr~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|bit_index[0]~3_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|bit_index[1]~1_combout\ : std_logic;
SIGNAL \audio_data_sender|Add1~0_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~4_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[3]~5_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~6_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index[4]~7_combout\ : std_logic;
SIGNAL \audio_data_sender|bit_index~0_combout\ : std_logic;
SIGNAL \audio_data_sender|sending_sample~0_combout\ : std_logic;
SIGNAL \audio_data_sender|sending_sample~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \read_addr~1_combout\ : std_logic;
SIGNAL \read_addr[0]~feeder_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \k1_sig~1_combout\ : std_logic;
SIGNAL \process_0~1_combout\ : std_logic;
SIGNAL \k0_sig~1_combout\ : std_logic;
SIGNAL \read_addr[17]~feeder_combout\ : std_logic;
SIGNAL \read_addr[16]~feeder_combout\ : std_logic;
SIGNAL \read_addr~9_combout\ : std_logic;
SIGNAL \read_addr[14]~feeder_combout\ : std_logic;
SIGNAL \k0_sig~0_combout\ : std_logic;
SIGNAL \read_addr[12]~feeder_combout\ : std_logic;
SIGNAL \read_addr~11_combout\ : std_logic;
SIGNAL \read_addr[10]~feeder_combout\ : std_logic;
SIGNAL \read_addr[8]~feeder_combout\ : std_logic;
SIGNAL \read_addr[7]~feeder_combout\ : std_logic;
SIGNAL \read_addr~10_combout\ : std_logic;
SIGNAL \read_addr[6]~feeder_combout\ : std_logic;
SIGNAL \read_addr[5]~feeder_combout\ : std_logic;
SIGNAL \read_addr[4]~feeder_combout\ : std_logic;
SIGNAL \read_addr[3]~feeder_combout\ : std_logic;
SIGNAL \read_addr[2]~feeder_combout\ : std_logic;
SIGNAL \read_addr[1]~feeder_combout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \k2_sig~1_combout\ : std_logic;
SIGNAL \k2_sig~2_combout\ : std_logic;
SIGNAL \LessThan2~3_combout\ : std_logic;
SIGNAL \LessThan2~1_combout\ : std_logic;
SIGNAL \LessThan2~0_combout\ : std_logic;
SIGNAL \LessThan2~2_combout\ : std_logic;
SIGNAL \LessThan2~4_combout\ : std_logic;
SIGNAL \k2_sig~0_combout\ : std_logic;
SIGNAL \k2_sig~3_combout\ : std_logic;
SIGNAL \k2_sig~q\ : std_logic;
SIGNAL \audio_data_sender|daclr~q\ : std_logic;
SIGNAL \DISP5~2_combout\ : std_logic;
SIGNAL \k3_sig~3_combout\ : std_logic;
SIGNAL \LessThan3~2_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \k3_sig~2_combout\ : std_logic;
SIGNAL \k3_sig~1_combout\ : std_logic;
SIGNAL \k3_sig~4_combout\ : std_logic;
SIGNAL \k3_sig~q\ : std_logic;
SIGNAL \process_0~5_combout\ : std_logic;
SIGNAL \DISP0~2_combout\ : std_logic;
SIGNAL \read_addr[2]~8_combout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \read_addr[2]~0_combout\ : std_logic;
SIGNAL \k0_sig~2_combout\ : std_logic;
SIGNAL \k0_sig~q\ : std_logic;
SIGNAL \k1_sig~0_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \k1_sig~2_combout\ : std_logic;
SIGNAL \k1_sig~q\ : std_logic;
SIGNAL \read_addr[2]~5_combout\ : std_logic;
SIGNAL \read_addr[2]~4_combout\ : std_logic;
SIGNAL \read_addr[2]~6_combout\ : std_logic;
SIGNAL \read_addr[2]~3_combout\ : std_logic;
SIGNAL \LessThan3~3_combout\ : std_logic;
SIGNAL \read_addr[2]~2_combout\ : std_logic;
SIGNAL \read_addr[2]~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \aud_mono~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \aud_mono~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \aud_mono~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \aud_mono~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \aud_mono~10_combout\ : std_logic;
SIGNAL \k3_sig~0_combout\ : std_logic;
SIGNAL \aud_mono[11]~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \aud_mono~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \aud_mono~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \aud_mono~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \aud_mono~12_combout\ : std_logic;
SIGNAL \aud_mono~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \aud_mono~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \aud_mono~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \aud_mono~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \aud_mono~1_combout\ : std_logic;
SIGNAL \aud_mono~4_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \aud_mono~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \aud_mono~18_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \aud_mono~19_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \aud_mono~16_combout\ : std_logic;
SIGNAL \aud_mono~20_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \aud_mono~21_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \aud_mono~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \aud_mono~24_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \aud_mono~22_combout\ : std_logic;
SIGNAL \aud_mono~25_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \aud_mono~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \aud_mono~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \aud_mono~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \aud_mono~27_combout\ : std_logic;
SIGNAL \aud_mono~30_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \aud_mono~32_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \aud_mono~33_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \aud_mono~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \aud_mono~34_combout\ : std_logic;
SIGNAL \aud_mono~35_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \aud_mono~37_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \aud_mono~36_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \aud_mono~38_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \aud_mono~39_combout\ : std_logic;
SIGNAL \aud_mono~40_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \aud_mono~47_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \aud_mono~48_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \aud_mono~49_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \aud_mono~46_combout\ : std_logic;
SIGNAL \aud_mono~50_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \aud_mono~44_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \aud_mono~42_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \aud_mono~41_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \aud_mono~43_combout\ : std_logic;
SIGNAL \aud_mono~45_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \aud_mono~53_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \aud_mono~51_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \aud_mono~52_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \aud_mono~54_combout\ : std_logic;
SIGNAL \aud_mono~55_combout\ : std_logic;
SIGNAL \audio_data_sender|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \aud_mono~56_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \aud_mono~57_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \aud_mono~59_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \aud_mono~58_combout\ : std_logic;
SIGNAL \aud_mono~60_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \aud_mono~61_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \aud_mono~64_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \aud_mono~62_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \aud_mono~63_combout\ : std_logic;
SIGNAL \aud_mono~65_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \aud_mono~71_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \aud_mono~73_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \aud_mono~74_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \aud_mono~72_combout\ : std_logic;
SIGNAL \aud_mono~75_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \aud_mono~77_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \aud_mono~76_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \aud_mono~79_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \aud_mono~78_combout\ : std_logic;
SIGNAL \aud_mono~80_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \aud_mono~68_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \aud_mono~67_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \aud_mono~66_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \aud_mono~69_combout\ : std_logic;
SIGNAL \aud_mono~70_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~3_combout\ : std_logic;
SIGNAL \audio_data_sender|Mux0~4_combout\ : std_logic;
SIGNAL \audio_data_sender|dacdat~0_combout\ : std_logic;
SIGNAL \audio_data_sender|dacdat~q\ : std_logic;
SIGNAL \DISP0~0_combout\ : std_logic;
SIGNAL \DISP0~1_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP0|Mux1~0_combout\ : std_logic;
SIGNAL \DISP1~2_combout\ : std_logic;
SIGNAL \DISP1~1_combout\ : std_logic;
SIGNAL \DISP1[3]~4_combout\ : std_logic;
SIGNAL \DISP1~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP1|Mux0~0_combout\ : std_logic;
SIGNAL \DISP2~2_combout\ : std_logic;
SIGNAL \DISP2~4_combout\ : std_logic;
SIGNAL \DISP2~1_combout\ : std_logic;
SIGNAL \DISP2~3_combout\ : std_logic;
SIGNAL \DISP2~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP2|Mux0~0_combout\ : std_logic;
SIGNAL \DISP3~0_combout\ : std_logic;
SIGNAL \DISP3~3_combout\ : std_logic;
SIGNAL \DISP3~4_combout\ : std_logic;
SIGNAL \DISP3~2_combout\ : std_logic;
SIGNAL \DISP3~1_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP3|Mux0~0_combout\ : std_logic;
SIGNAL \DISP4~1_combout\ : std_logic;
SIGNAL \DISP4[4]~feeder_combout\ : std_logic;
SIGNAL \DISP4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \DISP4[0]~3_combout\ : std_logic;
SIGNAL \DISP4~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP4|Mux0~0_combout\ : std_logic;
SIGNAL \DISP5~0_combout\ : std_logic;
SIGNAL \DISP5~1_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux6~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux4~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux3~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux1~0_combout\ : std_logic;
SIGNAL \HEXDISP5|Mux0~0_combout\ : std_logic;
SIGNAL \audio_configuration|LessThan1~1_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_int~q\ : std_logic;
SIGNAL \audio_configuration|sclk_en~0_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_en~1_combout\ : std_logic;
SIGNAL \audio_configuration|sclk_en~q\ : std_logic;
SIGNAL \audio_configuration|sclk~0_combout\ : std_logic;
SIGNAL \audio_configuration|sclk~q\ : std_logic;
SIGNAL DISP0 : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_data_sender|sampling_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL config_data : std_logic_vector(15 DOWNTO 0);
SIGNAL \audio_data_sender|bit_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL aud_mono : std_logic_vector(31 DOWNTO 0);
SIGNAL \audio_configuration|clk_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL DISP1 : std_logic_vector(4 DOWNTO 0);
SIGNAL read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL DISP2 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP3 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP4 : std_logic_vector(4 DOWNTO 0);
SIGNAL DISP5 : std_logic_vector(4 DOWNTO 0);
SIGNAL config_count : std_logic_vector(2 DOWNTO 0);
SIGNAL \audio_data_sender|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \audio_configuration|bit_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_clk_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_aud_mono : std_logic_vector(19 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_sampling_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL ALT_INV_DISP1 : std_logic_vector(4 DOWNTO 0);
SIGNAL \HEXDISP0|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \HEXDISP0|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \HEXDISP0|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL ALT_INV_DISP0 : std_logic_vector(4 DOWNTO 1);
SIGNAL \audio_data_sender|ALT_INV_dacdat~q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_daclr~q\ : std_logic;
SIGNAL ALT_INV_read_addr : std_logic_vector(17 DOWNTO 0);
SIGNAL ALT_INV_config_data : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_ack_en~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st2~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_clk_en~q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~4_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_int~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_en~q\ : std_logic;
SIGNAL \ALT_INV_DISP1~1_combout\ : std_logic;
SIGNAL \ALT_INV_DISP0~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_data_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \audio_data_sender|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_sending_sample~q\ : std_logic;
SIGNAL ALT_INV_DISP5 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP4 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP3 : std_logic_vector(4 DOWNTO 0);
SIGNAL ALT_INV_DISP2 : std_logic_vector(4 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_bit_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_current_state~23_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st8~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state~20_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sdin~1_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_get_ack~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state~14_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~79_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~78_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~77_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~76_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~74_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~73_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~72_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~71_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~69_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~68_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~67_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~66_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~64_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~63_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~62_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~61_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~59_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~58_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~57_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~56_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~54_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~53_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~52_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~51_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~49_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~48_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~47_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~46_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~44_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~43_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~42_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~41_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~39_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~38_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~37_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~36_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~34_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~33_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~32_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~31_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~29_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~28_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~27_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~26_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~24_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~23_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~22_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~21_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~19_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~18_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~17_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~16_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~14_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~13_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~12_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~11_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~9_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~8_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~7_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~6_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~q\ : std_logic;
SIGNAL \ALT_INV_k1_sig~q\ : std_logic;
SIGNAL \ALT_INV_k2_sig~q\ : std_logic;
SIGNAL \ALT_INV_k3_sig~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_aud_mono~3_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~2_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~1_combout\ : std_logic;
SIGNAL \ALT_INV_aud_mono~0_combout\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index~6_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_sclk_en~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st0~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st6~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st4~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st1~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_WideNor0~combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st7~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st5~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st3~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~7_combout\ : std_logic;
SIGNAL \ALT_INV_config_count[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~10_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~9_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~6_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~5_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~22_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~19_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~16_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~13_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~2_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~11_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~9_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~8_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~7_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~5_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~4_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_config_data~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~2_combout\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~1_combout\ : std_logic;
SIGNAL ALT_INV_config_count : std_logic_vector(2 DOWNTO 0);
SIGNAL \audio_configuration|ALT_INV_done_flag~q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_busy_flag~q\ : std_logic;
SIGNAL \ALT_INV_config_send_flag~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_read_addr[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_k0_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_k1_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_k1_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~2_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_k2_sig~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~3_combout\ : std_logic;
SIGNAL \ALT_INV_DISP5~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~2_combout\ : std_logic;
SIGNAL \ALT_INV_k3_sig~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_DISP4[4]~DUPLICATE_q\ : std_logic;
SIGNAL \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_sw[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_sw[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_key[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index~9_combout\ : std_logic;
SIGNAL \audio_configuration|ALT_INV_bit_index~8_combout\ : std_logic;

BEGIN

AUD_BCLK <= ww_AUD_BCLK;
AUD_XCK <= ww_AUD_XCK;
AUD_ADCLRCK <= ww_AUD_ADCLRCK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACLRCK <= ww_AUD_DACLRCK;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_clock_50 <= clock_50;
ww_key <= key;
ledr <= ww_ledr;
ww_sw <= sw;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \~GND~combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (read_addr(12) & read_addr(11) & read_addr(10) & read_addr(9) & read_addr(8) & read_addr(7) & read_addr(6) & read_addr(5) & read_addr(4) & read_addr(3) & 
read_addr(2) & read_addr(1) & read_addr(0));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clock_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\audio_configuration|ALT_INV_clk_counter\(2) <= NOT \audio_configuration|clk_counter\(2);
ALT_INV_aud_mono(12) <= NOT aud_mono(12);
ALT_INV_aud_mono(10) <= NOT aud_mono(10);
ALT_INV_aud_mono(19) <= NOT aud_mono(19);
ALT_INV_aud_mono(0) <= NOT aud_mono(0);
\audio_data_sender|ALT_INV_sampling_counter\(5) <= NOT \audio_data_sender|sampling_counter\(5);
\audio_data_sender|ALT_INV_sampling_counter\(6) <= NOT \audio_data_sender|sampling_counter\(6);
\audio_data_sender|ALT_INV_sampling_counter\(7) <= NOT \audio_data_sender|sampling_counter\(7);
\audio_data_sender|ALT_INV_sampling_counter\(3) <= NOT \audio_data_sender|sampling_counter\(3);
\audio_data_sender|ALT_INV_sampling_counter\(4) <= NOT \audio_data_sender|sampling_counter\(4);
\audio_data_sender|ALT_INV_sampling_counter\(2) <= NOT \audio_data_sender|sampling_counter\(2);
\audio_data_sender|ALT_INV_sampling_counter\(1) <= NOT \audio_data_sender|sampling_counter\(1);
\audio_data_sender|ALT_INV_sampling_counter\(8) <= NOT \audio_data_sender|sampling_counter\(8);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\;
\audio_configuration|ALT_INV_clk_counter\(8) <= NOT \audio_configuration|clk_counter\(8);
\audio_configuration|ALT_INV_clk_counter\(7) <= NOT \audio_configuration|clk_counter\(7);
\audio_configuration|ALT_INV_clk_counter\(3) <= NOT \audio_configuration|clk_counter\(3);
\audio_configuration|ALT_INV_clk_counter\(5) <= NOT \audio_configuration|clk_counter\(5);
\audio_configuration|ALT_INV_clk_counter\(4) <= NOT \audio_configuration|clk_counter\(4);
\audio_configuration|ALT_INV_clk_counter\(6) <= NOT \audio_configuration|clk_counter\(6);
\audio_configuration|ALT_INV_clk_counter\(1) <= NOT \audio_configuration|clk_counter\(1);
\audio_configuration|ALT_INV_clk_counter\(0) <= NOT \audio_configuration|clk_counter\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\;
ALT_INV_DISP1(4) <= NOT DISP1(4);
ALT_INV_DISP1(3) <= NOT DISP1(3);
ALT_INV_DISP1(1) <= NOT DISP1(1);
ALT_INV_DISP1(0) <= NOT DISP1(0);
ALT_INV_DISP1(2) <= NOT DISP1(2);
\HEXDISP0|ALT_INV_Mux2~0_combout\ <= NOT \HEXDISP0|Mux2~0_combout\;
\HEXDISP0|ALT_INV_Mux5~0_combout\ <= NOT \HEXDISP0|Mux5~0_combout\;
\HEXDISP0|ALT_INV_Mux6~0_combout\ <= NOT \HEXDISP0|Mux6~0_combout\;
ALT_INV_DISP0(4) <= NOT DISP0(4);
ALT_INV_DISP0(1) <= NOT DISP0(1);
ALT_INV_DISP0(3) <= NOT DISP0(3);
\audio_data_sender|ALT_INV_dacdat~q\ <= NOT \audio_data_sender|dacdat~q\;
\audio_data_sender|ALT_INV_daclr~q\ <= NOT \audio_data_sender|daclr~q\;
\audio_data_sender|ALT_INV_sampling_counter\(0) <= NOT \audio_data_sender|sampling_counter\(0);
ALT_INV_read_addr(17) <= NOT read_addr(17);
ALT_INV_read_addr(16) <= NOT read_addr(16);
ALT_INV_read_addr(15) <= NOT read_addr(15);
ALT_INV_read_addr(14) <= NOT read_addr(14);
ALT_INV_read_addr(13) <= NOT read_addr(13);
ALT_INV_read_addr(12) <= NOT read_addr(12);
ALT_INV_read_addr(11) <= NOT read_addr(11);
ALT_INV_read_addr(10) <= NOT read_addr(10);
ALT_INV_read_addr(9) <= NOT read_addr(9);
ALT_INV_read_addr(8) <= NOT read_addr(8);
ALT_INV_read_addr(7) <= NOT read_addr(7);
ALT_INV_read_addr(6) <= NOT read_addr(6);
ALT_INV_read_addr(5) <= NOT read_addr(5);
ALT_INV_read_addr(4) <= NOT read_addr(4);
ALT_INV_read_addr(3) <= NOT read_addr(3);
ALT_INV_read_addr(2) <= NOT read_addr(2);
ALT_INV_read_addr(1) <= NOT read_addr(1);
ALT_INV_read_addr(0) <= NOT read_addr(0);
ALT_INV_config_data(12) <= NOT config_data(12);
ALT_INV_config_data(11) <= NOT config_data(11);
ALT_INV_config_data(9) <= NOT config_data(9);
ALT_INV_config_data(4) <= NOT config_data(4);
ALT_INV_config_data(7) <= NOT config_data(7);
ALT_INV_config_data(2) <= NOT config_data(2);
ALT_INV_config_data(0) <= NOT config_data(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\;
\audio_configuration|ALT_INV_ack_en~q\ <= NOT \audio_configuration|ack_en~q\;
\audio_configuration|ALT_INV_current_state.st2~q\ <= NOT \audio_configuration|current_state.st2~q\;
\audio_configuration|ALT_INV_clk_en~q\ <= NOT \audio_configuration|clk_en~q\;
\audio_data_sender|ALT_INV_bit_index~4_combout\ <= NOT \audio_data_sender|bit_index~4_combout\;
\audio_data_sender|ALT_INV_Add1~0_combout\ <= NOT \audio_data_sender|Add1~0_combout\;
\audio_data_sender|ALT_INV_bit_index~0_combout\ <= NOT \audio_data_sender|bit_index~0_combout\;
\audio_data_sender|ALT_INV_bit_index\(4) <= NOT \audio_data_sender|bit_index\(4);
\audio_data_sender|ALT_INV_LessThan0~2_combout\ <= NOT \audio_data_sender|LessThan0~2_combout\;
\audio_data_sender|ALT_INV_LessThan0~1_combout\ <= NOT \audio_data_sender|LessThan0~1_combout\;
\audio_data_sender|ALT_INV_LessThan0~0_combout\ <= NOT \audio_data_sender|LessThan0~0_combout\;
\audio_configuration|ALT_INV_sclk_int~q\ <= NOT \audio_configuration|sclk_int~q\;
\audio_configuration|ALT_INV_sclk_en~q\ <= NOT \audio_configuration|sclk_en~q\;
\ALT_INV_DISP1~1_combout\ <= NOT \DISP1~1_combout\;
\ALT_INV_DISP0~2_combout\ <= NOT \DISP0~2_combout\;
\ALT_INV_k3_sig~0_combout\ <= NOT \k3_sig~0_combout\;
\ALT_INV_process_0~0_combout\ <= NOT \process_0~0_combout\;
\audio_data_sender|ALT_INV_Mux0~4_combout\ <= NOT \audio_data_sender|Mux0~4_combout\;
\audio_data_sender|ALT_INV_bit_index\(3) <= NOT \audio_data_sender|bit_index\(3);
\audio_data_sender|ALT_INV_bit_index\(0) <= NOT \audio_data_sender|bit_index\(0);
\audio_data_sender|ALT_INV_Mux0~3_combout\ <= NOT \audio_data_sender|Mux0~3_combout\;
\audio_data_sender|ALT_INV_data_out\(15) <= NOT \audio_data_sender|data_out\(15);
\audio_data_sender|ALT_INV_data_out\(13) <= NOT \audio_data_sender|data_out\(13);
\audio_data_sender|ALT_INV_data_out\(11) <= NOT \audio_data_sender|data_out\(11);
\audio_data_sender|ALT_INV_data_out\(25) <= NOT \audio_data_sender|data_out\(25);
\audio_data_sender|ALT_INV_Mux0~2_combout\ <= NOT \audio_data_sender|Mux0~2_combout\;
\audio_data_sender|ALT_INV_data_out\(14) <= NOT \audio_data_sender|data_out\(14);
\audio_data_sender|ALT_INV_data_out\(12) <= NOT \audio_data_sender|data_out\(12);
\audio_data_sender|ALT_INV_data_out\(10) <= NOT \audio_data_sender|data_out\(10);
\audio_data_sender|ALT_INV_data_out\(24) <= NOT \audio_data_sender|data_out\(24);
\audio_data_sender|ALT_INV_Mux0~1_combout\ <= NOT \audio_data_sender|Mux0~1_combout\;
\audio_data_sender|ALT_INV_data_out\(23) <= NOT \audio_data_sender|data_out\(23);
\audio_data_sender|ALT_INV_data_out\(21) <= NOT \audio_data_sender|data_out\(21);
\audio_data_sender|ALT_INV_data_out\(19) <= NOT \audio_data_sender|data_out\(19);
\audio_data_sender|ALT_INV_data_out\(17) <= NOT \audio_data_sender|data_out\(17);
\audio_data_sender|ALT_INV_Mux0~0_combout\ <= NOT \audio_data_sender|Mux0~0_combout\;
\audio_data_sender|ALT_INV_bit_index\(2) <= NOT \audio_data_sender|bit_index\(2);
\audio_data_sender|ALT_INV_bit_index\(1) <= NOT \audio_data_sender|bit_index\(1);
\audio_data_sender|ALT_INV_data_out\(22) <= NOT \audio_data_sender|data_out\(22);
\audio_data_sender|ALT_INV_data_out\(20) <= NOT \audio_data_sender|data_out\(20);
\audio_data_sender|ALT_INV_data_out\(18) <= NOT \audio_data_sender|data_out\(18);
\audio_data_sender|ALT_INV_data_out\(0) <= NOT \audio_data_sender|data_out\(0);
\audio_data_sender|ALT_INV_sending_sample~q\ <= NOT \audio_data_sender|sending_sample~q\;
ALT_INV_DISP5(4) <= NOT DISP5(4);
ALT_INV_DISP5(0) <= NOT DISP5(0);
ALT_INV_DISP5(2) <= NOT DISP5(2);
ALT_INV_DISP4(4) <= NOT DISP4(4);
ALT_INV_DISP4(3) <= NOT DISP4(3);
ALT_INV_DISP4(1) <= NOT DISP4(1);
ALT_INV_DISP4(0) <= NOT DISP4(0);
ALT_INV_DISP4(2) <= NOT DISP4(2);
ALT_INV_DISP3(4) <= NOT DISP3(4);
ALT_INV_DISP3(3) <= NOT DISP3(3);
ALT_INV_DISP3(1) <= NOT DISP3(1);
ALT_INV_DISP3(0) <= NOT DISP3(0);
ALT_INV_DISP3(2) <= NOT DISP3(2);
ALT_INV_DISP2(4) <= NOT DISP2(4);
ALT_INV_DISP2(3) <= NOT DISP2(3);
ALT_INV_DISP2(1) <= NOT DISP2(1);
ALT_INV_DISP2(0) <= NOT DISP2(0);
ALT_INV_DISP2(2) <= NOT DISP2(2);
\audio_configuration|ALT_INV_bit_index\(0) <= NOT \audio_configuration|bit_index\(0);
ALT_INV_config_data(3) <= NOT config_data(3);
ALT_INV_config_data(1) <= NOT config_data(1);
\audio_configuration|ALT_INV_current_state~23_combout\ <= NOT \audio_configuration|current_state~23_combout\;
\audio_configuration|ALT_INV_current_state.st8~q\ <= NOT \audio_configuration|current_state.st8~q\;
\audio_configuration|ALT_INV_current_state~20_combout\ <= NOT \audio_configuration|current_state~20_combout\;
\audio_configuration|ALT_INV_sdin~1_combout\ <= NOT \audio_configuration|sdin~1_combout\;
\ALT_INV_config_send_flag~q\ <= NOT \config_send_flag~q\;
\audio_configuration|ALT_INV_get_ack~q\ <= NOT \audio_configuration|get_ack~q\;
\audio_configuration|ALT_INV_current_state~14_combout\ <= NOT \audio_configuration|current_state~14_combout\;
\audio_configuration|ALT_INV_Equal0~0_combout\ <= NOT \audio_configuration|Equal0~0_combout\;
\ALT_INV_aud_mono~79_combout\ <= NOT \aud_mono~79_combout\;
\ALT_INV_aud_mono~78_combout\ <= NOT \aud_mono~78_combout\;
\ALT_INV_aud_mono~77_combout\ <= NOT \aud_mono~77_combout\;
\ALT_INV_aud_mono~76_combout\ <= NOT \aud_mono~76_combout\;
\ALT_INV_aud_mono~74_combout\ <= NOT \aud_mono~74_combout\;
\ALT_INV_aud_mono~73_combout\ <= NOT \aud_mono~73_combout\;
\ALT_INV_aud_mono~72_combout\ <= NOT \aud_mono~72_combout\;
\ALT_INV_aud_mono~71_combout\ <= NOT \aud_mono~71_combout\;
\ALT_INV_aud_mono~69_combout\ <= NOT \aud_mono~69_combout\;
\ALT_INV_aud_mono~68_combout\ <= NOT \aud_mono~68_combout\;
\ALT_INV_aud_mono~67_combout\ <= NOT \aud_mono~67_combout\;
\ALT_INV_aud_mono~66_combout\ <= NOT \aud_mono~66_combout\;
\ALT_INV_aud_mono~64_combout\ <= NOT \aud_mono~64_combout\;
\ALT_INV_aud_mono~63_combout\ <= NOT \aud_mono~63_combout\;
\ALT_INV_aud_mono~62_combout\ <= NOT \aud_mono~62_combout\;
\ALT_INV_aud_mono~61_combout\ <= NOT \aud_mono~61_combout\;
\ALT_INV_aud_mono~59_combout\ <= NOT \aud_mono~59_combout\;
\ALT_INV_aud_mono~58_combout\ <= NOT \aud_mono~58_combout\;
\ALT_INV_aud_mono~57_combout\ <= NOT \aud_mono~57_combout\;
\ALT_INV_aud_mono~56_combout\ <= NOT \aud_mono~56_combout\;
\ALT_INV_aud_mono~54_combout\ <= NOT \aud_mono~54_combout\;
\ALT_INV_aud_mono~53_combout\ <= NOT \aud_mono~53_combout\;
\ALT_INV_aud_mono~52_combout\ <= NOT \aud_mono~52_combout\;
\ALT_INV_aud_mono~51_combout\ <= NOT \aud_mono~51_combout\;
\ALT_INV_aud_mono~49_combout\ <= NOT \aud_mono~49_combout\;
\ALT_INV_aud_mono~48_combout\ <= NOT \aud_mono~48_combout\;
\ALT_INV_aud_mono~47_combout\ <= NOT \aud_mono~47_combout\;
\ALT_INV_aud_mono~46_combout\ <= NOT \aud_mono~46_combout\;
\ALT_INV_aud_mono~44_combout\ <= NOT \aud_mono~44_combout\;
\ALT_INV_aud_mono~43_combout\ <= NOT \aud_mono~43_combout\;
\ALT_INV_aud_mono~42_combout\ <= NOT \aud_mono~42_combout\;
\ALT_INV_aud_mono~41_combout\ <= NOT \aud_mono~41_combout\;
\ALT_INV_aud_mono~39_combout\ <= NOT \aud_mono~39_combout\;
\ALT_INV_aud_mono~38_combout\ <= NOT \aud_mono~38_combout\;
\ALT_INV_aud_mono~37_combout\ <= NOT \aud_mono~37_combout\;
\ALT_INV_aud_mono~36_combout\ <= NOT \aud_mono~36_combout\;
\ALT_INV_aud_mono~34_combout\ <= NOT \aud_mono~34_combout\;
\ALT_INV_aud_mono~33_combout\ <= NOT \aud_mono~33_combout\;
\ALT_INV_aud_mono~32_combout\ <= NOT \aud_mono~32_combout\;
\ALT_INV_aud_mono~31_combout\ <= NOT \aud_mono~31_combout\;
\ALT_INV_aud_mono~29_combout\ <= NOT \aud_mono~29_combout\;
\ALT_INV_aud_mono~28_combout\ <= NOT \aud_mono~28_combout\;
\ALT_INV_aud_mono~27_combout\ <= NOT \aud_mono~27_combout\;
\ALT_INV_aud_mono~26_combout\ <= NOT \aud_mono~26_combout\;
\ALT_INV_aud_mono~24_combout\ <= NOT \aud_mono~24_combout\;
\ALT_INV_aud_mono~23_combout\ <= NOT \aud_mono~23_combout\;
\ALT_INV_aud_mono~22_combout\ <= NOT \aud_mono~22_combout\;
\ALT_INV_aud_mono~21_combout\ <= NOT \aud_mono~21_combout\;
\ALT_INV_aud_mono~19_combout\ <= NOT \aud_mono~19_combout\;
\ALT_INV_aud_mono~18_combout\ <= NOT \aud_mono~18_combout\;
\ALT_INV_aud_mono~17_combout\ <= NOT \aud_mono~17_combout\;
\ALT_INV_aud_mono~16_combout\ <= NOT \aud_mono~16_combout\;
\ALT_INV_aud_mono~14_combout\ <= NOT \aud_mono~14_combout\;
\ALT_INV_aud_mono~13_combout\ <= NOT \aud_mono~13_combout\;
\ALT_INV_aud_mono~12_combout\ <= NOT \aud_mono~12_combout\;
\ALT_INV_aud_mono~11_combout\ <= NOT \aud_mono~11_combout\;
\ALT_INV_aud_mono~9_combout\ <= NOT \aud_mono~9_combout\;
\ALT_INV_aud_mono~8_combout\ <= NOT \aud_mono~8_combout\;
\ALT_INV_aud_mono~7_combout\ <= NOT \aud_mono~7_combout\;
\ALT_INV_aud_mono~6_combout\ <= NOT \aud_mono~6_combout\;
\ALT_INV_k0_sig~q\ <= NOT \k0_sig~q\;
\ALT_INV_k1_sig~q\ <= NOT \k1_sig~q\;
\ALT_INV_k2_sig~q\ <= NOT \k2_sig~q\;
\ALT_INV_k3_sig~q\ <= NOT \k3_sig~q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2);
\ALT_INV_aud_mono~3_combout\ <= NOT \aud_mono~3_combout\;
\ALT_INV_aud_mono~2_combout\ <= NOT \aud_mono~2_combout\;
\ALT_INV_aud_mono~1_combout\ <= NOT \aud_mono~1_combout\;
\ALT_INV_aud_mono~0_combout\ <= NOT \aud_mono~0_combout\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0);
\audio_data_sender|ALT_INV_bit_index~6_combout\ <= NOT \audio_data_sender|bit_index~6_combout\;
\audio_configuration|ALT_INV_LessThan1~0_combout\ <= NOT \audio_configuration|LessThan1~0_combout\;
\audio_configuration|ALT_INV_sclk_en~0_combout\ <= NOT \audio_configuration|sclk_en~0_combout\;
\audio_configuration|ALT_INV_current_state.st0~q\ <= NOT \audio_configuration|current_state.st0~q\;
\audio_configuration|ALT_INV_current_state.st6~q\ <= NOT \audio_configuration|current_state.st6~q\;
\audio_configuration|ALT_INV_current_state.st4~q\ <= NOT \audio_configuration|current_state.st4~q\;
\audio_configuration|ALT_INV_current_state.st1~q\ <= NOT \audio_configuration|current_state.st1~q\;
\audio_configuration|ALT_INV_WideNor0~combout\ <= NOT \audio_configuration|WideNor0~combout\;
\audio_configuration|ALT_INV_current_state.st7~q\ <= NOT \audio_configuration|current_state.st7~q\;
\audio_configuration|ALT_INV_current_state.st5~q\ <= NOT \audio_configuration|current_state.st5~q\;
\audio_configuration|ALT_INV_current_state.st3~q\ <= NOT \audio_configuration|current_state.st3~q\;
\audio_configuration|ALT_INV_bit_index[2]~7_combout\ <= NOT \audio_configuration|bit_index[2]~7_combout\;
\ALT_INV_config_count[0]~0_combout\ <= NOT \config_count[0]~0_combout\;
\ALT_INV_read_addr~10_combout\ <= NOT \read_addr~10_combout\;
\ALT_INV_read_addr~9_combout\ <= NOT \read_addr~9_combout\;
\ALT_INV_process_0~5_combout\ <= NOT \process_0~5_combout\;
\ALT_INV_read_addr[2]~6_combout\ <= NOT \read_addr[2]~6_combout\;
\ALT_INV_read_addr[2]~5_combout\ <= NOT \read_addr[2]~5_combout\;
\ALT_INV_read_addr[2]~4_combout\ <= NOT \read_addr[2]~4_combout\;
\ALT_INV_read_addr[2]~3_combout\ <= NOT \read_addr[2]~3_combout\;
\ALT_INV_LessThan3~3_combout\ <= NOT \LessThan3~3_combout\;
\ALT_INV_read_addr[2]~2_combout\ <= NOT \read_addr[2]~2_combout\;
\ALT_INV_read_addr~1_combout\ <= NOT \read_addr~1_combout\;
\audio_configuration|ALT_INV_Add1~0_combout\ <= NOT \audio_configuration|Add1~0_combout\;
\ALT_INV_process_1~4_combout\ <= NOT \process_1~4_combout\;
\ALT_INV_config_data~22_combout\ <= NOT \config_data~22_combout\;
\ALT_INV_config_data~19_combout\ <= NOT \config_data~19_combout\;
\ALT_INV_config_data~16_combout\ <= NOT \config_data~16_combout\;
\ALT_INV_process_1~3_combout\ <= NOT \process_1~3_combout\;
\audio_configuration|ALT_INV_Mux1~5_combout\ <= NOT \audio_configuration|Mux1~5_combout\;
\audio_configuration|ALT_INV_bit_index[2]~2_combout\ <= NOT \audio_configuration|bit_index[2]~2_combout\;
\audio_configuration|ALT_INV_bit_index[2]~0_combout\ <= NOT \audio_configuration|bit_index[2]~0_combout\;
\ALT_INV_config_data~13_combout\ <= NOT \config_data~13_combout\;
\ALT_INV_process_1~2_combout\ <= NOT \process_1~2_combout\;
\ALT_INV_process_1~1_combout\ <= NOT \process_1~1_combout\;
\ALT_INV_process_0~4_combout\ <= NOT \process_0~4_combout\;
\ALT_INV_config_data~11_combout\ <= NOT \config_data~11_combout\;
\ALT_INV_config_data~9_combout\ <= NOT \config_data~9_combout\;
\ALT_INV_config_data~8_combout\ <= NOT \config_data~8_combout\;
\ALT_INV_config_data~7_combout\ <= NOT \config_data~7_combout\;
\ALT_INV_process_0~3_combout\ <= NOT \process_0~3_combout\;
\ALT_INV_process_1~0_combout\ <= NOT \process_1~0_combout\;
\ALT_INV_process_0~2_combout\ <= NOT \process_0~2_combout\;
\ALT_INV_config_data~5_combout\ <= NOT \config_data~5_combout\;
\ALT_INV_config_data~4_combout\ <= NOT \config_data~4_combout\;
\ALT_INV_config_data~3_combout\ <= NOT \config_data~3_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_config_data~2_combout\ <= NOT \config_data~2_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_config_data~1_combout\ <= NOT \config_data~1_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_config_data~0_combout\ <= NOT \config_data~0_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_config_send_flag~2_combout\ <= NOT \config_send_flag~2_combout\;
\ALT_INV_config_send_flag~1_combout\ <= NOT \config_send_flag~1_combout\;
ALT_INV_config_count(2) <= NOT config_count(2);
ALT_INV_config_count(1) <= NOT config_count(1);
ALT_INV_config_count(0) <= NOT config_count(0);
\audio_configuration|ALT_INV_done_flag~q\ <= NOT \audio_configuration|done_flag~q\;
\audio_configuration|ALT_INV_busy_flag~q\ <= NOT \audio_configuration|busy_flag~q\;
\ALT_INV_config_send_flag~0_combout\ <= NOT \config_send_flag~0_combout\;
\audio_configuration|ALT_INV_Selector23~3_combout\ <= NOT \audio_configuration|Selector23~3_combout\;
\audio_configuration|ALT_INV_Selector23~2_combout\ <= NOT \audio_configuration|Selector23~2_combout\;
\audio_configuration|ALT_INV_Selector23~1_combout\ <= NOT \audio_configuration|Selector23~1_combout\;
\audio_configuration|ALT_INV_Selector23~0_combout\ <= NOT \audio_configuration|Selector23~0_combout\;
\ALT_INV_k0_sig~1_combout\ <= NOT \k0_sig~1_combout\;
\ALT_INV_read_addr[2]~0_combout\ <= NOT \read_addr[2]~0_combout\;
\ALT_INV_LessThan0~3_combout\ <= NOT \LessThan0~3_combout\;
\ALT_INV_LessThan0~2_combout\ <= NOT \LessThan0~2_combout\;
\ALT_INV_LessThan0~1_combout\ <= NOT \LessThan0~1_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_k0_sig~0_combout\ <= NOT \k0_sig~0_combout\;
\ALT_INV_k1_sig~1_combout\ <= NOT \k1_sig~1_combout\;
\ALT_INV_k1_sig~0_combout\ <= NOT \k1_sig~0_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_process_0~1_combout\ <= NOT \process_0~1_combout\;
\ALT_INV_k2_sig~2_combout\ <= NOT \k2_sig~2_combout\;
\ALT_INV_k2_sig~1_combout\ <= NOT \k2_sig~1_combout\;
\ALT_INV_k2_sig~0_combout\ <= NOT \k2_sig~0_combout\;
\ALT_INV_LessThan2~4_combout\ <= NOT \LessThan2~4_combout\;
\ALT_INV_LessThan2~3_combout\ <= NOT \LessThan2~3_combout\;
\ALT_INV_LessThan2~2_combout\ <= NOT \LessThan2~2_combout\;
\ALT_INV_LessThan2~1_combout\ <= NOT \LessThan2~1_combout\;
\ALT_INV_k3_sig~3_combout\ <= NOT \k3_sig~3_combout\;
\ALT_INV_DISP5~2_combout\ <= NOT \DISP5~2_combout\;
\ALT_INV_k3_sig~2_combout\ <= NOT \k3_sig~2_combout\;
\ALT_INV_k3_sig~1_combout\ <= NOT \k3_sig~1_combout\;
\ALT_INV_LessThan3~2_combout\ <= NOT \LessThan3~2_combout\;
\ALT_INV_LessThan3~1_combout\ <= NOT \LessThan3~1_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
\ALT_INV_LessThan2~0_combout\ <= NOT \LessThan2~0_combout\;
\audio_configuration|ALT_INV_Selector25~0_combout\ <= NOT \audio_configuration|Selector25~0_combout\;
\audio_configuration|ALT_INV_Mux1~4_combout\ <= NOT \audio_configuration|Mux1~4_combout\;
\audio_configuration|ALT_INV_bit_index\(3) <= NOT \audio_configuration|bit_index\(3);
\audio_configuration|ALT_INV_bit_index\(2) <= NOT \audio_configuration|bit_index\(2);
\audio_configuration|ALT_INV_Mux1~3_combout\ <= NOT \audio_configuration|Mux1~3_combout\;
\audio_configuration|ALT_INV_Mux1~2_combout\ <= NOT \audio_configuration|Mux1~2_combout\;
ALT_INV_config_data(10) <= NOT config_data(10);
\audio_configuration|ALT_INV_Mux1~1_combout\ <= NOT \audio_configuration|Mux1~1_combout\;
ALT_INV_config_data(5) <= NOT config_data(5);
\audio_configuration|ALT_INV_Mux1~0_combout\ <= NOT \audio_configuration|Mux1~0_combout\;
\audio_configuration|ALT_INV_bit_index\(1) <= NOT \audio_configuration|bit_index\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\;
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st1~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st7~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st5~DUPLICATE_q\;
\audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\ <= NOT \audio_configuration|current_state.st3~DUPLICATE_q\;
\audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\ <= NOT \audio_data_sender|bit_index[0]~DUPLICATE_q\;
\ALT_INV_DISP4[4]~DUPLICATE_q\ <= NOT \DISP4[4]~DUPLICATE_q\;
\audio_data_sender|ALT_INV_daclr~DUPLICATE_q\ <= NOT \audio_data_sender|daclr~DUPLICATE_q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_sw[3]~input_o\ <= NOT \sw[3]~input_o\;
\ALT_INV_sw[2]~input_o\ <= NOT \sw[2]~input_o\;
\ALT_INV_sw[1]~input_o\ <= NOT \sw[1]~input_o\;
\ALT_INV_sw[0]~input_o\ <= NOT \sw[0]~input_o\;
\ALT_INV_key[2]~input_o\ <= NOT \key[2]~input_o\;
\ALT_INV_key[1]~input_o\ <= NOT \key[1]~input_o\;
\ALT_INV_key[3]~input_o\ <= NOT \key[3]~input_o\;
\ALT_INV_sw[9]~input_o\ <= NOT \sw[9]~input_o\;
\ALT_INV_key[0]~input_o\ <= NOT \key[0]~input_o\;
\ALT_INV_FPGA_I2C_SDAT~input_o\ <= NOT \FPGA_I2C_SDAT~input_o\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\audio_configuration|ALT_INV_bit_index~9_combout\ <= NOT \audio_configuration|bit_index~9_combout\;
\audio_configuration|ALT_INV_bit_index~8_combout\ <= NOT \audio_configuration|bit_index~8_combout\;

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_BCLK);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_AUD_ADCLRCK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_data_sender|daclr~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_AUD_DACLRCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_data_sender|dacdat~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X52_Y0_N2
\ledr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(0));

-- Location: IOOBUF_X52_Y0_N19
\ledr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(1));

-- Location: IOOBUF_X60_Y0_N2
\ledr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(2));

-- Location: IOOBUF_X80_Y0_N2
\ledr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(3));

-- Location: IOOBUF_X60_Y0_N19
\ledr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(4));

-- Location: IOOBUF_X80_Y0_N19
\ledr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(5));

-- Location: IOOBUF_X84_Y0_N2
\ledr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(6));

-- Location: IOOBUF_X89_Y6_N5
\ledr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ledr(7));

-- Location: IOOBUF_X89_Y8_N5
\ledr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(8));

-- Location: IOOBUF_X89_Y6_N22
\ledr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ledr(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP0|ALT_INV_Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP1|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP2|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP3|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP4|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \HEXDISP5|Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_configuration|sclk~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \audio_configuration|sdin~reg0_q\,
	oe => \audio_configuration|sdin~en_q\,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\clock_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock_50,
	o => \clock_50~input_o\);

-- Location: CLKCTRL_G6
\clock_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock_50~input_o\,
	outclk => \clock_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X24_Y14_N30
\audio_configuration|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~5_sumout\ = SUM(( \audio_configuration|clk_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_configuration|Add0~6\ = CARRY(( \audio_configuration|clk_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(0),
	cin => GND,
	sumout => \audio_configuration|Add0~5_sumout\,
	cout => \audio_configuration|Add0~6\);

-- Location: LABCELL_X24_Y14_N36
\audio_configuration|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~1_sumout\ = SUM(( \audio_configuration|clk_counter\(2) ) + ( GND ) + ( \audio_configuration|Add0~10\ ))
-- \audio_configuration|Add0~2\ = CARRY(( \audio_configuration|clk_counter\(2) ) + ( GND ) + ( \audio_configuration|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(2),
	cin => \audio_configuration|Add0~10\,
	sumout => \audio_configuration|Add0~1_sumout\,
	cout => \audio_configuration|Add0~2\);

-- Location: LABCELL_X24_Y14_N39
\audio_configuration|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~25_sumout\ = SUM(( \audio_configuration|clk_counter\(3) ) + ( GND ) + ( \audio_configuration|Add0~2\ ))
-- \audio_configuration|Add0~26\ = CARRY(( \audio_configuration|clk_counter\(3) ) + ( GND ) + ( \audio_configuration|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(3),
	cin => \audio_configuration|Add0~2\,
	sumout => \audio_configuration|Add0~25_sumout\,
	cout => \audio_configuration|Add0~26\);

-- Location: FF_X24_Y14_N41
\audio_configuration|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~25_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(3));

-- Location: LABCELL_X24_Y14_N42
\audio_configuration|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~17_sumout\ = SUM(( \audio_configuration|clk_counter\(4) ) + ( GND ) + ( \audio_configuration|Add0~26\ ))
-- \audio_configuration|Add0~18\ = CARRY(( \audio_configuration|clk_counter\(4) ) + ( GND ) + ( \audio_configuration|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(4),
	cin => \audio_configuration|Add0~26\,
	sumout => \audio_configuration|Add0~17_sumout\,
	cout => \audio_configuration|Add0~18\);

-- Location: FF_X24_Y14_N44
\audio_configuration|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~17_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(4));

-- Location: LABCELL_X24_Y14_N45
\audio_configuration|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~21_sumout\ = SUM(( \audio_configuration|clk_counter\(5) ) + ( GND ) + ( \audio_configuration|Add0~18\ ))
-- \audio_configuration|Add0~22\ = CARRY(( \audio_configuration|clk_counter\(5) ) + ( GND ) + ( \audio_configuration|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(5),
	cin => \audio_configuration|Add0~18\,
	sumout => \audio_configuration|Add0~21_sumout\,
	cout => \audio_configuration|Add0~22\);

-- Location: FF_X24_Y14_N47
\audio_configuration|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~21_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(5));

-- Location: LABCELL_X24_Y14_N48
\audio_configuration|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~13_sumout\ = SUM(( \audio_configuration|clk_counter\(6) ) + ( GND ) + ( \audio_configuration|Add0~22\ ))
-- \audio_configuration|Add0~14\ = CARRY(( \audio_configuration|clk_counter\(6) ) + ( GND ) + ( \audio_configuration|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(6),
	cin => \audio_configuration|Add0~22\,
	sumout => \audio_configuration|Add0~13_sumout\,
	cout => \audio_configuration|Add0~14\);

-- Location: FF_X24_Y14_N50
\audio_configuration|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~13_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(6));

-- Location: LABCELL_X24_Y14_N51
\audio_configuration|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~29_sumout\ = SUM(( \audio_configuration|clk_counter\(7) ) + ( GND ) + ( \audio_configuration|Add0~14\ ))
-- \audio_configuration|Add0~30\ = CARRY(( \audio_configuration|clk_counter\(7) ) + ( GND ) + ( \audio_configuration|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	cin => \audio_configuration|Add0~14\,
	sumout => \audio_configuration|Add0~29_sumout\,
	cout => \audio_configuration|Add0~30\);

-- Location: FF_X24_Y14_N52
\audio_configuration|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~29_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(7));

-- Location: LABCELL_X24_Y14_N54
\audio_configuration|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~33_sumout\ = SUM(( \audio_configuration|clk_counter\(8) ) + ( GND ) + ( \audio_configuration|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(8),
	cin => \audio_configuration|Add0~30\,
	sumout => \audio_configuration|Add0~33_sumout\);

-- Location: FF_X24_Y14_N56
\audio_configuration|clk_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~33_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(8));

-- Location: LABCELL_X24_Y14_N12
\audio_configuration|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan1~0_combout\ = ( \audio_configuration|clk_counter\(5) & ( \audio_configuration|clk_counter\(4) & ( (\audio_configuration|clk_counter\(3) & \audio_configuration|clk_counter\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_counter\(3),
	datac => \audio_configuration|ALT_INV_clk_counter\(6),
	datae => \audio_configuration|ALT_INV_clk_counter\(5),
	dataf => \audio_configuration|ALT_INV_clk_counter\(4),
	combout => \audio_configuration|LessThan1~0_combout\);

-- Location: LABCELL_X24_Y14_N27
\audio_configuration|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan0~0_combout\ = ( \audio_configuration|clk_counter\(2) & ( \audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) 
-- ) ) # ( !\audio_configuration|clk_counter\(2) & ( \audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- \audio_configuration|clk_counter\(2) & ( !\audio_configuration|clk_counter\(1) & ( ((\audio_configuration|clk_counter\(7) & \audio_configuration|LessThan1~0_combout\)) # (\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- !\audio_configuration|clk_counter\(2) & ( !\audio_configuration|clk_counter\(1) & ( \audio_configuration|clk_counter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101110101011101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(8),
	datab => \audio_configuration|ALT_INV_clk_counter\(7),
	datac => \audio_configuration|ALT_INV_LessThan1~0_combout\,
	datae => \audio_configuration|ALT_INV_clk_counter\(2),
	dataf => \audio_configuration|ALT_INV_clk_counter\(1),
	combout => \audio_configuration|LessThan0~0_combout\);

-- Location: FF_X24_Y14_N32
\audio_configuration|clk_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~5_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(0));

-- Location: LABCELL_X24_Y14_N33
\audio_configuration|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add0~9_sumout\ = SUM(( \audio_configuration|clk_counter\(1) ) + ( GND ) + ( \audio_configuration|Add0~6\ ))
-- \audio_configuration|Add0~10\ = CARRY(( \audio_configuration|clk_counter\(1) ) + ( GND ) + ( \audio_configuration|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_configuration|ALT_INV_clk_counter\(1),
	cin => \audio_configuration|Add0~6\,
	sumout => \audio_configuration|Add0~9_sumout\,
	cout => \audio_configuration|Add0~10\);

-- Location: FF_X24_Y14_N34
\audio_configuration|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~9_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(1));

-- Location: FF_X24_Y14_N38
\audio_configuration|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Add0~1_sumout\,
	sclr => \audio_configuration|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_counter\(2));

-- Location: LABCELL_X24_Y14_N18
\audio_configuration|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal0~0_combout\ = ( !\audio_configuration|clk_counter\(8) & ( \audio_configuration|clk_counter\(4) & ( (\audio_configuration|clk_counter\(1) & (\audio_configuration|clk_counter\(3) & (!\audio_configuration|clk_counter\(6) & 
-- \audio_configuration|clk_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(1),
	datab => \audio_configuration|ALT_INV_clk_counter\(3),
	datac => \audio_configuration|ALT_INV_clk_counter\(6),
	datad => \audio_configuration|ALT_INV_clk_counter\(5),
	datae => \audio_configuration|ALT_INV_clk_counter\(8),
	dataf => \audio_configuration|ALT_INV_clk_counter\(4),
	combout => \audio_configuration|Equal0~0_combout\);

-- Location: LABCELL_X24_Y14_N6
\audio_configuration|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal1~0_combout\ = ( \audio_configuration|Equal0~0_combout\ & ( (!\audio_configuration|clk_counter\(2) & (\audio_configuration|clk_counter\(0) & \audio_configuration|clk_counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datab => \audio_configuration|ALT_INV_clk_counter\(0),
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	dataf => \audio_configuration|ALT_INV_Equal0~0_combout\,
	combout => \audio_configuration|Equal1~0_combout\);

-- Location: FF_X24_Y14_N8
\audio_configuration|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|clk_en~q\);

-- Location: LABCELL_X24_Y14_N9
\audio_configuration|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Equal0~1_combout\ = ( \audio_configuration|Equal0~0_combout\ & ( (\audio_configuration|clk_counter\(2) & (!\audio_configuration|clk_counter\(0) & !\audio_configuration|clk_counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datac => \audio_configuration|ALT_INV_clk_counter\(0),
	datad => \audio_configuration|ALT_INV_clk_counter\(7),
	dataf => \audio_configuration|ALT_INV_Equal0~0_combout\,
	combout => \audio_configuration|Equal0~1_combout\);

-- Location: FF_X24_Y14_N10
\audio_configuration|ack_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|ack_en~q\);

-- Location: FF_X27_Y14_N41
\audio_configuration|current_state.st3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st3~q\);

-- Location: LABCELL_X27_Y14_N39
\audio_configuration|current_state~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~16_combout\ = ( \audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|current_state.st2~q\ & \audio_configuration|clk_en~q\)) # (\audio_configuration|current_state.st3~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|current_state.st2~q\ & (\audio_configuration|clk_en~q\))) ) ) # ( !\audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_current_state.st2~q\,
	datac => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~q\,
	dataf => \audio_configuration|ALT_INV_get_ack~q\,
	combout => \audio_configuration|current_state~16_combout\);

-- Location: FF_X27_Y14_N40
\audio_configuration|current_state.st3~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st3~DUPLICATE_q\);

-- Location: FF_X27_Y14_N43
\audio_configuration|current_state.st5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st5~q\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\key[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(1),
	o => \key[1]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\key[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(0),
	o => \key[0]~input_o\);

-- Location: FF_X27_Y14_N52
\audio_configuration|current_state.st7~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st7~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N57
\audio_configuration|WideNor0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|WideNor0~combout\ = ( \audio_configuration|current_state.st3~q\ ) # ( !\audio_configuration|current_state.st3~q\ & ( (\audio_configuration|current_state.st7~DUPLICATE_q\) # (\audio_configuration|current_state.st5~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datad => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st3~q\,
	combout => \audio_configuration|WideNor0~combout\);

-- Location: LABCELL_X27_Y14_N12
\audio_configuration|current_state~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~25_combout\ = ( \audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st7~q\ & ( (\audio_configuration|ack_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & ((!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\)))) ) ) ) 
-- # ( \audio_configuration|current_state.st8~q\ & ( !\audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111101000000010100001100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \audio_configuration|ALT_INV_current_state~20_combout\,
	datae => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st7~q\,
	combout => \audio_configuration|current_state~25_combout\);

-- Location: FF_X27_Y14_N14
\audio_configuration|current_state.st8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st8~q\);

-- Location: MLABCELL_X28_Y14_N33
\audio_configuration|current_state~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~23_combout\ = ( !\audio_configuration|current_state.st8~q\ & ( \audio_configuration|current_state.st0~q\ ) ) # ( !\audio_configuration|current_state.st8~q\ & ( !\audio_configuration|current_state.st0~q\ & ( 
-- \config_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|current_state~23_combout\);

-- Location: MLABCELL_X28_Y14_N42
\audio_configuration|current_state~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~24_combout\ = ( \audio_configuration|current_state.st0~q\ & ( \audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # 
-- (!\audio_configuration|WideNor0~combout\)) ) ) ) # ( !\audio_configuration|current_state.st0~q\ & ( \audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|WideNor0~combout\ & (((\audio_configuration|clk_en~q\)))) # 
-- (\audio_configuration|WideNor0~combout\ & (\audio_configuration|ack_en~q\ & ((!\FPGA_I2C_SDAT~input_o\)))) ) ) ) # ( \audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state~23_combout\ & ( (!\audio_configuration|clk_en~q\ & 
-- ((!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # (!\audio_configuration|WideNor0~combout\)))) ) ) ) # ( !\audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state~23_combout\ & ( (\audio_configuration|ack_en~q\ & 
-- (!\audio_configuration|clk_en~q\ & (!\FPGA_I2C_SDAT~input_o\ & \audio_configuration|WideNor0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000110011001100100000110011010100001111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datad => \audio_configuration|ALT_INV_WideNor0~combout\,
	datae => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state~23_combout\,
	combout => \audio_configuration|current_state~24_combout\);

-- Location: FF_X28_Y14_N44
\audio_configuration|current_state.st0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st0~q\);

-- Location: MLABCELL_X28_Y14_N36
\audio_configuration|busy_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|busy_flag~0_combout\ = ( \audio_configuration|busy_flag~q\ & ( \audio_configuration|current_state.st0~q\ ) ) # ( \audio_configuration|busy_flag~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (!\audio_configuration|clk_en~q\) # 
-- (\config_send_flag~q\) ) ) ) # ( !\audio_configuration|busy_flag~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|clk_en~q\ & \config_send_flag~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_busy_flag~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|busy_flag~0_combout\);

-- Location: FF_X28_Y14_N37
\audio_configuration|busy_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|busy_flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|busy_flag~q\);

-- Location: IOIBUF_X40_Y0_N18
\key[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(3),
	o => \key[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\sw[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(9),
	o => \sw[9]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\key[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key(2),
	o => \key[2]~input_o\);

-- Location: MLABCELL_X28_Y10_N54
\config_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[0]~0_combout\ = ( \sw[9]~input_o\ & ( \key[2]~input_o\ & ( !\audio_configuration|busy_flag~q\ ) ) ) # ( !\sw[9]~input_o\ & ( \key[2]~input_o\ & ( (\key[1]~input_o\ & (\key[0]~input_o\ & (!\audio_configuration|busy_flag~q\ & 
-- \key[3]~input_o\))) ) ) ) # ( \sw[9]~input_o\ & ( !\key[2]~input_o\ & ( !\audio_configuration|busy_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \audio_configuration|ALT_INV_busy_flag~q\,
	datad => \ALT_INV_key[3]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_count[0]~0_combout\);

-- Location: IOIBUF_X8_Y0_N35
\sw[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(2),
	o => \sw[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\sw[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(3),
	o => \sw[3]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\sw[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(1),
	o => \sw[1]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\sw[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(0),
	o => \sw[0]~input_o\);

-- Location: MLABCELL_X28_Y10_N33
\config_send_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~2_combout\ = ( !\sw[0]~input_o\ & ( (!\sw[2]~input_o\ & (!\sw[3]~input_o\ & !\sw[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[2]~input_o\,
	datac => \ALT_INV_sw[3]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \ALT_INV_sw[0]~input_o\,
	combout => \config_send_flag~2_combout\);

-- Location: MLABCELL_X28_Y10_N51
\config_count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[0]~1_combout\ = ( \config_send_flag~2_combout\ & ( !config_count(0) $ (((!\config_count[0]~0_combout\) # (!\config_send_flag~1_combout\))) ) ) # ( !\config_send_flag~2_combout\ & ( !\config_count[0]~0_combout\ $ (!config_count(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_count[0]~0_combout\,
	datab => \ALT_INV_config_send_flag~1_combout\,
	datad => ALT_INV_config_count(0),
	dataf => \ALT_INV_config_send_flag~2_combout\,
	combout => \config_count[0]~1_combout\);

-- Location: FF_X28_Y10_N53
\config_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(0));

-- Location: MLABCELL_X28_Y10_N48
\config_count[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[1]~2_combout\ = ( \config_send_flag~2_combout\ & ( !config_count(1) $ (((!\config_count[0]~0_combout\) # ((!\config_send_flag~1_combout\) # (!config_count(0))))) ) ) # ( !\config_send_flag~2_combout\ & ( !config_count(1) $ 
-- (((!\config_count[0]~0_combout\) # (!config_count(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101000000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_count[0]~0_combout\,
	datab => \ALT_INV_config_send_flag~1_combout\,
	datac => ALT_INV_config_count(0),
	datad => ALT_INV_config_count(1),
	dataf => \ALT_INV_config_send_flag~2_combout\,
	combout => \config_count[1]~2_combout\);

-- Location: FF_X28_Y10_N50
\config_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(1));

-- Location: LABCELL_X27_Y14_N6
\audio_configuration|bit_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~2_combout\ = ( !\audio_configuration|current_state.st2~q\ & ( (!\audio_configuration|current_state.st6~q\ & !\audio_configuration|current_state.st4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|bit_index[2]~2_combout\);

-- Location: FF_X28_Y14_N11
\audio_configuration|current_state.st1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st1~q\);

-- Location: LABCELL_X27_Y14_N45
\audio_configuration|current_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~14_combout\ = ( \audio_configuration|current_state.st7~q\ & ( !\audio_configuration|ack_en~q\ ) ) # ( !\audio_configuration|current_state.st7~q\ & ( (!\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- ((!\audio_configuration|current_state.st3~DUPLICATE_q\ & ((!\audio_configuration|clk_en~q\))) # (\audio_configuration|current_state.st3~DUPLICATE_q\ & (!\audio_configuration|ack_en~q\)))) # (\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- (!\audio_configuration|ack_en~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101010101010110010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st7~q\,
	combout => \audio_configuration|current_state~14_combout\);

-- Location: MLABCELL_X28_Y14_N9
\audio_configuration|current_state~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~19_combout\ = ( \audio_configuration|current_state.st1~q\ & ( \audio_configuration|current_state~14_combout\ ) ) # ( !\audio_configuration|current_state.st1~q\ & ( \audio_configuration|current_state~14_combout\ & ( 
-- (\audio_configuration|clk_en~q\ & (\config_send_flag~q\ & !\audio_configuration|current_state.st0~q\)) ) ) ) # ( \audio_configuration|current_state.st1~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & 
-- (\config_send_flag~q\ & !\audio_configuration|current_state.st0~q\)) ) ) ) # ( !\audio_configuration|current_state.st1~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & (\config_send_flag~q\ & 
-- !\audio_configuration|current_state.st0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_en~q\,
	datab => \ALT_INV_config_send_flag~q\,
	datac => \audio_configuration|ALT_INV_current_state.st0~q\,
	datae => \audio_configuration|ALT_INV_current_state.st1~q\,
	dataf => \audio_configuration|ALT_INV_current_state~14_combout\,
	combout => \audio_configuration|current_state~19_combout\);

-- Location: FF_X28_Y14_N10
\audio_configuration|current_state.st1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st1~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N18
\audio_configuration|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector8~0_combout\ = ( \audio_configuration|current_state.st1~DUPLICATE_q\ & ( (\audio_configuration|done_flag~q\) # (\audio_configuration|current_state.st8~q\) ) ) # ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( 
-- ((\audio_configuration|done_flag~q\ & ((!\audio_configuration|bit_index[2]~2_combout\) # (\audio_configuration|WideNor0~combout\)))) # (\audio_configuration|current_state.st8~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110111010101011111011101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st8~q\,
	datab => \audio_configuration|ALT_INV_WideNor0~combout\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|Selector8~0_combout\);

-- Location: FF_X27_Y14_N19
\audio_configuration|done_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector8~0_combout\,
	ena => \audio_configuration|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|done_flag~q\);

-- Location: MLABCELL_X28_Y10_N6
\config_count[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_count[2]~3_combout\ = ( config_count(2) & ( config_count(1) & ( (!config_count(0)) # ((!\config_count[0]~0_combout\) # (\config_send_flag~2_combout\)) ) ) ) # ( !config_count(2) & ( config_count(1) & ( (config_count(0) & 
-- (\config_count[0]~0_combout\ & ((!\config_send_flag~2_combout\) # (\audio_configuration|done_flag~q\)))) ) ) ) # ( config_count(2) & ( !config_count(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010100011111111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(0),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_config_send_flag~2_combout\,
	datad => \ALT_INV_config_count[0]~0_combout\,
	datae => ALT_INV_config_count(2),
	dataf => ALT_INV_config_count(1),
	combout => \config_count[2]~3_combout\);

-- Location: FF_X28_Y10_N8
\config_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_count[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_count(2));

-- Location: MLABCELL_X28_Y10_N27
\config_send_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~1_combout\ = ( config_count(0) & ( (\audio_configuration|done_flag~q\ & ((!config_count(1)) # (!config_count(2)))) ) ) # ( !config_count(0) & ( \audio_configuration|done_flag~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datac => ALT_INV_config_count(2),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \config_send_flag~1_combout\);

-- Location: MLABCELL_X28_Y10_N42
\config_send_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~0_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((!\key[3]~input_o\) # (!\key[0]~input_o\)))) ) ) # ( !\key[2]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_send_flag~0_combout\);

-- Location: MLABCELL_X28_Y10_N36
\config_send_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_send_flag~3_combout\ = ( !\audio_configuration|busy_flag~q\ & ( ((!\config_send_flag~2_combout\) # (\config_send_flag~0_combout\)) # (\config_send_flag~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_config_send_flag~1_combout\,
	datac => \ALT_INV_config_send_flag~2_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \audio_configuration|ALT_INV_busy_flag~q\,
	combout => \config_send_flag~3_combout\);

-- Location: FF_X28_Y10_N11
config_send_flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	asdata => \config_send_flag~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \config_send_flag~q\);

-- Location: MLABCELL_X28_Y14_N54
\audio_configuration|current_state~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~20_combout\ = ( !\audio_configuration|get_ack~q\ & ( \audio_configuration|current_state.st0~q\ & ( ((\audio_configuration|current_state.st6~q\) # (\audio_configuration|current_state.st4~q\)) # 
-- (\audio_configuration|current_state.st2~q\) ) ) ) # ( \audio_configuration|get_ack~q\ & ( !\audio_configuration|current_state.st0~q\ & ( !\config_send_flag~q\ ) ) ) # ( !\audio_configuration|get_ack~q\ & ( !\audio_configuration|current_state.st0~q\ & ( 
-- !\config_send_flag~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001111111011111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st2~q\,
	datab => \audio_configuration|ALT_INV_current_state.st4~q\,
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	datad => \ALT_INV_config_send_flag~q\,
	datae => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|current_state~20_combout\);

-- Location: LABCELL_X27_Y14_N30
\audio_configuration|current_state~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~22_combout\ = ( \audio_configuration|current_state.st6~q\ & ( \audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st6~q\ & ( \audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\audio_configuration|ack_en~q\ & ((!\audio_configuration|sdin~1_combout\) # 
-- (\audio_configuration|current_state~20_combout\)))) ) ) ) # ( \audio_configuration|current_state.st6~q\ & ( !\audio_configuration|current_state.st5~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100001000000010101100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \audio_configuration|ALT_INV_current_state~20_combout\,
	datae => \audio_configuration|ALT_INV_current_state.st6~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	combout => \audio_configuration|current_state~22_combout\);

-- Location: FF_X27_Y14_N32
\audio_configuration|current_state.st6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st6~q\);

-- Location: LABCELL_X27_Y14_N51
\audio_configuration|current_state~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~18_combout\ = ( \audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st6~q\)) # (\audio_configuration|current_state.st7~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|clk_en~q\ & (\audio_configuration|current_state.st6~q\))) ) ) # ( !\audio_configuration|get_ack~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st7~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	datad => \audio_configuration|ALT_INV_current_state.st7~q\,
	dataf => \audio_configuration|ALT_INV_get_ack~q\,
	combout => \audio_configuration|current_state~18_combout\);

-- Location: FF_X27_Y14_N53
\audio_configuration|current_state.st7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st7~q\);

-- Location: LABCELL_X27_Y14_N48
\audio_configuration|sdin~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sdin~1_combout\ = ( !\audio_configuration|current_state.st5~DUPLICATE_q\ & ( (\audio_configuration|clk_en~q\ & (!\audio_configuration|current_state.st7~q\ & !\audio_configuration|current_state.st3~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_current_state.st7~q\,
	datad => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	combout => \audio_configuration|sdin~1_combout\);

-- Location: LABCELL_X27_Y14_N33
\audio_configuration|current_state~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~21_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\FPGA_I2C_SDAT~input_o\ & (\audio_configuration|ack_en~q\ & ((!\audio_configuration|sdin~1_combout\) # 
-- (\audio_configuration|current_state~20_combout\)))) ) ) ) # ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|sdin~1_combout\) # (\audio_configuration|current_state~20_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000100010101100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datab => \audio_configuration|ALT_INV_sdin~1_combout\,
	datac => \audio_configuration|ALT_INV_current_state~20_combout\,
	datad => \audio_configuration|ALT_INV_ack_en~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	combout => \audio_configuration|current_state~21_combout\);

-- Location: FF_X27_Y14_N35
\audio_configuration|current_state.st4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st4~q\);

-- Location: LABCELL_X27_Y14_N42
\audio_configuration|current_state~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~17_combout\ = ( \audio_configuration|current_state.st4~q\ & ( (!\audio_configuration|ack_en~q\ & (((\audio_configuration|clk_en~q\ & \audio_configuration|get_ack~q\)) # (\audio_configuration|current_state.st5~q\))) # 
-- (\audio_configuration|ack_en~q\ & (\audio_configuration|clk_en~q\ & (\audio_configuration|get_ack~q\))) ) ) # ( !\audio_configuration|current_state.st4~q\ & ( (!\audio_configuration|ack_en~q\ & \audio_configuration|current_state.st5~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	datad => \audio_configuration|ALT_INV_current_state.st5~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st4~q\,
	combout => \audio_configuration|current_state~17_combout\);

-- Location: FF_X27_Y14_N44
\audio_configuration|current_state.st5~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st5~DUPLICATE_q\);

-- Location: LABCELL_X27_Y14_N24
\audio_configuration|Selector23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~3_combout\ = ( \audio_configuration|current_state.st0~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & 
-- (!\audio_configuration|current_state.st5~DUPLICATE_q\ & (!\audio_configuration|current_state.st7~q\ & !\audio_configuration|current_state.st8~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_current_state.st7~q\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	datae => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|Selector23~3_combout\);

-- Location: LABCELL_X27_Y14_N21
\audio_configuration|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~1_combout\ = ( !\audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state.st6~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_current_state.st6~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|Selector23~1_combout\);

-- Location: MLABCELL_X25_Y14_N12
\audio_configuration|bit_index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~1_combout\ = ( \audio_configuration|bit_index\(0) & ( \audio_configuration|Selector23~3_combout\ & ( ((!\audio_configuration|clk_en~q\) # ((!\audio_configuration|Selector23~1_combout\ & 
-- \audio_configuration|bit_index[2]~0_combout\))) # (\audio_configuration|Selector23~0_combout\) ) ) ) # ( !\audio_configuration|bit_index\(0) & ( \audio_configuration|Selector23~3_combout\ ) ) # ( \audio_configuration|bit_index\(0) & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|bit_index\(0) & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datad => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datae => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~1_combout\);

-- Location: MLABCELL_X25_Y14_N42
\audio_configuration|bit_index[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~7_combout\ = ( \audio_configuration|current_state.st0~q\ & ( (\audio_configuration|clk_en~q\ & (!\audio_configuration|current_state.st8~q\ & ((!\audio_configuration|bit_index[2]~0_combout\) # 
-- (\audio_configuration|bit_index[2]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001000000000011000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|bit_index[2]~7_combout\);

-- Location: MLABCELL_X25_Y14_N36
\audio_configuration|bit_index[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~3_combout\ = ( !\audio_configuration|current_state.st7~DUPLICATE_q\ & ( \FPGA_I2C_SDAT~input_o\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & (\audio_configuration|bit_index[2]~7_combout\ & 
-- !\audio_configuration|current_state.st5~DUPLICATE_q\)) ) ) ) # ( !\audio_configuration|current_state.st7~DUPLICATE_q\ & ( !\FPGA_I2C_SDAT~input_o\ & ( (!\audio_configuration|current_state.st3~DUPLICATE_q\ & 
-- ((!\audio_configuration|current_state.st5~DUPLICATE_q\ & (\audio_configuration|bit_index[2]~7_combout\)) # (\audio_configuration|current_state.st5~DUPLICATE_q\ & ((\audio_configuration|ack_en~q\))))) # (\audio_configuration|current_state.st3~DUPLICATE_q\ 
-- & (((\audio_configuration|ack_en~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100001111000000000000000000100010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_bit_index[2]~7_combout\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datae => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	dataf => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	combout => \audio_configuration|bit_index[2]~3_combout\);

-- Location: FF_X25_Y14_N14
\audio_configuration|bit_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~1_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(0));

-- Location: MLABCELL_X25_Y14_N45
\audio_configuration|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~5_combout\ = ( \audio_configuration|bit_index\(1) & ( !\audio_configuration|bit_index\(0) ) ) # ( !\audio_configuration|bit_index\(1) & ( \audio_configuration|bit_index\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|Mux1~5_combout\);

-- Location: MLABCELL_X25_Y14_N15
\audio_configuration|bit_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~4_combout\ = ( \audio_configuration|Mux1~5_combout\ & ( \audio_configuration|Selector23~3_combout\ & ( ((!\audio_configuration|clk_en~q\) # ((\audio_configuration|bit_index[2]~0_combout\ & 
-- !\audio_configuration|Selector23~1_combout\))) # (\audio_configuration|Selector23~0_combout\) ) ) ) # ( !\audio_configuration|Mux1~5_combout\ & ( \audio_configuration|Selector23~3_combout\ ) ) # ( \audio_configuration|Mux1~5_combout\ & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Mux1~5_combout\ & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datae => \audio_configuration|ALT_INV_Mux1~5_combout\,
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~4_combout\);

-- Location: FF_X25_Y14_N17
\audio_configuration|bit_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~4_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(1));

-- Location: MLABCELL_X25_Y14_N18
\audio_configuration|bit_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~8_combout\ = ( !\audio_configuration|bit_index[2]~2_combout\ & ( \audio_configuration|current_state.st5~q\ & ( (\audio_configuration|clk_en~q\ & (((\audio_configuration|bit_index\(0)) # (\audio_configuration|bit_index\(2))) 
-- # (\audio_configuration|bit_index\(1)))) ) ) ) # ( \audio_configuration|bit_index[2]~2_combout\ & ( !\audio_configuration|current_state.st5~q\ & ( !\audio_configuration|clk_en~q\ ) ) ) # ( !\audio_configuration|bit_index[2]~2_combout\ & ( 
-- !\audio_configuration|current_state.st5~q\ & ( (!\audio_configuration|clk_en~q\) # (((\audio_configuration|bit_index\(0)) # (\audio_configuration|bit_index\(2))) # (\audio_configuration|bit_index\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111101010101010101000010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_en~q\,
	datab => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_bit_index\(0),
	datae => \audio_configuration|ALT_INV_bit_index[2]~2_combout\,
	dataf => \audio_configuration|ALT_INV_current_state.st5~q\,
	combout => \audio_configuration|bit_index~8_combout\);

-- Location: MLABCELL_X25_Y14_N54
\audio_configuration|bit_index~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~9_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & !\audio_configuration|bit_index~8_combout\) ) ) ) # ( 
-- !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st0~q\ & ( (!\audio_configuration|bit_index~8_combout\ & (((!\audio_configuration|current_state.st7~DUPLICATE_q\ & !\audio_configuration|current_state.st8~q\)) # 
-- (\audio_configuration|current_state.st5~DUPLICATE_q\))) ) ) ) # ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & 
-- !\audio_configuration|bit_index~8_combout\) ) ) ) # ( !\audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st0~q\ & ( (\audio_configuration|current_state.st5~DUPLICATE_q\ & !\audio_configuration|bit_index~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000010110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st7~DUPLICATE_q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_bit_index~8_combout\,
	datad => \audio_configuration|ALT_INV_current_state.st8~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st0~q\,
	combout => \audio_configuration|bit_index~9_combout\);

-- Location: MLABCELL_X25_Y14_N24
\audio_configuration|bit_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~6_combout\ = ( \audio_configuration|bit_index\(3) & ( \audio_configuration|current_state.st3~DUPLICATE_q\ ) ) # ( !\audio_configuration|bit_index\(3) & ( \audio_configuration|current_state.st3~DUPLICATE_q\ & ( 
-- (\audio_configuration|ack_en~q\ & !\FPGA_I2C_SDAT~input_o\) ) ) ) # ( \audio_configuration|bit_index\(3) & ( !\audio_configuration|current_state.st3~DUPLICATE_q\ & ( (!\audio_configuration|bit_index~9_combout\) # 
-- ((\audio_configuration|current_state.st5~DUPLICATE_q\ & ((!\audio_configuration|ack_en~q\) # (\FPGA_I2C_SDAT~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100101111001101010101000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_ack_en~q\,
	datab => \audio_configuration|ALT_INV_current_state.st5~DUPLICATE_q\,
	datac => \audio_configuration|ALT_INV_bit_index~9_combout\,
	datad => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datae => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_current_state.st3~DUPLICATE_q\,
	combout => \audio_configuration|bit_index~6_combout\);

-- Location: FF_X25_Y14_N26
\audio_configuration|bit_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(3));

-- Location: MLABCELL_X25_Y14_N0
\audio_configuration|bit_index[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index[2]~0_combout\ = ( \audio_configuration|bit_index\(1) & ( (!\audio_configuration|bit_index\(3) & \audio_configuration|current_state.st4~q\) ) ) # ( !\audio_configuration|bit_index\(1) & ( (!\audio_configuration|bit_index\(3) 
-- & (((!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(0))) # (\audio_configuration|current_state.st4~q\))) # (\audio_configuration|bit_index\(3) & (!\audio_configuration|bit_index\(2) & (!\audio_configuration|bit_index\(0) & 
-- \audio_configuration|current_state.st4~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111000100000001111100000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(2),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => \audio_configuration|ALT_INV_bit_index\(3),
	datad => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|bit_index[2]~0_combout\);

-- Location: MLABCELL_X25_Y14_N9
\audio_configuration|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Add1~0_combout\ = ( \audio_configuration|bit_index\(2) & ( (!\audio_configuration|bit_index\(1) & !\audio_configuration|bit_index\(0)) ) ) # ( !\audio_configuration|bit_index\(2) & ( (\audio_configuration|bit_index\(0)) # 
-- (\audio_configuration|bit_index\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_configuration|ALT_INV_bit_index\(1),
	datad => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => \audio_configuration|ALT_INV_bit_index\(2),
	combout => \audio_configuration|Add1~0_combout\);

-- Location: MLABCELL_X25_Y14_N48
\audio_configuration|bit_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|bit_index~5_combout\ = ( \audio_configuration|Selector23~0_combout\ & ( \audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Selector23~0_combout\ & ( \audio_configuration|Selector23~3_combout\ & ( 
-- (!\audio_configuration|clk_en~q\) # ((!\audio_configuration|Add1~0_combout\) # ((!\audio_configuration|Selector23~1_combout\ & \audio_configuration|bit_index[2]~0_combout\))) ) ) ) # ( \audio_configuration|Selector23~0_combout\ & ( 
-- !\audio_configuration|Selector23~3_combout\ ) ) # ( !\audio_configuration|Selector23~0_combout\ & ( !\audio_configuration|Selector23~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110011101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_bit_index[2]~0_combout\,
	datad => \audio_configuration|ALT_INV_Add1~0_combout\,
	datae => \audio_configuration|ALT_INV_Selector23~0_combout\,
	dataf => \audio_configuration|ALT_INV_Selector23~3_combout\,
	combout => \audio_configuration|bit_index~5_combout\);

-- Location: FF_X25_Y14_N50
\audio_configuration|bit_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|bit_index~5_combout\,
	ena => \audio_configuration|bit_index[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|bit_index\(2));

-- Location: MLABCELL_X25_Y14_N3
\audio_configuration|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~0_combout\ = ( \audio_configuration|bit_index\(1) & ( (\audio_configuration|current_state.st4~q\ & !\audio_configuration|bit_index\(3)) ) ) # ( !\audio_configuration|bit_index\(1) & ( 
-- (\audio_configuration|current_state.st4~q\ & ((!\audio_configuration|bit_index\(3)) # ((!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001000000011110000100000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(2),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	datad => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_bit_index\(1),
	combout => \audio_configuration|Selector23~0_combout\);

-- Location: MLABCELL_X25_Y14_N30
\audio_configuration|Selector23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~2_combout\ = ( !\audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (!\audio_configuration|bit_index\(2) & !\audio_configuration|bit_index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_bit_index\(0),
	combout => \audio_configuration|Selector23~2_combout\);

-- Location: MLABCELL_X25_Y14_N6
\audio_configuration|Selector23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector23~4_combout\ = ( \audio_configuration|Selector23~2_combout\ & ( (!\audio_configuration|get_ack~q\ & (((!\audio_configuration|Selector23~1_combout\) # (\audio_configuration|Selector23~0_combout\)))) # 
-- (\audio_configuration|get_ack~q\ & (!\audio_configuration|Selector23~3_combout\)) ) ) # ( !\audio_configuration|Selector23~2_combout\ & ( (!\audio_configuration|get_ack~q\ & ((\audio_configuration|Selector23~0_combout\))) # 
-- (\audio_configuration|get_ack~q\ & (!\audio_configuration|Selector23~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101011001111101010101100111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector23~3_combout\,
	datab => \audio_configuration|ALT_INV_Selector23~1_combout\,
	datac => \audio_configuration|ALT_INV_Selector23~0_combout\,
	datad => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_Selector23~2_combout\,
	combout => \audio_configuration|Selector23~4_combout\);

-- Location: FF_X25_Y14_N7
\audio_configuration|get_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector23~4_combout\,
	ena => \audio_configuration|clk_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|get_ack~q\);

-- Location: MLABCELL_X28_Y14_N0
\audio_configuration|current_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|current_state~15_combout\ = ( \audio_configuration|current_state.st2~q\ & ( \audio_configuration|current_state~14_combout\ ) ) # ( !\audio_configuration|current_state.st2~q\ & ( \audio_configuration|current_state~14_combout\ & ( 
-- (\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st1~q\) ) ) ) # ( \audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & ((!\audio_configuration|get_ack~q\) 
-- # (\audio_configuration|current_state.st1~q\))) ) ) ) # ( !\audio_configuration|current_state.st2~q\ & ( !\audio_configuration|current_state~14_combout\ & ( (\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100000011001100000000001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	datad => \audio_configuration|ALT_INV_current_state.st1~q\,
	datae => \audio_configuration|ALT_INV_current_state.st2~q\,
	dataf => \audio_configuration|ALT_INV_current_state~14_combout\,
	combout => \audio_configuration|current_state~15_combout\);

-- Location: FF_X28_Y14_N1
\audio_configuration|current_state.st2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|current_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|current_state.st2~q\);

-- Location: LABCELL_X27_Y14_N36
\audio_configuration|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector25~0_combout\ = ( \audio_configuration|bit_index\(2) & ( (\audio_configuration|current_state.st2~q\ & !\audio_configuration|bit_index\(1)) ) ) # ( !\audio_configuration|bit_index\(2) & ( 
-- (\audio_configuration|current_state.st2~q\ & (!\audio_configuration|bit_index\(0) & \audio_configuration|bit_index\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_configuration|ALT_INV_current_state.st2~q\,
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	dataf => \audio_configuration|ALT_INV_bit_index\(2),
	combout => \audio_configuration|Selector25~0_combout\);

-- Location: MLABCELL_X28_Y10_N39
\config_data~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~16_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # (!\key[3]~input_o\))) ) ) # ( !\key[2]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~16_combout\);

-- Location: LABCELL_X30_Y10_N48
\process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~0_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( \sw[1]~input_o\ ) ) ) # ( \sw[0]~input_o\ & ( !config_count(0) & ( ((config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2)))) # (\sw[1]~input_o\) ) ) ) # ( 
-- !\sw[0]~input_o\ & ( !config_count(0) & ( (config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000111110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~0_combout\);

-- Location: LABCELL_X30_Y10_N36
\process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~1_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( !\sw[1]~input_o\ ) ) ) # ( \sw[0]~input_o\ & ( !config_count(0) & ( (!\sw[1]~input_o\) # ((!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2)))) ) ) ) # ( 
-- !\sw[0]~input_o\ & ( !config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000111100101111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~1_combout\);

-- Location: LABCELL_X30_Y10_N54
\config_data~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~22_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ 
-- & (!\sw[2]~input_o\ & config_count(2)))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) ) ) # ( !\sw[3]~input_o\ & ( !config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & (!\sw[2]~input_o\ & config_count(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000111111111111111100000000001000001110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~22_combout\);

-- Location: LABCELL_X30_Y10_N12
\process_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~2_combout\ = ( \sw[0]~input_o\ & ( config_count(0) & ( (!config_count(1) & (\audio_configuration|done_flag~q\ & !config_count(2))) ) ) ) # ( !\sw[0]~input_o\ & ( config_count(0) & ( ((!config_count(1) & (\audio_configuration|done_flag~q\ & 
-- !config_count(2)))) # (\sw[1]~input_o\) ) ) ) # ( !\sw[0]~input_o\ & ( !config_count(0) & ( \sw[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000101111000011110010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[0]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \process_1~2_combout\);

-- Location: LABCELL_X29_Y10_N12
\config_data~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~23_combout\ = ( \process_1~2_combout\ & ( (!\config_data~16_combout\ & !\process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (!\config_data~16_combout\ & (!\process_1~1_combout\ & ((\config_data~22_combout\) # (\process_1~0_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000001000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_data~22_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~23_combout\);

-- Location: MLABCELL_X34_Y10_N39
\process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~2_combout\ = ( !\sw[9]~input_o\ & ( !\key[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \process_0~2_combout\);

-- Location: FF_X29_Y10_N13
\config_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~23_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(11));

-- Location: LABCELL_X30_Y10_N30
\config_data~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~11_combout\ = ( !\sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & ((!\audio_configuration|done_flag~q\) # (!config_count(1) $ (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( !config_count(0) & ( (!\sw[2]~input_o\ & 
-- (((!\audio_configuration|done_flag~q\) # (!config_count(2))) # (config_count(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000000000000000000011100000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~11_combout\);

-- Location: LABCELL_X29_Y10_N36
\config_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~15_combout\ = ( \process_1~2_combout\ & ( (\config_send_flag~0_combout\) # (\process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (((\config_data~11_combout\ & !\process_1~0_combout\)) # (\config_send_flag~0_combout\)) # 
-- (\process_1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111111111010011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~15_combout\);

-- Location: FF_X29_Y10_N38
\config_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~15_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(5));

-- Location: LABCELL_X30_Y10_N18
\config_data~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~19_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (\sw[2]~input_o\ & ((!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!config_count(1) & 
-- (\audio_configuration|done_flag~q\ & (!\sw[2]~input_o\ & config_count(2)))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) & ( (\sw[2]~input_o\ & (((!\audio_configuration|done_flag~q\) # (!config_count(2))) # (config_count(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000110100000000001000000000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~19_combout\);

-- Location: LABCELL_X29_Y10_N15
\config_data~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~20_combout\ = ( \process_1~2_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) # ( !\process_1~2_combout\ & ( (!\config_data~16_combout\ & (((\config_data~19_combout\) # (\process_1~1_combout\)) # (\process_1~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001010101010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_data~19_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~20_combout\);

-- Location: FF_X29_Y10_N16
\config_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~20_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(9));

-- Location: LABCELL_X29_Y10_N39
\config_data~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~21_combout\ = ( \process_1~2_combout\ & ( (!\process_1~1_combout\) # (\config_send_flag~0_combout\) ) ) # ( !\process_1~2_combout\ & ( ((!\process_1~1_combout\ & ((\process_1~0_combout\) # (\config_data~11_combout\)))) # 
-- (\config_send_flag~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011111111011100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_config_send_flag~0_combout\,
	dataf => \ALT_INV_process_1~2_combout\,
	combout => \config_data~21_combout\);

-- Location: FF_X29_Y10_N41
\config_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~21_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(10));

-- Location: LABCELL_X29_Y10_N18
\audio_configuration|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~2_combout\ = ( config_data(9) & ( config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((\audio_configuration|bit_index\(1)) # (config_data(5))))) # (\audio_configuration|bit_index\(0) & 
-- (((!\audio_configuration|bit_index\(1))) # (config_data(11)))) ) ) ) # ( !config_data(9) & ( config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((\audio_configuration|bit_index\(1)) # (config_data(5))))) # (\audio_configuration|bit_index\(0) & 
-- (config_data(11) & ((\audio_configuration|bit_index\(1))))) ) ) ) # ( config_data(9) & ( !config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((config_data(5) & !\audio_configuration|bit_index\(1))))) # (\audio_configuration|bit_index\(0) & 
-- (((!\audio_configuration|bit_index\(1))) # (config_data(11)))) ) ) ) # ( !config_data(9) & ( !config_data(10) & ( (!\audio_configuration|bit_index\(0) & (((config_data(5) & !\audio_configuration|bit_index\(1))))) # (\audio_configuration|bit_index\(0) & 
-- (config_data(11) & ((\audio_configuration|bit_index\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_data(11),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => ALT_INV_config_data(5),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	datae => ALT_INV_config_data(9),
	dataf => ALT_INV_config_data(10),
	combout => \audio_configuration|Mux1~2_combout\);

-- Location: MLABCELL_X28_Y10_N45
\process_1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~4_combout\ = ( \sw[2]~input_o\ & ( !\sw[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[3]~input_o\,
	dataf => \ALT_INV_sw[2]~input_o\,
	combout => \process_1~4_combout\);

-- Location: LABCELL_X30_Y10_N6
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( config_count(0) & ( (config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X29_Y10_N48
\config_data~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~24_combout\ = ( \process_1~0_combout\ & ( \Equal0~3_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) ) # ( !\process_1~0_combout\ & ( \Equal0~3_combout\ & ( (!\config_data~16_combout\ & ((!\process_1~2_combout\) # 
-- (\process_1~1_combout\))) ) ) ) # ( \process_1~0_combout\ & ( !\Equal0~3_combout\ & ( (!\config_data~16_combout\ & \process_1~1_combout\) ) ) ) # ( !\process_1~0_combout\ & ( !\Equal0~3_combout\ & ( (!\config_data~16_combout\ & (((\process_1~4_combout\ & 
-- !\process_1~2_combout\)) # (\process_1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000100010001000100010001010101010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~1_combout\,
	datac => \ALT_INV_process_1~4_combout\,
	datad => \ALT_INV_process_1~2_combout\,
	datae => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_Equal0~3_combout\,
	combout => \config_data~24_combout\);

-- Location: FF_X29_Y10_N50
\config_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~24_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(12));

-- Location: LABCELL_X29_Y10_N45
\audio_configuration|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~3_combout\ = ( config_data(12) & ( (!\audio_configuration|bit_index\(1) & !\audio_configuration|bit_index\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(1),
	datac => \audio_configuration|ALT_INV_bit_index\(0),
	dataf => ALT_INV_config_data(12),
	combout => \audio_configuration|Mux1~3_combout\);

-- Location: LABCELL_X30_Y10_N24
\config_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~7_combout\ = ( \sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & ((!config_count(1)) # ((!\audio_configuration|done_flag~q\) # (config_count(2))))) ) ) ) # ( !\sw[3]~input_o\ & ( config_count(0) & ( (!\sw[2]~input_o\ & 
-- ((!\audio_configuration|done_flag~q\) # (!config_count(1) $ (config_count(2))))) ) ) ) # ( \sw[3]~input_o\ & ( !config_count(0) & ( (!\sw[2]~input_o\) # ((!config_count(1) & (\audio_configuration|done_flag~q\ & config_count(2)))) ) ) ) # ( 
-- !\sw[3]~input_o\ & ( !config_count(0) & ( !\sw[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111001011100000110100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => \audio_configuration|ALT_INV_done_flag~q\,
	datac => \ALT_INV_sw[2]~input_o\,
	datad => ALT_INV_config_count(2),
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => ALT_INV_config_count(0),
	combout => \config_data~7_combout\);

-- Location: MLABCELL_X34_Y10_N48
\config_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~8_combout\ = ( !\sw[9]~input_o\ & ( \key[2]~input_o\ & ( !\key[1]~input_o\ ) ) ) # ( !\sw[9]~input_o\ & ( !\key[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~8_combout\);

-- Location: MLABCELL_X34_Y10_N42
\process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~3_combout\ = ( !\sw[9]~input_o\ & ( !\key[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \process_0~3_combout\);

-- Location: LABCELL_X30_Y10_N9
\config_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~9_combout\ = ( \audio_configuration|done_flag~q\ & ( (!config_count(1) & (config_count(2) & (!\sw[0]~input_o\ $ (\sw[1]~input_o\)))) # (config_count(1) & ((!\sw[0]~input_o\ $ (\sw[1]~input_o\)))) ) ) # ( !\audio_configuration|done_flag~q\ & ( 
-- !\sw[0]~input_o\ $ (\sw[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111101110000000001110111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \audio_configuration|ALT_INV_done_flag~q\,
	combout => \config_data~9_combout\);

-- Location: LABCELL_X31_Y10_N33
\config_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~10_combout\ = ( \process_0~3_combout\ & ( \config_data~9_combout\ & ( (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) ) # ( !\process_0~3_combout\ & ( \config_data~9_combout\ & ( ((!\config_data~8_combout\ & ((\process_1~0_combout\) 
-- # (\config_data~7_combout\)))) # (\process_0~2_combout\) ) ) ) # ( \process_0~3_combout\ & ( !\config_data~9_combout\ & ( (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) ) # ( !\process_0~3_combout\ & ( !\config_data~9_combout\ & ( 
-- (!\config_data~8_combout\) # (\process_0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_process_0~2_combout\,
	datab => \ALT_INV_config_data~7_combout\,
	datac => \ALT_INV_config_data~8_combout\,
	datad => \ALT_INV_process_1~0_combout\,
	datae => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_config_data~9_combout\,
	combout => \config_data~10_combout\);

-- Location: FF_X31_Y10_N34
\config_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~10_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(1));

-- Location: MLABCELL_X28_Y10_N21
\config_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~3_combout\ = ( \sw[2]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\ & ((!\sw[3]~input_o\) # (\Equal0~3_combout\)))) # (\key[2]~input_o\ & (((!\sw[3]~input_o\) # (\Equal0~3_combout\)))) ) ) # ( !\sw[2]~input_o\ & ( (\Equal0~3_combout\ & 
-- ((\sw[9]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011101110000011101110111000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[3]~input_o\,
	datad => \ALT_INV_Equal0~3_combout\,
	dataf => \ALT_INV_sw[2]~input_o\,
	combout => \config_data~3_combout\);

-- Location: MLABCELL_X28_Y10_N30
\config_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~5_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\ & ((!\key[1]~input_o\) # (!\key[3]~input_o\))) ) ) # ( !\key[2]~input_o\ & ( (!\sw[9]~input_o\ & !\key[1]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001100110000001100110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \config_data~5_combout\);

-- Location: LABCELL_X30_Y10_N3
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !config_count(0) & ( (config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datac => ALT_INV_config_count(2),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~2_combout\);

-- Location: MLABCELL_X28_Y10_N18
\config_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~2_combout\ = ( \Equal0~2_combout\ & ( (\sw[9]~input_o\) # (\key[2]~input_o\) ) ) # ( !\Equal0~2_combout\ & ( (\sw[0]~input_o\ & (\sw[1]~input_o\ & ((\sw[9]~input_o\) # (\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	dataf => \ALT_INV_Equal0~2_combout\,
	combout => \config_data~2_combout\);

-- Location: LABCELL_X30_Y10_N0
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( config_count(0) & ( (!config_count(1) & (!config_count(2) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_count(1),
	datab => ALT_INV_config_count(2),
	datac => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~1_combout\);

-- Location: MLABCELL_X28_Y10_N12
\config_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~1_combout\ = ( \sw[1]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\ & ((!\sw[0]~input_o\) # (\Equal0~1_combout\)))) # (\key[2]~input_o\ & ((!\sw[0]~input_o\) # ((\Equal0~1_combout\)))) ) ) # ( !\sw[1]~input_o\ & ( (\Equal0~1_combout\ & 
-- ((\sw[9]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111101000101110011110100010111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_sw[1]~input_o\,
	combout => \config_data~1_combout\);

-- Location: LABCELL_X30_Y10_N42
\config_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~4_combout\ = ( !\sw[3]~input_o\ & ( \sw[9]~input_o\ & ( (!config_count(2)) # ((!\audio_configuration|done_flag~q\) # (config_count(1))) ) ) ) # ( !\sw[3]~input_o\ & ( !\sw[9]~input_o\ & ( (\key[2]~input_o\ & ((!config_count(2)) # 
-- ((!\audio_configuration|done_flag~q\) # (config_count(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000101000000000000000011111111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => ALT_INV_config_count(2),
	datac => ALT_INV_config_count(1),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	datae => \ALT_INV_sw[3]~input_o\,
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \config_data~4_combout\);

-- Location: MLABCELL_X28_Y10_N24
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !config_count(0) & ( (!config_count(2) & (!config_count(1) & \audio_configuration|done_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_config_count(2),
	datac => ALT_INV_config_count(1),
	datad => \audio_configuration|ALT_INV_done_flag~q\,
	dataf => ALT_INV_config_count(0),
	combout => \Equal0~0_combout\);

-- Location: MLABCELL_X28_Y10_N15
\config_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~0_combout\ = ( \Equal0~0_combout\ & ( (\sw[9]~input_o\) # (\key[2]~input_o\) ) ) # ( !\Equal0~0_combout\ & ( (\sw[0]~input_o\ & (!\sw[1]~input_o\ & ((\sw[9]~input_o\) # (\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000000100000011000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[0]~input_o\,
	datac => \ALT_INV_sw[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \config_data~0_combout\);

-- Location: MLABCELL_X28_Y10_N0
\config_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~6_combout\ = ( \config_data~4_combout\ & ( \config_data~0_combout\ ) ) # ( !\config_data~4_combout\ & ( \config_data~0_combout\ ) ) # ( \config_data~4_combout\ & ( !\config_data~0_combout\ ) ) # ( !\config_data~4_combout\ & ( 
-- !\config_data~0_combout\ & ( (((\config_data~1_combout\) # (\config_data~2_combout\)) # (\config_data~5_combout\)) # (\config_data~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~3_combout\,
	datab => \ALT_INV_config_data~5_combout\,
	datac => \ALT_INV_config_data~2_combout\,
	datad => \ALT_INV_config_data~1_combout\,
	datae => \ALT_INV_config_data~4_combout\,
	dataf => \ALT_INV_config_data~0_combout\,
	combout => \config_data~6_combout\);

-- Location: FF_X28_Y10_N1
\config_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~6_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(0));

-- Location: LABCELL_X29_Y10_N3
\process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~4_combout\ = (!\key[1]~input_o\ & !\sw[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~4_combout\);

-- Location: MLABCELL_X34_Y10_N57
\config_data~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~13_combout\ = ( !\sw[9]~input_o\ & ( \key[3]~input_o\ & ( (!\key[0]~input_o\) # ((\key[1]~input_o\ & !\key[2]~input_o\)) ) ) ) # ( !\sw[9]~input_o\ & ( !\key[3]~input_o\ & ( (!\key[0]~input_o\) # (\key[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000000000000010101111101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	datae => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \config_data~13_combout\);

-- Location: LABCELL_X29_Y10_N54
\config_data~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~14_combout\ = ( \process_1~0_combout\ & ( \config_data~13_combout\ ) ) # ( !\process_1~0_combout\ & ( \config_data~13_combout\ ) ) # ( \process_1~0_combout\ & ( !\config_data~13_combout\ & ( (\process_1~1_combout\ & !\process_0~4_combout\) ) 
-- ) ) # ( !\process_1~0_combout\ & ( !\config_data~13_combout\ & ( (!\process_0~4_combout\ & (((\config_data~11_combout\ & !\process_1~2_combout\)) # (\process_1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000110000001100000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~11_combout\,
	datab => \ALT_INV_process_1~1_combout\,
	datac => \ALT_INV_process_0~4_combout\,
	datad => \ALT_INV_process_1~2_combout\,
	datae => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_config_data~13_combout\,
	combout => \config_data~14_combout\);

-- Location: FF_X29_Y10_N56
\config_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~14_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(3));

-- Location: LABCELL_X29_Y10_N0
\config_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~12_combout\ = ( !\config_data~8_combout\ & ( (!\config_data~9_combout\) # (((!\process_1~0_combout\ & \config_data~11_combout\)) # (\process_0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111011111111101011101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~9_combout\,
	datab => \ALT_INV_process_1~0_combout\,
	datac => \ALT_INV_config_data~11_combout\,
	datad => \ALT_INV_process_0~3_combout\,
	dataf => \ALT_INV_config_data~8_combout\,
	combout => \config_data~12_combout\);

-- Location: FF_X29_Y10_N2
\config_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~12_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(2));

-- Location: LABCELL_X29_Y10_N30
\audio_configuration|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~0_combout\ = ( config_data(2) & ( \audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (config_data(1))) # (\audio_configuration|bit_index\(1) & ((config_data(3)))) ) ) ) # ( !config_data(2) & ( 
-- \audio_configuration|bit_index\(0) & ( (!\audio_configuration|bit_index\(1) & (config_data(1))) # (\audio_configuration|bit_index\(1) & ((config_data(3)))) ) ) ) # ( config_data(2) & ( !\audio_configuration|bit_index\(0) & ( 
-- (\audio_configuration|bit_index\(1)) # (config_data(0)) ) ) ) # ( !config_data(2) & ( !\audio_configuration|bit_index\(0) & ( (config_data(0) & !\audio_configuration|bit_index\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_config_data(1),
	datab => ALT_INV_config_data(0),
	datac => ALT_INV_config_data(3),
	datad => \audio_configuration|ALT_INV_bit_index\(1),
	datae => ALT_INV_config_data(2),
	dataf => \audio_configuration|ALT_INV_bit_index\(0),
	combout => \audio_configuration|Mux1~0_combout\);

-- Location: LABCELL_X29_Y10_N6
\config_data~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~18_combout\ = ( \config_data~7_combout\ & ( ((!\process_1~2_combout\) # (\process_1~1_combout\)) # (\config_data~16_combout\) ) ) # ( !\config_data~7_combout\ & ( (((!\process_1~2_combout\ & \process_1~0_combout\)) # (\process_1~1_combout\)) 
-- # (\config_data~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111011111010111111101111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_config_data~16_combout\,
	datab => \ALT_INV_process_1~2_combout\,
	datac => \ALT_INV_process_1~1_combout\,
	datad => \ALT_INV_process_1~0_combout\,
	dataf => \ALT_INV_config_data~7_combout\,
	combout => \config_data~18_combout\);

-- Location: FF_X29_Y10_N7
\config_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~18_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(4));

-- Location: LABCELL_X29_Y10_N9
\process_1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_1~3_combout\ = (\sw[0]~input_o\ & !\sw[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[0]~input_o\,
	datad => \ALT_INV_sw[1]~input_o\,
	combout => \process_1~3_combout\);

-- Location: LABCELL_X29_Y11_N3
\config_data~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \config_data~17_combout\ = ( config_count(1) & ( \process_1~3_combout\ & ( !\config_data~16_combout\ ) ) ) # ( !config_count(1) & ( \process_1~3_combout\ & ( !\config_data~16_combout\ ) ) ) # ( !config_count(1) & ( !\process_1~3_combout\ & ( 
-- (\audio_configuration|done_flag~q\ & (!\config_data~16_combout\ & (!config_count(2) & !config_count(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_done_flag~q\,
	datab => \ALT_INV_config_data~16_combout\,
	datac => ALT_INV_config_count(2),
	datad => ALT_INV_config_count(0),
	datae => ALT_INV_config_count(1),
	dataf => \ALT_INV_process_1~3_combout\,
	combout => \config_data~17_combout\);

-- Location: FF_X29_Y11_N4
\config_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \config_data~17_combout\,
	sclr => \process_0~2_combout\,
	ena => \config_send_flag~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => config_data(7));

-- Location: LABCELL_X29_Y10_N42
\audio_configuration|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~1_combout\ = ( config_data(7) & ( (!\audio_configuration|bit_index\(1) & ((!\audio_configuration|bit_index\(0) & ((config_data(4)))) # (\audio_configuration|bit_index\(0) & (config_data(5))))) # 
-- (\audio_configuration|bit_index\(1) & (((config_data(5))) # (\audio_configuration|bit_index\(0)))) ) ) # ( !config_data(7) & ( (!\audio_configuration|bit_index\(1) & ((!\audio_configuration|bit_index\(0) & ((config_data(4)))) # 
-- (\audio_configuration|bit_index\(0) & (config_data(5))))) # (\audio_configuration|bit_index\(1) & (!\audio_configuration|bit_index\(0) & (config_data(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011010001110000001101000111000010111100111110001011110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_bit_index\(1),
	datab => \audio_configuration|ALT_INV_bit_index\(0),
	datac => ALT_INV_config_data(5),
	datad => ALT_INV_config_data(4),
	dataf => ALT_INV_config_data(7),
	combout => \audio_configuration|Mux1~1_combout\);

-- Location: LABCELL_X29_Y10_N24
\audio_configuration|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Mux1~4_combout\ = ( \audio_configuration|bit_index\(3) & ( \audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & (\audio_configuration|Mux1~2_combout\)) # (\audio_configuration|bit_index\(2) & 
-- ((\audio_configuration|Mux1~3_combout\))) ) ) ) # ( !\audio_configuration|bit_index\(3) & ( \audio_configuration|Mux1~1_combout\ & ( (\audio_configuration|Mux1~0_combout\) # (\audio_configuration|bit_index\(2)) ) ) ) # ( \audio_configuration|bit_index\(3) 
-- & ( !\audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & (\audio_configuration|Mux1~2_combout\)) # (\audio_configuration|bit_index\(2) & ((\audio_configuration|Mux1~3_combout\))) ) ) ) # ( !\audio_configuration|bit_index\(3) & 
-- ( !\audio_configuration|Mux1~1_combout\ & ( (!\audio_configuration|bit_index\(2) & \audio_configuration|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Mux1~2_combout\,
	datab => \audio_configuration|ALT_INV_Mux1~3_combout\,
	datac => \audio_configuration|ALT_INV_bit_index\(2),
	datad => \audio_configuration|ALT_INV_Mux1~0_combout\,
	datae => \audio_configuration|ALT_INV_bit_index\(3),
	dataf => \audio_configuration|ALT_INV_Mux1~1_combout\,
	combout => \audio_configuration|Mux1~4_combout\);

-- Location: LABCELL_X27_Y14_N54
\audio_configuration|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector25~1_combout\ = ( \audio_configuration|current_state.st6~q\ & ( ((!\audio_configuration|current_state.st0~q\) # (\audio_configuration|Mux1~4_combout\)) # (\audio_configuration|Selector25~0_combout\) ) ) # ( 
-- !\audio_configuration|current_state.st6~q\ & ( ((!\audio_configuration|current_state.st0~q\) # ((\audio_configuration|Mux1~4_combout\ & \audio_configuration|current_state.st4~q\))) # (\audio_configuration|Selector25~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010111111111110101011111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_Selector25~0_combout\,
	datab => \audio_configuration|ALT_INV_Mux1~4_combout\,
	datac => \audio_configuration|ALT_INV_current_state.st4~q\,
	datad => \audio_configuration|ALT_INV_current_state.st0~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st6~q\,
	combout => \audio_configuration|Selector25~1_combout\);

-- Location: FF_X27_Y14_N55
\audio_configuration|sdin~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector25~1_combout\,
	ena => \audio_configuration|sdin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sdin~reg0_q\);

-- Location: LABCELL_X27_Y14_N9
\audio_configuration|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|Selector26~0_combout\ = ( \audio_configuration|current_state.st2~q\ & ( !\audio_configuration|get_ack~q\ ) ) # ( !\audio_configuration|current_state.st2~q\ & ( (!\audio_configuration|get_ack~q\) # 
-- ((!\audio_configuration|current_state.st4~q\ & !\audio_configuration|current_state.st6~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st4~q\,
	datab => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_get_ack~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	combout => \audio_configuration|Selector26~0_combout\);

-- Location: FF_X27_Y14_N11
\audio_configuration|sdin~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|Selector26~0_combout\,
	ena => \audio_configuration|sdin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sdin~en_q\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 13,
	dprio0_cnt_lo_div => 12,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G5
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X47_Y18_N30
\audio_data_sender|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~33_sumout\ = SUM(( \audio_data_sender|sampling_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \audio_data_sender|Add0~34\ = CARRY(( \audio_data_sender|sampling_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(0),
	cin => GND,
	sumout => \audio_data_sender|Add0~33_sumout\,
	cout => \audio_data_sender|Add0~34\);

-- Location: FF_X47_Y18_N32
\audio_data_sender|sampling_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~33_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(0));

-- Location: MLABCELL_X47_Y18_N33
\audio_data_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~5_sumout\ = SUM(( \audio_data_sender|sampling_counter\(1) ) + ( GND ) + ( \audio_data_sender|Add0~34\ ))
-- \audio_data_sender|Add0~6\ = CARRY(( \audio_data_sender|sampling_counter\(1) ) + ( GND ) + ( \audio_data_sender|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(1),
	cin => \audio_data_sender|Add0~34\,
	sumout => \audio_data_sender|Add0~5_sumout\,
	cout => \audio_data_sender|Add0~6\);

-- Location: FF_X47_Y18_N34
\audio_data_sender|sampling_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~5_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(1));

-- Location: MLABCELL_X47_Y18_N36
\audio_data_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~9_sumout\ = SUM(( \audio_data_sender|sampling_counter\(2) ) + ( GND ) + ( \audio_data_sender|Add0~6\ ))
-- \audio_data_sender|Add0~10\ = CARRY(( \audio_data_sender|sampling_counter\(2) ) + ( GND ) + ( \audio_data_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(2),
	cin => \audio_data_sender|Add0~6\,
	sumout => \audio_data_sender|Add0~9_sumout\,
	cout => \audio_data_sender|Add0~10\);

-- Location: FF_X47_Y18_N37
\audio_data_sender|sampling_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~9_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(2));

-- Location: MLABCELL_X47_Y18_N39
\audio_data_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~17_sumout\ = SUM(( \audio_data_sender|sampling_counter\(3) ) + ( GND ) + ( \audio_data_sender|Add0~10\ ))
-- \audio_data_sender|Add0~18\ = CARRY(( \audio_data_sender|sampling_counter\(3) ) + ( GND ) + ( \audio_data_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(3),
	cin => \audio_data_sender|Add0~10\,
	sumout => \audio_data_sender|Add0~17_sumout\,
	cout => \audio_data_sender|Add0~18\);

-- Location: FF_X47_Y18_N41
\audio_data_sender|sampling_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~17_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(3));

-- Location: MLABCELL_X47_Y18_N42
\audio_data_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~13_sumout\ = SUM(( \audio_data_sender|sampling_counter\(4) ) + ( GND ) + ( \audio_data_sender|Add0~18\ ))
-- \audio_data_sender|Add0~14\ = CARRY(( \audio_data_sender|sampling_counter\(4) ) + ( GND ) + ( \audio_data_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(4),
	cin => \audio_data_sender|Add0~18\,
	sumout => \audio_data_sender|Add0~13_sumout\,
	cout => \audio_data_sender|Add0~14\);

-- Location: FF_X47_Y18_N43
\audio_data_sender|sampling_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~13_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(4));

-- Location: MLABCELL_X47_Y18_N45
\audio_data_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~29_sumout\ = SUM(( \audio_data_sender|sampling_counter\(5) ) + ( GND ) + ( \audio_data_sender|Add0~14\ ))
-- \audio_data_sender|Add0~30\ = CARRY(( \audio_data_sender|sampling_counter\(5) ) + ( GND ) + ( \audio_data_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(5),
	cin => \audio_data_sender|Add0~14\,
	sumout => \audio_data_sender|Add0~29_sumout\,
	cout => \audio_data_sender|Add0~30\);

-- Location: FF_X47_Y18_N47
\audio_data_sender|sampling_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~29_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(5));

-- Location: MLABCELL_X47_Y18_N48
\audio_data_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~25_sumout\ = SUM(( \audio_data_sender|sampling_counter\(6) ) + ( GND ) + ( \audio_data_sender|Add0~30\ ))
-- \audio_data_sender|Add0~26\ = CARRY(( \audio_data_sender|sampling_counter\(6) ) + ( GND ) + ( \audio_data_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(6),
	cin => \audio_data_sender|Add0~30\,
	sumout => \audio_data_sender|Add0~25_sumout\,
	cout => \audio_data_sender|Add0~26\);

-- Location: FF_X47_Y18_N50
\audio_data_sender|sampling_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~25_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(6));

-- Location: MLABCELL_X47_Y18_N51
\audio_data_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~21_sumout\ = SUM(( \audio_data_sender|sampling_counter\(7) ) + ( GND ) + ( \audio_data_sender|Add0~26\ ))
-- \audio_data_sender|Add0~22\ = CARRY(( \audio_data_sender|sampling_counter\(7) ) + ( GND ) + ( \audio_data_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(7),
	cin => \audio_data_sender|Add0~26\,
	sumout => \audio_data_sender|Add0~21_sumout\,
	cout => \audio_data_sender|Add0~22\);

-- Location: FF_X47_Y18_N53
\audio_data_sender|sampling_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~21_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(7));

-- Location: MLABCELL_X47_Y18_N0
\audio_data_sender|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~1_combout\ = ( \audio_data_sender|sampling_counter\(3) & ( (\audio_data_sender|sampling_counter\(6) & (\audio_data_sender|sampling_counter\(5) & (\audio_data_sender|sampling_counter\(7) & 
-- \audio_data_sender|sampling_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_sampling_counter\(6),
	datab => \audio_data_sender|ALT_INV_sampling_counter\(5),
	datac => \audio_data_sender|ALT_INV_sampling_counter\(7),
	datad => \audio_data_sender|ALT_INV_sampling_counter\(4),
	dataf => \audio_data_sender|ALT_INV_sampling_counter\(3),
	combout => \audio_data_sender|LessThan0~1_combout\);

-- Location: MLABCELL_X47_Y18_N54
\audio_data_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add0~1_sumout\ = SUM(( \audio_data_sender|sampling_counter\(8) ) + ( GND ) + ( \audio_data_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	cin => \audio_data_sender|Add0~22\,
	sumout => \audio_data_sender|Add0~1_sumout\);

-- Location: FF_X47_Y18_N55
\audio_data_sender|sampling_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|Add0~1_sumout\,
	sclr => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sampling_counter\(8));

-- Location: MLABCELL_X47_Y18_N3
\audio_data_sender|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~0_combout\ = ( !\audio_data_sender|sampling_counter\(1) & ( !\audio_data_sender|sampling_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_data_sender|ALT_INV_sampling_counter\(2),
	dataf => \audio_data_sender|ALT_INV_sampling_counter\(1),
	combout => \audio_data_sender|LessThan0~0_combout\);

-- Location: LABCELL_X46_Y18_N42
\audio_data_sender|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|LessThan0~2_combout\ = ( \audio_data_sender|LessThan0~0_combout\ & ( \audio_data_sender|sampling_counter\(8) ) ) # ( !\audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8)) # 
-- (\audio_data_sender|LessThan0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datab => \audio_data_sender|ALT_INV_sampling_counter\(8),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|LessThan0~2_combout\);

-- Location: LABCELL_X46_Y18_N6
\audio_data_sender|clk_en~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|clk_en~feeder_combout\ = ( \audio_data_sender|LessThan0~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \audio_data_sender|ALT_INV_LessThan0~2_combout\,
	combout => \audio_data_sender|clk_en~feeder_combout\);

-- Location: FF_X46_Y18_N7
\audio_data_sender|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|clk_en~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|clk_en~q\);

-- Location: FF_X43_Y16_N34
\audio_data_sender|daclr~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_data_sender|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|daclr~DUPLICATE_q\);

-- Location: FF_X46_Y18_N1
\audio_data_sender|bit_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(0));

-- Location: LABCELL_X46_Y18_N0
\audio_data_sender|bit_index[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[0]~3_combout\ = ( \audio_data_sender|bit_index\(0) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|sending_sample~q\) # ((!\audio_data_sender|bit_index~0_combout\ & 
-- !\audio_data_sender|sampling_counter\(8))) ) ) ) # ( !\audio_data_sender|bit_index\(0) & ( \audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( 
-- \audio_data_sender|bit_index\(0) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|sending_sample~q\) # ((!\audio_data_sender|bit_index~0_combout\ & (!\audio_data_sender|LessThan0~1_combout\ & 
-- !\audio_data_sender|sampling_counter\(8)))) ) ) ) # ( !\audio_data_sender|bit_index\(0) & ( !\audio_data_sender|LessThan0~0_combout\ & ( ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)) # 
-- (\audio_data_sender|bit_index~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111111011001100110001010101111111111110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(0),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[0]~3_combout\);

-- Location: FF_X46_Y18_N2
\audio_data_sender|bit_index[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y18_N18
\audio_data_sender|bit_index[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[1]~1_combout\ = ( \audio_data_sender|bit_index\(1) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(1) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & ((\audio_data_sender|sampling_counter\(8)))) # (\audio_data_sender|bit_index~0_combout\ & 
-- (!\audio_data_sender|bit_index[0]~DUPLICATE_q\)) ) ) ) # ( \audio_data_sender|bit_index\(1) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & (((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # 
-- (\audio_data_sender|bit_index~0_combout\ & (!\audio_data_sender|bit_index[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111011101110110111011101110100100010111011101101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(1),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[1]~1_combout\);

-- Location: FF_X46_Y18_N19
\audio_data_sender|bit_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(1));

-- Location: LABCELL_X46_Y18_N51
\audio_data_sender|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Add1~0_combout\ = ( !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|bit_index[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Add1~0_combout\);

-- Location: LABCELL_X46_Y18_N54
\audio_data_sender|bit_index[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[2]~2_combout\ = ( \audio_data_sender|bit_index\(2) & ( \audio_data_sender|Add1~0_combout\ & ( !\audio_data_sender|bit_index~0_combout\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( \audio_data_sender|Add1~0_combout\ & ( 
-- (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8))) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( \audio_data_sender|bit_index\(2) & ( 
-- !\audio_data_sender|Add1~0_combout\ ) ) # ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|Add1~0_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # 
-- (\audio_data_sender|sampling_counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100111111111111111100111011111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_Add1~0_combout\,
	combout => \audio_data_sender|bit_index[2]~2_combout\);

-- Location: FF_X46_Y18_N55
\audio_data_sender|bit_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(2));

-- Location: LABCELL_X46_Y18_N27
\audio_data_sender|bit_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~4_combout\ = ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( !\audio_data_sender|bit_index\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \audio_data_sender|ALT_INV_bit_index\(0),
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~4_combout\);

-- Location: LABCELL_X46_Y18_N57
\audio_data_sender|bit_index[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[3]~5_combout\ = ( \audio_data_sender|bit_index\(3) & ( \audio_data_sender|bit_index~4_combout\ & ( !\audio_data_sender|bit_index~0_combout\ ) ) ) # ( !\audio_data_sender|bit_index\(3) & ( 
-- \audio_data_sender|bit_index~4_combout\ & ( (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8))) # (\audio_data_sender|bit_index~0_combout\) ) ) ) # ( 
-- \audio_data_sender|bit_index\(3) & ( !\audio_data_sender|bit_index~4_combout\ ) ) # ( !\audio_data_sender|bit_index\(3) & ( !\audio_data_sender|bit_index~4_combout\ & ( (!\audio_data_sender|bit_index~0_combout\ & 
-- (((!\audio_data_sender|LessThan0~0_combout\ & \audio_data_sender|LessThan0~1_combout\)) # (\audio_data_sender|sampling_counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100111111111111111100111111101111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	datab => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datac => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datad => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datae => \audio_data_sender|ALT_INV_bit_index\(3),
	dataf => \audio_data_sender|ALT_INV_bit_index~4_combout\,
	combout => \audio_data_sender|bit_index[3]~5_combout\);

-- Location: FF_X46_Y18_N59
\audio_data_sender|bit_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(3));

-- Location: LABCELL_X46_Y18_N48
\audio_data_sender|bit_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~6_combout\ = ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index[0]~DUPLICATE_q\ & (!\audio_data_sender|bit_index\(2) & !\audio_data_sender|bit_index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index\(2),
	datad => \audio_data_sender|ALT_INV_bit_index\(3),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~6_combout\);

-- Location: LABCELL_X46_Y18_N36
\audio_data_sender|bit_index[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index[4]~7_combout\ = ( \audio_data_sender|bit_index\(4) & ( \audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~6_combout\) # (!\audio_data_sender|sending_sample~q\) ) ) ) # ( 
-- !\audio_data_sender|bit_index\(4) & ( \audio_data_sender|LessThan0~0_combout\ & ( (\audio_data_sender|sampling_counter\(8) & ((!\audio_data_sender|sending_sample~q\) # (\audio_data_sender|bit_index~6_combout\))) ) ) ) # ( \audio_data_sender|bit_index\(4) 
-- & ( !\audio_data_sender|LessThan0~0_combout\ & ( (!\audio_data_sender|bit_index~6_combout\) # (!\audio_data_sender|sending_sample~q\) ) ) ) # ( !\audio_data_sender|bit_index\(4) & ( !\audio_data_sender|LessThan0~0_combout\ & ( 
-- (!\audio_data_sender|bit_index~6_combout\ & (!\audio_data_sender|sending_sample~q\ & ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # (\audio_data_sender|bit_index~6_combout\ & 
-- (((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111011101111011101110111000000000110111011110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index~6_combout\,
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datac => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datad => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datae => \audio_data_sender|ALT_INV_bit_index\(4),
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|bit_index[4]~7_combout\);

-- Location: FF_X46_Y18_N38
\audio_data_sender|bit_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|bit_index[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|bit_index\(4));

-- Location: LABCELL_X46_Y18_N12
\audio_data_sender|bit_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|bit_index~0_combout\ = ( \audio_data_sender|bit_index\(2) & ( \audio_data_sender|bit_index\(1) & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( \audio_data_sender|bit_index\(1) & ( 
-- \audio_data_sender|sending_sample~q\ ) ) ) # ( \audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( !\audio_data_sender|bit_index\(2) & ( !\audio_data_sender|bit_index\(1) & ( 
-- (\audio_data_sender|sending_sample~q\ & (((\audio_data_sender|bit_index\(4)) # (\audio_data_sender|bit_index\(3))) # (\audio_data_sender|bit_index[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	datab => \audio_data_sender|ALT_INV_bit_index\(3),
	datac => \audio_data_sender|ALT_INV_bit_index\(4),
	datad => \audio_data_sender|ALT_INV_sending_sample~q\,
	datae => \audio_data_sender|ALT_INV_bit_index\(2),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|bit_index~0_combout\);

-- Location: LABCELL_X46_Y18_N45
\audio_data_sender|sending_sample~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|sending_sample~0_combout\ = ( \audio_data_sender|LessThan0~0_combout\ & ( ((\audio_data_sender|sampling_counter\(8) & !\audio_data_sender|sending_sample~q\)) # (\audio_data_sender|bit_index~0_combout\) ) ) # ( 
-- !\audio_data_sender|LessThan0~0_combout\ & ( ((!\audio_data_sender|sending_sample~q\ & ((\audio_data_sender|sampling_counter\(8)) # (\audio_data_sender|LessThan0~1_combout\)))) # (\audio_data_sender|bit_index~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100001111011111110000111100111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_LessThan0~1_combout\,
	datab => \audio_data_sender|ALT_INV_sampling_counter\(8),
	datac => \audio_data_sender|ALT_INV_bit_index~0_combout\,
	datad => \audio_data_sender|ALT_INV_sending_sample~q\,
	dataf => \audio_data_sender|ALT_INV_LessThan0~0_combout\,
	combout => \audio_data_sender|sending_sample~0_combout\);

-- Location: FF_X46_Y18_N47
\audio_data_sender|sending_sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|sending_sample~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|sending_sample~q\);

-- Location: LABCELL_X51_Y18_N48
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: MLABCELL_X47_Y16_N30
\read_addr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~1_combout\ = (\sw[9]~input_o\ & (\key[1]~input_o\ & ((!\key[3]~input_o\) # (!\key[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000000101010000000000010101000000000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \read_addr~1_combout\);

-- Location: MLABCELL_X47_Y16_N0
\read_addr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[0]~feeder_combout\ = \read_addr~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~1_combout\,
	combout => \read_addr[0]~feeder_combout\);

-- Location: LABCELL_X46_Y16_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( read_addr(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( read_addr(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(0),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X43_Y16_N39
\process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = ( !\key[0]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \process_0~0_combout\);

-- Location: LABCELL_X45_Y16_N54
\k1_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~1_combout\ = ( \key[3]~input_o\ & ( (\k1_sig~q\ & ((!\sw[9]~input_o\) # ((\key[0]~input_o\ & \key[2]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k1_sig~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000110010001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k1_sig~1_combout\);

-- Location: LABCELL_X45_Y16_N15
\process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~1_combout\ = (!\key[1]~input_o\ & \sw[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	combout => \process_0~1_combout\);

-- Location: LABCELL_X45_Y16_N51
\k0_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~1_combout\ = (!\sw[9]~input_o\ & (\k0_sig~q\)) # (\sw[9]~input_o\ & ((!\key[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110000001111110011000000111111001100000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k0_sig~q\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	combout => \k0_sig~1_combout\);

-- Location: MLABCELL_X47_Y16_N12
\read_addr[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[17]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[17]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N36
\read_addr[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[16]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[16]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N39
\read_addr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~9_combout\ = ( \key[3]~input_o\ & ( (\sw[9]~input_o\ & !\key[1]~input_o\) ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # (\key[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \read_addr~9_combout\);

-- Location: MLABCELL_X47_Y16_N18
\read_addr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[14]~feeder_combout\ = ( \read_addr~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[14]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N33
\k0_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~0_combout\ = (\sw[9]~input_o\ & ((!\key[3]~input_o\) # ((!\key[2]~input_o\) # (!\key[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010001010101010101000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \k0_sig~0_combout\);

-- Location: MLABCELL_X47_Y16_N57
\read_addr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[12]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \read_addr[12]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N54
\read_addr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~11_combout\ = ( \key[2]~input_o\ & ( (!\key[1]~input_o\ & \sw[9]~input_o\) ) ) # ( !\key[2]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \read_addr~11_combout\);

-- Location: MLABCELL_X47_Y16_N6
\read_addr[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[10]~feeder_combout\ = \k0_sig~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_k0_sig~0_combout\,
	combout => \read_addr[10]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N3
\read_addr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[8]~feeder_combout\ = \read_addr~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~1_combout\,
	combout => \read_addr[8]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N21
\read_addr[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[7]~feeder_combout\ = ( \k0_sig~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_k0_sig~0_combout\,
	combout => \read_addr[7]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N36
\read_addr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr~10_combout\ = (\sw[9]~input_o\ & (!\key[3]~input_o\ & (\key[2]~input_o\ & \key[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \read_addr~10_combout\);

-- Location: LABCELL_X45_Y16_N12
\read_addr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[6]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[6]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N45
\read_addr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[5]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[5]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N39
\read_addr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[4]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[4]~feeder_combout\);

-- Location: LABCELL_X45_Y16_N0
\read_addr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[3]~feeder_combout\ = \read_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~10_combout\,
	combout => \read_addr[3]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N42
\read_addr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[2]~feeder_combout\);

-- Location: MLABCELL_X47_Y16_N9
\read_addr[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[1]~feeder_combout\ = \read_addr~9_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_read_addr~9_combout\,
	combout => \read_addr[1]~feeder_combout\);

-- Location: LABCELL_X46_Y16_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( read_addr(1) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( read_addr(1) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(1),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X45_Y16_N48
\k2_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~1_combout\ = ( !\k1_sig~q\ & ( (!\k0_sig~q\ & (\audio_data_sender|daclr~DUPLICATE_q\ & \sw[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k0_sig~q\,
	datac => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_k1_sig~q\,
	combout => \k2_sig~1_combout\);

-- Location: LABCELL_X45_Y16_N42
\k2_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~2_combout\ = ( \key[3]~input_o\ & ( (\k2_sig~q\ & ((!\sw[9]~input_o\) # ((\key[0]~input_o\ & \key[1]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (\k2_sig~q\ & !\sw[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000010000111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_k2_sig~q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k2_sig~2_combout\);

-- Location: LABCELL_X50_Y16_N18
\LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~3_combout\ = ( read_addr(13) & ( read_addr(15) & ( (!read_addr(14) & !read_addr(16)) ) ) ) # ( !read_addr(13) & ( read_addr(15) & ( !read_addr(16) ) ) ) # ( read_addr(13) & ( !read_addr(15) & ( !read_addr(16) ) ) ) # ( !read_addr(13) & ( 
-- !read_addr(15) & ( !read_addr(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	datad => ALT_INV_read_addr(16),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(15),
	combout => \LessThan2~3_combout\);

-- Location: LABCELL_X50_Y16_N42
\LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~1_combout\ = ( !read_addr(10) & ( (!read_addr(12) & (!read_addr(16) & !read_addr(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(16),
	datac => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan2~1_combout\);

-- Location: MLABCELL_X47_Y18_N6
\LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~0_combout\ = ( read_addr(5) & ( read_addr(2) & ( (read_addr(4) & (read_addr(3) & (read_addr(6) & read_addr(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(4),
	datab => ALT_INV_read_addr(3),
	datac => ALT_INV_read_addr(6),
	datad => ALT_INV_read_addr(7),
	datae => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(2),
	combout => \LessThan2~0_combout\);

-- Location: LABCELL_X50_Y16_N45
\LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~2_combout\ = ( !read_addr(11) & ( (!read_addr(12) & (!read_addr(16) & !read_addr(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datab => ALT_INV_read_addr(16),
	datac => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(11),
	combout => \LessThan2~2_combout\);

-- Location: LABCELL_X50_Y16_N54
\LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan2~4_combout\ = ( read_addr(8) & ( read_addr(1) & ( (!\LessThan2~3_combout\ & (!\LessThan2~1_combout\ & ((!\LessThan2~2_combout\) # (\LessThan2~0_combout\)))) ) ) ) # ( !read_addr(8) & ( read_addr(1) & ( (!\LessThan2~3_combout\ & 
-- (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) ) # ( read_addr(8) & ( !read_addr(1) & ( (!\LessThan2~3_combout\ & (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) ) # ( !read_addr(8) & ( !read_addr(1) & ( (!\LessThan2~3_combout\ & 
-- (!\LessThan2~1_combout\ & !\LessThan2~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~3_combout\,
	datab => \ALT_INV_LessThan2~1_combout\,
	datac => \ALT_INV_LessThan2~0_combout\,
	datad => \ALT_INV_LessThan2~2_combout\,
	datae => ALT_INV_read_addr(8),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan2~4_combout\);

-- Location: LABCELL_X45_Y16_N45
\k2_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~0_combout\ = (\key[0]~input_o\ & (\key[1]~input_o\ & (\sw[9]~input_o\ & !\key[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[0]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	combout => \k2_sig~0_combout\);

-- Location: LABCELL_X45_Y16_N24
\k2_sig~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \k2_sig~3_combout\ = ( read_addr(17) & ( ((!\k2_sig~1_combout\ & \k2_sig~2_combout\)) # (\k2_sig~0_combout\) ) ) # ( !read_addr(17) & ( ((\k2_sig~2_combout\ & ((!\k2_sig~1_combout\) # (!\LessThan2~4_combout\)))) # (\k2_sig~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001011111111001100101111111100100010111111110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~1_combout\,
	datab => \ALT_INV_k2_sig~2_combout\,
	datac => \ALT_INV_LessThan2~4_combout\,
	datad => \ALT_INV_k2_sig~0_combout\,
	dataf => ALT_INV_read_addr(17),
	combout => \k2_sig~3_combout\);

-- Location: FF_X45_Y16_N26
k2_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k2_sig~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k2_sig~q\);

-- Location: FF_X43_Y16_N35
\audio_data_sender|daclr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => \audio_data_sender|clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|daclr~q\);

-- Location: LABCELL_X43_Y16_N18
\DISP5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~2_combout\ = (\key[0]~input_o\ & (\key[2]~input_o\ & \key[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[1]~input_o\,
	combout => \DISP5~2_combout\);

-- Location: LABCELL_X43_Y16_N0
\k3_sig~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~3_combout\ = ( \k0_sig~q\ & ( \DISP5~2_combout\ & ( \k3_sig~q\ ) ) ) # ( !\k0_sig~q\ & ( \DISP5~2_combout\ & ( (\k3_sig~q\ & ((!\audio_data_sender|daclr~q\) # ((\k2_sig~q\) # (\k1_sig~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_daclr~q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k2_sig~q\,
	datad => \ALT_INV_k3_sig~q\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_DISP5~2_combout\,
	combout => \k3_sig~3_combout\);

-- Location: LABCELL_X50_Y16_N9
\LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~2_combout\ = ( !read_addr(13) & ( !read_addr(15) & ( (!read_addr(12) & !read_addr(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(14),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(15),
	combout => \LessThan3~2_combout\);

-- Location: LABCELL_X45_Y16_N27
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( read_addr(10) & ( read_addr(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(11),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan3~0_combout\);

-- Location: LABCELL_X50_Y16_N0
\LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = ( read_addr(9) & ( read_addr(1) & ( \LessThan3~0_combout\ ) ) ) # ( !read_addr(9) & ( read_addr(1) & ( (\LessThan3~0_combout\ & (((\LessThan2~0_combout\ & read_addr(0))) # (read_addr(8)))) ) ) ) # ( read_addr(9) & ( !read_addr(1) & 
-- ( \LessThan3~0_combout\ ) ) ) # ( !read_addr(9) & ( !read_addr(1) & ( (read_addr(8) & \LessThan3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100000000001101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan2~0_combout\,
	datab => ALT_INV_read_addr(8),
	datac => ALT_INV_read_addr(0),
	datad => \ALT_INV_LessThan3~0_combout\,
	datae => ALT_INV_read_addr(9),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan3~1_combout\);

-- Location: LABCELL_X43_Y16_N54
\k3_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~2_combout\ = ( \key[1]~input_o\ & ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) ) # ( !\key[1]~input_o\ & ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) ) # ( \key[1]~input_o\ & ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & 
-- (((\k3_sig~q\)))) # (\sw[9]~input_o\ & (\key[2]~input_o\ & (\key[0]~input_o\))) ) ) ) # ( !\key[1]~input_o\ & ( !\key[3]~input_o\ & ( (!\sw[9]~input_o\ & \k3_sig~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000011111000100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	datad => \ALT_INV_k3_sig~q\,
	datae => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \k3_sig~2_combout\);

-- Location: LABCELL_X43_Y16_N21
\k3_sig~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~1_combout\ = ( \k3_sig~q\ & ( (\key[2]~input_o\ & (\key[0]~input_o\ & (!read_addr(17) & \key[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => ALT_INV_read_addr(17),
	datad => \ALT_INV_key[1]~input_o\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \k3_sig~1_combout\);

-- Location: LABCELL_X43_Y16_N12
\k3_sig~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~4_combout\ = ( \k3_sig~2_combout\ & ( \k3_sig~1_combout\ ) ) # ( !\k3_sig~2_combout\ & ( \k3_sig~1_combout\ & ( ((!read_addr(16)) # ((\LessThan3~2_combout\ & !\LessThan3~1_combout\))) # (\k3_sig~3_combout\) ) ) ) # ( \k3_sig~2_combout\ & ( 
-- !\k3_sig~1_combout\ ) ) # ( !\k3_sig~2_combout\ & ( !\k3_sig~1_combout\ & ( \k3_sig~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111111111011101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k3_sig~3_combout\,
	datab => \ALT_INV_LessThan3~2_combout\,
	datac => \ALT_INV_LessThan3~1_combout\,
	datad => ALT_INV_read_addr(16),
	datae => \ALT_INV_k3_sig~2_combout\,
	dataf => \ALT_INV_k3_sig~1_combout\,
	combout => \k3_sig~4_combout\);

-- Location: FF_X43_Y16_N14
k3_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k3_sig~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k3_sig~q\);

-- Location: LABCELL_X43_Y16_N9
\process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~5_combout\ = ( !\k3_sig~q\ & ( (!\k2_sig~q\ & (!\k0_sig~q\ & !\k1_sig~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_k1_sig~q\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \process_0~5_combout\);

-- Location: MLABCELL_X84_Y9_N0
\DISP0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~2_combout\ = ( \key[2]~input_o\ & ( (\key[3]~input_o\ & (\key[1]~input_o\ & \key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[3]~input_o\,
	datab => \ALT_INV_key[1]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP0~2_combout\);

-- Location: LABCELL_X43_Y16_N51
\read_addr[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~8_combout\ = ( \audio_data_sender|daclr~q\ ) # ( !\audio_data_sender|daclr~q\ & ( (!\sw[9]~input_o\) # ((!\DISP0~2_combout\) # (\process_0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101111111111111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_process_0~5_combout\,
	datad => \ALT_INV_DISP0~2_combout\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~8_combout\);

-- Location: FF_X47_Y16_N11
\read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[1]~feeder_combout\,
	asdata => \Add0~5_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(1));

-- Location: LABCELL_X46_Y16_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( read_addr(2) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( read_addr(2) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(2),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X47_Y16_N44
\read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[2]~feeder_combout\,
	asdata => \Add0~9_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(2));

-- Location: LABCELL_X46_Y16_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( read_addr(3) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( read_addr(3) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(3),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X45_Y16_N2
\read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[3]~feeder_combout\,
	asdata => \Add0~13_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(3));

-- Location: LABCELL_X46_Y16_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( read_addr(4) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( read_addr(4) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(4),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X45_Y16_N41
\read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[4]~feeder_combout\,
	asdata => \Add0~17_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(4));

-- Location: LABCELL_X46_Y16_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( read_addr(5) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( read_addr(5) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(5),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: FF_X47_Y16_N47
\read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[5]~feeder_combout\,
	asdata => \Add0~21_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(5));

-- Location: LABCELL_X46_Y16_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( read_addr(6) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( read_addr(6) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(6),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: FF_X45_Y16_N14
\read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[6]~feeder_combout\,
	asdata => \Add0~25_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(6));

-- Location: LABCELL_X46_Y16_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( read_addr(7) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( read_addr(7) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(7),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X47_Y16_N23
\read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[7]~feeder_combout\,
	asdata => \Add0~29_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(7));

-- Location: LABCELL_X46_Y16_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( read_addr(8) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( read_addr(8) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(8),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: FF_X47_Y16_N5
\read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[8]~feeder_combout\,
	asdata => \Add0~33_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(8));

-- Location: LABCELL_X46_Y16_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( read_addr(9) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( read_addr(9) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(9),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: FF_X45_Y16_N17
\read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \process_0~1_combout\,
	asdata => \Add0~37_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(9));

-- Location: LABCELL_X46_Y16_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( read_addr(10) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( read_addr(10) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(10),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: FF_X47_Y16_N8
\read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[10]~feeder_combout\,
	asdata => \Add0~41_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(10));

-- Location: LABCELL_X46_Y16_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( read_addr(11) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( read_addr(11) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(11),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: FF_X47_Y16_N56
\read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~11_combout\,
	asdata => \Add0~45_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(11));

-- Location: LABCELL_X46_Y16_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( read_addr(12) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( read_addr(12) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(12),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: FF_X47_Y16_N59
\read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[12]~feeder_combout\,
	asdata => \Add0~49_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(12));

-- Location: LABCELL_X46_Y16_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( read_addr(13) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( read_addr(13) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(13),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: FF_X47_Y16_N35
\read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k0_sig~0_combout\,
	asdata => \Add0~53_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(13));

-- Location: LABCELL_X46_Y16_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( read_addr(14) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( read_addr(14) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(14),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: FF_X47_Y16_N20
\read_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[14]~feeder_combout\,
	asdata => \Add0~57_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(14));

-- Location: LABCELL_X46_Y16_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( read_addr(15) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( read_addr(15) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(15),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: FF_X47_Y16_N32
\read_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr~1_combout\,
	asdata => \Add0~61_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(15));

-- Location: LABCELL_X46_Y16_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( read_addr(16) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( read_addr(16) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(16),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: FF_X47_Y16_N38
\read_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[16]~feeder_combout\,
	asdata => \Add0~65_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(16));

-- Location: LABCELL_X46_Y16_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( read_addr(17) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_read_addr(17),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\);

-- Location: FF_X47_Y16_N14
\read_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[17]~feeder_combout\,
	asdata => \Add0~69_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(17));

-- Location: MLABCELL_X47_Y16_N51
\LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = ( !read_addr(8) & ( (!read_addr(12) & ((!read_addr(7)) # ((!read_addr(6) & !read_addr(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011000000110010001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(6),
	datab => ALT_INV_read_addr(12),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(5),
	dataf => ALT_INV_read_addr(8),
	combout => \LessThan0~3_combout\);

-- Location: LABCELL_X50_Y16_N12
\LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = ( read_addr(13) & ( read_addr(10) & ( (read_addr(14) & (((read_addr(9) & read_addr(11))) # (read_addr(12)))) ) ) ) # ( read_addr(13) & ( !read_addr(10) & ( (read_addr(14) & read_addr(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(9),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(11),
	datad => ALT_INV_read_addr(12),
	datae => ALT_INV_read_addr(13),
	dataf => ALT_INV_read_addr(10),
	combout => \LessThan0~2_combout\);

-- Location: MLABCELL_X47_Y16_N48
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( !read_addr(8) & ( (!read_addr(6) & !read_addr(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(6),
	datab => ALT_INV_read_addr(12),
	dataf => ALT_INV_read_addr(8),
	combout => \LessThan0~0_combout\);

-- Location: MLABCELL_X47_Y16_N15
\LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = ( read_addr(1) & ( (!read_addr(4) & (!read_addr(3) & !read_addr(2))) ) ) # ( !read_addr(1) & ( (!read_addr(4) & (!read_addr(3) & ((!read_addr(2)) # (!read_addr(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(4),
	datab => ALT_INV_read_addr(3),
	datac => ALT_INV_read_addr(2),
	datad => ALT_INV_read_addr(0),
	dataf => ALT_INV_read_addr(1),
	combout => \LessThan0~1_combout\);

-- Location: MLABCELL_X47_Y16_N24
\read_addr[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~0_combout\ = ( !read_addr(16) & ( !read_addr(15) & ( ((!\LessThan0~2_combout\) # ((\LessThan0~0_combout\ & \LessThan0~1_combout\))) # (\LessThan0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan0~3_combout\,
	datab => \ALT_INV_LessThan0~2_combout\,
	datac => \ALT_INV_LessThan0~0_combout\,
	datad => \ALT_INV_LessThan0~1_combout\,
	datae => ALT_INV_read_addr(16),
	dataf => ALT_INV_read_addr(15),
	combout => \read_addr[2]~0_combout\);

-- Location: LABCELL_X45_Y16_N6
\k0_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k0_sig~2_combout\ = ( \k0_sig~q\ & ( \k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) ) # ( !\k0_sig~q\ & ( \k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) ) # ( \k0_sig~q\ & ( !\k0_sig~0_combout\ & ( ((!\audio_data_sender|daclr~DUPLICATE_q\) # 
-- ((!read_addr(17) & \read_addr[2]~0_combout\))) # (\k0_sig~1_combout\) ) ) ) # ( !\k0_sig~q\ & ( !\k0_sig~0_combout\ & ( \k0_sig~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111101011111110101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k0_sig~1_combout\,
	datab => ALT_INV_read_addr(17),
	datac => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datad => \ALT_INV_read_addr[2]~0_combout\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_k0_sig~0_combout\,
	combout => \k0_sig~2_combout\);

-- Location: FF_X45_Y16_N8
k0_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k0_sig~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k0_sig~q\);

-- Location: LABCELL_X45_Y16_N57
\k1_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~0_combout\ = ( \audio_data_sender|daclr~DUPLICATE_q\ & ( (\k1_sig~q\ & (!\k0_sig~q\ & \sw[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	combout => \k1_sig~0_combout\);

-- Location: LABCELL_X50_Y16_N30
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( read_addr(11) & ( (read_addr(10) & (((read_addr(8) & read_addr(7))) # (read_addr(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(8),
	datab => ALT_INV_read_addr(9),
	datac => ALT_INV_read_addr(7),
	datad => ALT_INV_read_addr(10),
	dataf => ALT_INV_read_addr(11),
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X50_Y16_N36
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( read_addr(13) & ( \LessThan1~0_combout\ & ( (!read_addr(15) & !read_addr(16)) ) ) ) # ( !read_addr(13) & ( \LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # (!read_addr(14)))) ) ) ) # ( read_addr(13) & ( 
-- !\LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # ((!read_addr(14) & !read_addr(12))))) ) ) ) # ( !read_addr(13) & ( !\LessThan1~0_combout\ & ( (!read_addr(16) & ((!read_addr(15)) # (!read_addr(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111010100000000011101110000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_read_addr(15),
	datab => ALT_INV_read_addr(14),
	datac => ALT_INV_read_addr(12),
	datad => ALT_INV_read_addr(16),
	datae => ALT_INV_read_addr(13),
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \LessThan1~1_combout\);

-- Location: LABCELL_X45_Y16_N30
\k1_sig~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \k1_sig~2_combout\ = ( \process_0~0_combout\ & ( \LessThan1~1_combout\ & ( (\k1_sig~1_combout\ & ((!\k1_sig~0_combout\) # (!read_addr(17)))) ) ) ) # ( !\process_0~0_combout\ & ( \LessThan1~1_combout\ & ( ((\k1_sig~1_combout\ & ((!\k1_sig~0_combout\) # 
-- (!read_addr(17))))) # (\process_0~1_combout\) ) ) ) # ( \process_0~0_combout\ & ( !\LessThan1~1_combout\ & ( (\k1_sig~1_combout\ & !\k1_sig~0_combout\) ) ) ) # ( !\process_0~0_combout\ & ( !\LessThan1~1_combout\ & ( ((\k1_sig~1_combout\ & 
-- !\k1_sig~0_combout\)) # (\process_0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011010100000101000001110111011100110101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k1_sig~1_combout\,
	datab => \ALT_INV_process_0~1_combout\,
	datac => \ALT_INV_k1_sig~0_combout\,
	datad => ALT_INV_read_addr(17),
	datae => \ALT_INV_process_0~0_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \k1_sig~2_combout\);

-- Location: FF_X45_Y16_N32
k1_sig : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k1_sig~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \k1_sig~q\);

-- Location: LABCELL_X45_Y16_N21
\read_addr[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~5_combout\ = ( \read_addr[2]~0_combout\ & ( \LessThan1~1_combout\ & ( (\audio_data_sender|daclr~DUPLICATE_q\ & ((\k0_sig~q\) # (\k1_sig~q\))) ) ) ) # ( !\read_addr[2]~0_combout\ & ( \LessThan1~1_combout\ & ( 
-- (\audio_data_sender|daclr~DUPLICATE_q\ & (\k1_sig~q\ & !\k0_sig~q\)) ) ) ) # ( \read_addr[2]~0_combout\ & ( !\LessThan1~1_combout\ & ( (\audio_data_sender|daclr~DUPLICATE_q\ & \k0_sig~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100010000000100000001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_daclr~DUPLICATE_q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datae => \ALT_INV_read_addr[2]~0_combout\,
	dataf => \ALT_INV_LessThan1~1_combout\,
	combout => \read_addr[2]~5_combout\);

-- Location: LABCELL_X43_Y16_N45
\read_addr[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~4_combout\ = ( \audio_data_sender|daclr~q\ & ( ((\k0_sig~q\) # (\k1_sig~q\)) # (\k2_sig~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k1_sig~q\,
	datad => \ALT_INV_k0_sig~q\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~4_combout\);

-- Location: LABCELL_X43_Y16_N48
\read_addr[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~6_combout\ = ( !read_addr(17) & ( (\sw[9]~input_o\ & (\key[1]~input_o\ & \key[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	dataf => ALT_INV_read_addr(17),
	combout => \read_addr[2]~6_combout\);

-- Location: LABCELL_X43_Y16_N42
\read_addr[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~3_combout\ = ( \audio_data_sender|daclr~q\ & ( (\k2_sig~q\ & (!\k1_sig~q\ & (!\k0_sig~q\ & !\LessThan2~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k1_sig~q\,
	datac => \ALT_INV_k0_sig~q\,
	datad => \ALT_INV_LessThan2~4_combout\,
	dataf => \audio_data_sender|ALT_INV_daclr~q\,
	combout => \read_addr[2]~3_combout\);

-- Location: LABCELL_X43_Y16_N36
\LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~3_combout\ = ( \LessThan3~2_combout\ & ( (read_addr(16) & \LessThan3~1_combout\) ) ) # ( !\LessThan3~2_combout\ & ( read_addr(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_read_addr(16),
	datac => \ALT_INV_LessThan3~1_combout\,
	dataf => \ALT_INV_LessThan3~2_combout\,
	combout => \LessThan3~3_combout\);

-- Location: LABCELL_X43_Y16_N6
\read_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~2_combout\ = ( \k3_sig~q\ & ( \key[3]~input_o\ ) ) # ( !\k3_sig~q\ & ( (\key[3]~input_o\ & (((\k1_sig~q\) # (\k0_sig~q\)) # (\k2_sig~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k0_sig~q\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_k1_sig~q\,
	dataf => \ALT_INV_k3_sig~q\,
	combout => \read_addr[2]~2_combout\);

-- Location: LABCELL_X43_Y16_N24
\read_addr[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \read_addr[2]~7_combout\ = ( \LessThan3~3_combout\ & ( \read_addr[2]~2_combout\ & ( (\read_addr[2]~6_combout\ & ((\read_addr[2]~3_combout\) # (\read_addr[2]~5_combout\))) ) ) ) # ( !\LessThan3~3_combout\ & ( \read_addr[2]~2_combout\ & ( 
-- (\read_addr[2]~6_combout\ & (((!\read_addr[2]~4_combout\) # (\read_addr[2]~3_combout\)) # (\read_addr[2]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_read_addr[2]~5_combout\,
	datab => \ALT_INV_read_addr[2]~4_combout\,
	datac => \ALT_INV_read_addr[2]~6_combout\,
	datad => \ALT_INV_read_addr[2]~3_combout\,
	datae => \ALT_INV_LessThan3~3_combout\,
	dataf => \ALT_INV_read_addr[2]~2_combout\,
	combout => \read_addr[2]~7_combout\);

-- Location: FF_X47_Y16_N2
\read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \read_addr[0]~feeder_combout\,
	asdata => \Add0~1_sumout\,
	sclr => \process_0~0_combout\,
	sload => \read_addr[2]~7_combout\,
	ena => \read_addr[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => read_addr(0));

-- Location: M10K_X58_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = ( read_addr(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(13),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X46_Y15_N1
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: M10K_X41_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N6
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\ = ( read_addr(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(14),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X46_Y15_N8
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: M10K_X76_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y17_N30
\aud_mono~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~6_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \aud_mono~6_combout\);

-- Location: M10K_X38_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y10_N30
\aud_mono~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~9_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a210~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a242~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a226~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a194~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	combout => \aud_mono~9_combout\);

-- Location: FF_X46_Y15_N13
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\);

-- Location: M10K_X38_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N6
\aud_mono~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~7_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \aud_mono~7_combout\);

-- Location: M10K_X41_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N6
\aud_mono~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~8_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a146~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a178~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a130~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a162~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~8_combout\);

-- Location: LABCELL_X48_Y16_N30
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\ = ( read_addr(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_read_addr(15),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X48_Y16_N31
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X45_Y15_N30
\aud_mono~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~10_combout\ = ( \aud_mono~8_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\aud_mono~7_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\aud_mono~9_combout\)) ) ) ) # ( !\aud_mono~8_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\aud_mono~7_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\aud_mono~9_combout\)) ) ) ) # ( \aud_mono~8_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\aud_mono~6_combout\) ) ) ) # ( !\aud_mono~8_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\aud_mono~6_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~6_combout\,
	datab => \ALT_INV_aud_mono~9_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~7_combout\,
	datae => \ALT_INV_aud_mono~8_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~10_combout\);

-- Location: MLABCELL_X84_Y13_N39
\k3_sig~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \k3_sig~0_combout\ = ( \key[1]~input_o\ & ( (\sw[9]~input_o\ & (\key[2]~input_o\ & \key[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \k3_sig~0_combout\);

-- Location: LABCELL_X43_Y16_N30
\aud_mono[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono[11]~5_combout\ = ( \k0_sig~q\ & ( \k3_sig~0_combout\ & ( !\key[3]~input_o\ ) ) ) # ( !\k0_sig~q\ & ( \k3_sig~0_combout\ & ( (!\key[3]~input_o\) # ((!\k2_sig~q\ & (!\k3_sig~q\ & !\k1_sig~q\))) ) ) ) # ( \k0_sig~q\ & ( !\k3_sig~0_combout\ ) ) # ( 
-- !\k0_sig~q\ & ( !\k3_sig~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_k2_sig~q\,
	datab => \ALT_INV_k3_sig~q\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_k1_sig~q\,
	datae => \ALT_INV_k0_sig~q\,
	dataf => \ALT_INV_k3_sig~0_combout\,
	combout => \aud_mono[11]~5_combout\);

-- Location: FF_X45_Y15_N32
\aud_mono[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~10_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(18));

-- Location: FF_X45_Y18_N46
\audio_data_sender|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(18),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(18));

-- Location: M10K_X76_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N24
\aud_mono~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~14_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a212~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a228~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a196~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	combout => \aud_mono~14_combout\);

-- Location: M10K_X49_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N6
\aud_mono~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~13_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a164~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a132~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a148~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a180~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	combout => \aud_mono~13_combout\);

-- Location: M10K_X58_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N42
\aud_mono~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~11_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \aud_mono~11_combout\);

-- Location: M10K_X26_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N51
\aud_mono~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~12_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~12_combout\);

-- Location: MLABCELL_X52_Y20_N0
\aud_mono~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~15_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~12_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~13_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~14_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~12_combout\ & ( (\aud_mono~11_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~12_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~13_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~14_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~12_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~14_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_aud_mono~13_combout\,
	datad => \ALT_INV_aud_mono~11_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~12_combout\,
	combout => \aud_mono~15_combout\);

-- Location: FF_X52_Y20_N1
\aud_mono[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~15_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(20));

-- Location: FF_X45_Y18_N44
\audio_data_sender|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(20),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(20));

-- Location: M10K_X14_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N42
\aud_mono~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~3_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a240~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a224~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a208~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a192~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~3_combout\);

-- Location: M10K_X38_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N30
\aud_mono~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~0_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \aud_mono~0_combout\);

-- Location: M10K_X26_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N6
\aud_mono~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~2_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a160~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a128~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a144~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~2_combout\);

-- Location: M10K_X69_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N6
\aud_mono~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~1_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112~portadataout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	combout => \aud_mono~1_combout\);

-- Location: LABCELL_X42_Y20_N0
\aud_mono~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~4_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~1_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~2_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~3_combout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~1_combout\ & ( (\aud_mono~0_combout\) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~1_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~2_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~3_combout\)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~1_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~3_combout\,
	datac => \ALT_INV_aud_mono~0_combout\,
	datad => \ALT_INV_aud_mono~2_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~1_combout\,
	combout => \aud_mono~4_combout\);

-- Location: FF_X42_Y20_N1
\aud_mono[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~4_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(0));

-- Location: LABCELL_X45_Y18_N39
\audio_data_sender|data_out[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[0]~feeder_combout\ = ( aud_mono(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(0),
	combout => \audio_data_sender|data_out[0]~feeder_combout\);

-- Location: FF_X45_Y18_N41
\audio_data_sender|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[0]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(0));

-- Location: M10K_X49_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N0
\aud_mono~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~17_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	combout => \aud_mono~17_combout\);

-- Location: M10K_X38_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y19_N0
\aud_mono~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~18_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a182~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a150~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a166~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a134~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~18_combout\);

-- Location: M10K_X41_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N18
\aud_mono~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~19_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a214~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a246~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a198~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a230~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~19_combout\);

-- Location: M10K_X41_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N42
\aud_mono~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~16_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \aud_mono~16_combout\);

-- Location: LABCELL_X42_Y19_N30
\aud_mono~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~20_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~19_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~18_combout\ ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~17_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~17_combout\,
	datab => \ALT_INV_aud_mono~18_combout\,
	datac => \ALT_INV_aud_mono~19_combout\,
	datad => \ALT_INV_aud_mono~16_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~20_combout\);

-- Location: FF_X42_Y19_N31
\aud_mono[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~20_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(22));

-- Location: FF_X45_Y18_N20
\audio_data_sender|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(22),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(22));

-- Location: LABCELL_X45_Y18_N18
\audio_data_sender|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~0_combout\ = ( \audio_data_sender|data_out\(22) & ( \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|bit_index\(2)) # (\audio_data_sender|data_out\(18)) ) ) ) # ( !\audio_data_sender|data_out\(22) & ( 
-- \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|data_out\(18) & !\audio_data_sender|bit_index\(2)) ) ) ) # ( \audio_data_sender|data_out\(22) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(0)))) # (\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(20))) ) ) ) # ( !\audio_data_sender|data_out\(22) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(0)))) # (\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_data_out\(18),
	datab => \audio_data_sender|ALT_INV_data_out\(20),
	datac => \audio_data_sender|ALT_INV_bit_index\(2),
	datad => \audio_data_sender|ALT_INV_data_out\(0),
	datae => \audio_data_sender|ALT_INV_data_out\(22),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Mux0~0_combout\);

-- Location: M10K_X58_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X46_Y15_N14
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => read_addr(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3));

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N18
\aud_mono~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~21_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a129~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a193~portadataout\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	combout => \aud_mono~21_combout\);

-- Location: M10K_X14_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N24
\aud_mono~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~23_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a225~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a161~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	combout => \aud_mono~23_combout\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N0
\aud_mono~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~24_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a241~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a177~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \aud_mono~24_combout\);

-- Location: M10K_X14_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N18
\aud_mono~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~22_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a209~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a145~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	combout => \aud_mono~22_combout\);

-- Location: LABCELL_X46_Y19_N30
\aud_mono~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~25_combout\ = ( \aud_mono~24_combout\ & ( \aud_mono~22_combout\ & ( ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\aud_mono~23_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\aud_mono~24_combout\ & ( \aud_mono~22_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) 
-- & ((\aud_mono~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \aud_mono~24_combout\ & ( !\aud_mono~22_combout\ & 
-- ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~23_combout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\aud_mono~24_combout\ & ( !\aud_mono~22_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~21_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~21_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~23_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \ALT_INV_aud_mono~24_combout\,
	dataf => \ALT_INV_aud_mono~22_combout\,
	combout => \aud_mono~25_combout\);

-- Location: FF_X46_Y19_N31
\aud_mono[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~25_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(17));

-- Location: FF_X45_Y18_N29
\audio_data_sender|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(17),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(17));

-- Location: M10K_X41_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y19_N54
\aud_mono~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~28_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a227~portadataout\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a163~portadataout\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	combout => \aud_mono~28_combout\);

-- Location: M10K_X14_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N18
\aud_mono~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~29_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a243~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115~portadataout\ ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a179~portadataout\ ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~29_combout\);

-- Location: M10K_X49_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y15_N15
\aud_mono~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~26_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a131~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a195~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	combout => \aud_mono~26_combout\);

-- Location: M10K_X58_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N36
\aud_mono~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~27_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a147~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a211~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	combout => \aud_mono~27_combout\);

-- Location: MLABCELL_X47_Y20_N0
\aud_mono~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~30_combout\ = ( \aud_mono~27_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\aud_mono~29_combout\) ) ) ) # ( 
-- !\aud_mono~27_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \aud_mono~29_combout\) ) ) ) # ( \aud_mono~27_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~26_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~28_combout\)) ) ) ) # ( !\aud_mono~27_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~26_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~28_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \ALT_INV_aud_mono~28_combout\,
	datac => \ALT_INV_aud_mono~29_combout\,
	datad => \ALT_INV_aud_mono~26_combout\,
	datae => \ALT_INV_aud_mono~27_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~30_combout\);

-- Location: FF_X47_Y20_N1
\aud_mono[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~30_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(19));

-- Location: LABCELL_X45_Y18_N36
\audio_data_sender|data_out[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[19]~feeder_combout\ = ( aud_mono(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(19),
	combout => \audio_data_sender|data_out[19]~feeder_combout\);

-- Location: FF_X45_Y18_N37
\audio_data_sender|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[19]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(19));

-- Location: M10K_X38_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N51
\aud_mono~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~32_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a213~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a149~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	combout => \aud_mono~32_combout\);

-- Location: M10K_X49_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N24
\aud_mono~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~33_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a229~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a165~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	combout => \aud_mono~33_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N42
\aud_mono~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~31_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a197~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a133~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	combout => \aud_mono~31_combout\);

-- Location: M10K_X38_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N0
\aud_mono~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~34_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a245~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a181~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~34_combout\);

-- Location: LABCELL_X43_Y10_N30
\aud_mono~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~35_combout\ = ( \aud_mono~34_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (\aud_mono~33_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\aud_mono~34_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~33_combout\) ) ) ) # ( \aud_mono~34_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~31_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~32_combout\)) ) ) ) # ( !\aud_mono~34_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~31_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~32_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~32_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~33_combout\,
	datad => \ALT_INV_aud_mono~31_combout\,
	datae => \ALT_INV_aud_mono~34_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \aud_mono~35_combout\);

-- Location: FF_X43_Y10_N31
\aud_mono[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~35_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(21));

-- Location: FF_X45_Y18_N23
\audio_data_sender|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(21),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(21));

-- Location: M10K_X26_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N6
\aud_mono~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~37_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a215~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a151~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	combout => \aud_mono~37_combout\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N0
\aud_mono~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~36_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a135~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a199~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~36_combout\);

-- Location: M10K_X41_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y10_N12
\aud_mono~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~38_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a231~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a167~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	combout => \aud_mono~38_combout\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y10_N6
\aud_mono~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~39_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a183~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a247~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \aud_mono~39_combout\);

-- Location: LABCELL_X43_Y10_N36
\aud_mono~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~40_combout\ = ( \aud_mono~39_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\aud_mono~37_combout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\aud_mono~39_combout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & \aud_mono~37_combout\) ) ) ) # ( \aud_mono~39_combout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~36_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) 
-- & ((\aud_mono~38_combout\))) ) ) ) # ( !\aud_mono~39_combout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\aud_mono~36_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\aud_mono~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \ALT_INV_aud_mono~37_combout\,
	datac => \ALT_INV_aud_mono~36_combout\,
	datad => \ALT_INV_aud_mono~38_combout\,
	datae => \ALT_INV_aud_mono~39_combout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~40_combout\);

-- Location: FF_X43_Y10_N37
\aud_mono[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~40_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(23));

-- Location: FF_X45_Y18_N32
\audio_data_sender|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(23),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(23));

-- Location: LABCELL_X45_Y18_N30
\audio_data_sender|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~1_combout\ = ( \audio_data_sender|data_out\(23) & ( \audio_data_sender|bit_index\(2) & ( (\audio_data_sender|bit_index\(1)) # (\audio_data_sender|data_out\(21)) ) ) ) # ( !\audio_data_sender|data_out\(23) & ( 
-- \audio_data_sender|bit_index\(2) & ( (\audio_data_sender|data_out\(21) & !\audio_data_sender|bit_index\(1)) ) ) ) # ( \audio_data_sender|data_out\(23) & ( !\audio_data_sender|bit_index\(2) & ( (!\audio_data_sender|bit_index\(1) & 
-- (\audio_data_sender|data_out\(17))) # (\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(19)))) ) ) ) # ( !\audio_data_sender|data_out\(23) & ( !\audio_data_sender|bit_index\(2) & ( (!\audio_data_sender|bit_index\(1) & 
-- (\audio_data_sender|data_out\(17))) # (\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_data_out\(17),
	datab => \audio_data_sender|ALT_INV_data_out\(19),
	datac => \audio_data_sender|ALT_INV_data_out\(21),
	datad => \audio_data_sender|ALT_INV_bit_index\(1),
	datae => \audio_data_sender|ALT_INV_data_out\(23),
	dataf => \audio_data_sender|ALT_INV_bit_index\(2),
	combout => \audio_data_sender|Mux0~1_combout\);

-- Location: M10K_X14_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y10_N0
\aud_mono~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~47_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \aud_mono~47_combout\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N42
\aud_mono~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~48_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a170~portadataout\ & 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a186~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a138~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a154~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	combout => \aud_mono~48_combout\);

-- Location: M10K_X26_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N30
\aud_mono~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~49_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a250~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a202~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a218~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a234~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	combout => \aud_mono~49_combout\);

-- Location: M10K_X49_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N6
\aud_mono~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~46_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \aud_mono~46_combout\);

-- Location: LABCELL_X51_Y14_N36
\aud_mono~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~50_combout\ = ( \aud_mono~49_combout\ & ( \aud_mono~46_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # 
-- (\aud_mono~48_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\aud_mono~47_combout\))) ) ) ) # ( !\aud_mono~49_combout\ & ( 
-- \aud_mono~46_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~47_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( \aud_mono~49_combout\ & ( !\aud_mono~46_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\aud_mono~47_combout\))) ) ) ) # ( !\aud_mono~49_combout\ & ( !\aud_mono~46_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \aud_mono~48_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~47_combout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~47_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~48_combout\,
	datae => \ALT_INV_aud_mono~49_combout\,
	dataf => \ALT_INV_aud_mono~46_combout\,
	combout => \aud_mono~50_combout\);

-- Location: FF_X51_Y14_N37
\aud_mono[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~50_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(10));

-- Location: LABCELL_X45_Y18_N12
\audio_data_sender|data_out[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[10]~feeder_combout\ = ( aud_mono(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(10),
	combout => \audio_data_sender|data_out[10]~feeder_combout\);

-- Location: FF_X45_Y18_N14
\audio_data_sender|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[10]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(10));

-- Location: M10K_X38_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N30
\aud_mono~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~44_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a232~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a216~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a200~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	combout => \aud_mono~44_combout\);

-- Location: M10K_X76_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N24
\aud_mono~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~42_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	combout => \aud_mono~42_combout\);

-- Location: M10K_X41_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y14_N18
\aud_mono~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~41_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ 
-- & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \aud_mono~41_combout\);

-- Location: M10K_X38_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N15
\aud_mono~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~43_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a152~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a136~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a168~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a184~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	combout => \aud_mono~43_combout\);

-- Location: LABCELL_X51_Y14_N0
\aud_mono~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~45_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~43_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~44_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~43_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~41_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~42_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~43_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~44_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~43_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~41_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~42_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~44_combout\,
	datac => \ALT_INV_aud_mono~42_combout\,
	datad => \ALT_INV_aud_mono~41_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~43_combout\,
	combout => \aud_mono~45_combout\);

-- Location: FF_X51_Y14_N1
\aud_mono[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~45_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(24));

-- Location: FF_X45_Y18_N10
\audio_data_sender|data_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(24),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(24));

-- Location: M10K_X14_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N12
\aud_mono~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~53_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a156~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a172~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a140~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a188~portadataout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	combout => \aud_mono~53_combout\);

-- Location: M10K_X41_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N54
\aud_mono~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~51_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \aud_mono~51_combout\);

-- Location: M10K_X26_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N36
\aud_mono~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~52_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92~portadataout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	combout => \aud_mono~52_combout\);

-- Location: M10K_X14_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y17_N6
\aud_mono~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~54_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) # 
-- ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a252~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a220~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a204~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a236~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	combout => \aud_mono~54_combout\);

-- Location: LABCELL_X46_Y19_N6
\aud_mono~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~55_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~54_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~53_combout\ ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~52_combout\ ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~51_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~53_combout\,
	datab => \ALT_INV_aud_mono~51_combout\,
	datac => \ALT_INV_aud_mono~52_combout\,
	datad => \ALT_INV_aud_mono~54_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~55_combout\);

-- Location: FF_X46_Y19_N7
\aud_mono[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~55_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(12));

-- Location: LABCELL_X45_Y18_N15
\audio_data_sender|data_out[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|data_out[12]~feeder_combout\ = ( aud_mono(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_aud_mono(12),
	combout => \audio_data_sender|data_out[12]~feeder_combout\);

-- Location: FF_X45_Y18_N17
\audio_data_sender|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|data_out[12]~feeder_combout\,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(12));

-- Location: M10K_X41_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N57
\aud_mono~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~56_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	combout => \aud_mono~56_combout\);

-- Location: M10K_X76_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: FF_X46_Y15_N2
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M10K_X38_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N33
\aud_mono~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~57_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	combout => \aud_mono~57_combout\);

-- Location: M10K_X14_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N48
\aud_mono~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~59_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a238~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a222~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a206~portadataout\ & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a254~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	combout => \aud_mono~59_combout\);

-- Location: M10K_X76_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N36
\aud_mono~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~58_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a158~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a190~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a142~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a174~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	combout => \aud_mono~58_combout\);

-- Location: LABCELL_X45_Y18_N0
\aud_mono~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~60_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~58_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\aud_mono~59_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \aud_mono~58_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~56_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~57_combout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~58_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & \aud_mono~59_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\aud_mono~58_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\aud_mono~56_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\aud_mono~57_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \ALT_INV_aud_mono~56_combout\,
	datac => \ALT_INV_aud_mono~57_combout\,
	datad => \ALT_INV_aud_mono~59_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_aud_mono~58_combout\,
	combout => \aud_mono~60_combout\);

-- Location: FF_X45_Y18_N2
\aud_mono[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~60_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(14));

-- Location: FF_X45_Y18_N8
\audio_data_sender|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(14),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(14));

-- Location: LABCELL_X45_Y18_N6
\audio_data_sender|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~2_combout\ = ( \audio_data_sender|data_out\(14) & ( \audio_data_sender|bit_index\(1) & ( (\audio_data_sender|data_out\(10)) # (\audio_data_sender|bit_index\(2)) ) ) ) # ( !\audio_data_sender|data_out\(14) & ( 
-- \audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & \audio_data_sender|data_out\(10)) ) ) ) # ( \audio_data_sender|data_out\(14) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- (\audio_data_sender|data_out\(24))) # (\audio_data_sender|bit_index\(2) & ((\audio_data_sender|data_out\(12)))) ) ) ) # ( !\audio_data_sender|data_out\(14) & ( !\audio_data_sender|bit_index\(1) & ( (!\audio_data_sender|bit_index\(2) & 
-- (\audio_data_sender|data_out\(24))) # (\audio_data_sender|bit_index\(2) & ((\audio_data_sender|data_out\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index\(2),
	datab => \audio_data_sender|ALT_INV_data_out\(10),
	datac => \audio_data_sender|ALT_INV_data_out\(24),
	datad => \audio_data_sender|ALT_INV_data_out\(12),
	datae => \audio_data_sender|ALT_INV_data_out\(14),
	dataf => \audio_data_sender|ALT_INV_bit_index\(1),
	combout => \audio_data_sender|Mux0~2_combout\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y11_N12
\aud_mono~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~61_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a201~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a137~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \aud_mono~61_combout\);

-- Location: M10K_X49_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N24
\aud_mono~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~64_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a185~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ 
-- & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a249~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	combout => \aud_mono~64_combout\);

-- Location: M10K_X41_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y12_N30
\aud_mono~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~62_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a217~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a153~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	combout => \aud_mono~62_combout\);

-- Location: M10K_X58_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N18
\aud_mono~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~63_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a169~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a233~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~63_combout\);

-- Location: LABCELL_X51_Y18_N30
\aud_mono~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~65_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~63_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~64_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~63_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~61_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~62_combout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~63_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~64_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~63_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~61_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~61_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~64_combout\,
	datad => \ALT_INV_aud_mono~62_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~63_combout\,
	combout => \aud_mono~65_combout\);

-- Location: FF_X51_Y18_N31
\aud_mono[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~65_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(25));

-- Location: FF_X45_Y18_N35
\audio_data_sender|data_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(25),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(25));

-- Location: M10K_X49_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N0
\aud_mono~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~71_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\))) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\ & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a141~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a205~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	combout => \aud_mono~71_combout\);

-- Location: M10K_X76_Y15_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N36
\aud_mono~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~73_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a173~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~73_combout\);

-- Location: M10K_X76_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y18_N42
\aud_mono~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~74_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a189~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a253~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~74_combout\);

-- Location: M10K_X58_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y17_N42
\aud_mono~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~72_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) 
-- ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) 
-- ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a157~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a221~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	combout => \aud_mono~72_combout\);

-- Location: LABCELL_X51_Y18_N6
\aud_mono~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~75_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~72_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~73_combout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~74_combout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~72_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~71_combout\) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~72_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~73_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~74_combout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~72_combout\ & ( (\aud_mono~71_combout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~71_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~73_combout\,
	datad => \ALT_INV_aud_mono~74_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~72_combout\,
	combout => \aud_mono~75_combout\);

-- Location: FF_X51_Y18_N7
\aud_mono[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~75_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(13));

-- Location: FF_X45_Y18_N59
\audio_data_sender|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(13),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(13));

-- Location: M10K_X38_Y12_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N39
\aud_mono~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~77_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a159~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(3) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a223~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	combout => \aud_mono~77_combout\);

-- Location: M10K_X26_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y16_N39
\aud_mono~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~76_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a207~portadataout\ & \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a143~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~76_combout\);

-- Location: M10K_X41_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y14_N0
\aud_mono~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~79_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a255~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a191~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~79_combout\);

-- Location: M10K_X69_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: MLABCELL_X52_Y20_N36
\aud_mono~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~78_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\) ) ) ) # ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a175~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a239~portadataout\))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	combout => \aud_mono~78_combout\);

-- Location: LABCELL_X51_Y14_N12
\aud_mono~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~80_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~78_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\aud_mono~79_combout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( \aud_mono~78_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~76_combout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~77_combout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~78_combout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & \aud_mono~79_combout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ( !\aud_mono~78_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~76_combout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~77_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_aud_mono~77_combout\,
	datab => \ALT_INV_aud_mono~76_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \ALT_INV_aud_mono~79_combout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \ALT_INV_aud_mono~78_combout\,
	combout => \aud_mono~80_combout\);

-- Location: FF_X51_Y14_N13
\aud_mono[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~80_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(15));

-- Location: FF_X45_Y18_N50
\audio_data_sender|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(15),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(15));

-- Location: M10K_X41_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y19_N6
\aud_mono~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~68_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a235~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a171~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ & 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \aud_mono~68_combout\);

-- Location: M10K_X49_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N42
\aud_mono~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~67_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91~portadataout\ & !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\) ) ) ) 
-- # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a219~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a155~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	combout => \aud_mono~67_combout\);

-- Location: M10K_X76_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y32_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y10_N6
\aud_mono~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~66_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\ & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & (((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\)))) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a139~portadataout\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75~portadataout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a203~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	combout => \aud_mono~66_combout\);

-- Location: M10K_X41_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pll:u0|pll_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j922:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 128000,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "dont_care",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => VCC,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y19_N48
\aud_mono~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~69_combout\ = ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a187~portadataout\))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a251~portadataout\)) ) ) ) # ( \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\) ) ) ) # ( 
-- !\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout\ & ( !\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[3]~DUPLICATE_q\ & ( (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123~portadataout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datae => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	dataf => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[3]~DUPLICATE_q\,
	combout => \aud_mono~69_combout\);

-- Location: LABCELL_X46_Y19_N12
\aud_mono~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \aud_mono~70_combout\ = ( \aud_mono~66_combout\ & ( \aud_mono~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\aud_mono~67_combout\)))) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\aud_mono~68_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\aud_mono~66_combout\ & ( 
-- \aud_mono~69_combout\ & ( (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (((\aud_mono~68_combout\)) # (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \aud_mono~66_combout\ & ( !\aud_mono~69_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & ((!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~68_combout\))) ) ) ) # ( !\aud_mono~66_combout\ & ( !\aud_mono~69_combout\ & ( 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\aud_mono~67_combout\)))) # 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(1) & (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\aud_mono~68_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \ALT_INV_aud_mono~68_combout\,
	datad => \ALT_INV_aud_mono~67_combout\,
	datae => \ALT_INV_aud_mono~66_combout\,
	dataf => \ALT_INV_aud_mono~69_combout\,
	combout => \aud_mono~70_combout\);

-- Location: FF_X46_Y19_N13
\aud_mono[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \aud_mono~70_combout\,
	sclr => \aud_mono[11]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => aud_mono(11));

-- Location: FF_X45_Y18_N53
\audio_data_sender|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	asdata => aud_mono(11),
	sload => VCC,
	ena => \audio_data_sender|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|data_out\(11));

-- Location: LABCELL_X45_Y18_N48
\audio_data_sender|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~3_combout\ = ( \audio_data_sender|data_out\(15) & ( \audio_data_sender|data_out\(11) & ( ((!\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(25))) # (\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(13))))) # (\audio_data_sender|bit_index\(1)) ) ) ) # ( !\audio_data_sender|data_out\(15) & ( \audio_data_sender|data_out\(11) & ( (!\audio_data_sender|bit_index\(2) & (((\audio_data_sender|data_out\(25))) # 
-- (\audio_data_sender|bit_index\(1)))) # (\audio_data_sender|bit_index\(2) & (!\audio_data_sender|bit_index\(1) & ((\audio_data_sender|data_out\(13))))) ) ) ) # ( \audio_data_sender|data_out\(15) & ( !\audio_data_sender|data_out\(11) & ( 
-- (!\audio_data_sender|bit_index\(2) & (!\audio_data_sender|bit_index\(1) & (\audio_data_sender|data_out\(25)))) # (\audio_data_sender|bit_index\(2) & (((\audio_data_sender|data_out\(13))) # (\audio_data_sender|bit_index\(1)))) ) ) ) # ( 
-- !\audio_data_sender|data_out\(15) & ( !\audio_data_sender|data_out\(11) & ( (!\audio_data_sender|bit_index\(1) & ((!\audio_data_sender|bit_index\(2) & (\audio_data_sender|data_out\(25))) # (\audio_data_sender|bit_index\(2) & 
-- ((\audio_data_sender|data_out\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_bit_index\(2),
	datab => \audio_data_sender|ALT_INV_bit_index\(1),
	datac => \audio_data_sender|ALT_INV_data_out\(25),
	datad => \audio_data_sender|ALT_INV_data_out\(13),
	datae => \audio_data_sender|ALT_INV_data_out\(15),
	dataf => \audio_data_sender|ALT_INV_data_out\(11),
	combout => \audio_data_sender|Mux0~3_combout\);

-- Location: LABCELL_X45_Y18_N54
\audio_data_sender|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|Mux0~4_combout\ = ( \audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( \audio_data_sender|Mux0~3_combout\ & ( (\audio_data_sender|bit_index\(3)) # (\audio_data_sender|Mux0~1_combout\) ) ) ) # ( 
-- !\audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( \audio_data_sender|Mux0~3_combout\ & ( (!\audio_data_sender|bit_index\(3) & (\audio_data_sender|Mux0~0_combout\)) # (\audio_data_sender|bit_index\(3) & ((\audio_data_sender|Mux0~2_combout\))) ) ) ) # ( 
-- \audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( !\audio_data_sender|Mux0~3_combout\ & ( (\audio_data_sender|Mux0~1_combout\ & !\audio_data_sender|bit_index\(3)) ) ) ) # ( !\audio_data_sender|bit_index[0]~DUPLICATE_q\ & ( 
-- !\audio_data_sender|Mux0~3_combout\ & ( (!\audio_data_sender|bit_index\(3) & (\audio_data_sender|Mux0~0_combout\)) # (\audio_data_sender|bit_index\(3) & ((\audio_data_sender|Mux0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_data_sender|ALT_INV_Mux0~0_combout\,
	datab => \audio_data_sender|ALT_INV_Mux0~1_combout\,
	datac => \audio_data_sender|ALT_INV_Mux0~2_combout\,
	datad => \audio_data_sender|ALT_INV_bit_index\(3),
	datae => \audio_data_sender|ALT_INV_bit_index[0]~DUPLICATE_q\,
	dataf => \audio_data_sender|ALT_INV_Mux0~3_combout\,
	combout => \audio_data_sender|Mux0~4_combout\);

-- Location: LABCELL_X46_Y18_N30
\audio_data_sender|dacdat~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_data_sender|dacdat~0_combout\ = ( \audio_data_sender|dacdat~q\ & ( \audio_data_sender|Mux0~4_combout\ ) ) # ( !\audio_data_sender|dacdat~q\ & ( \audio_data_sender|Mux0~4_combout\ & ( \audio_data_sender|sending_sample~q\ ) ) ) # ( 
-- \audio_data_sender|dacdat~q\ & ( !\audio_data_sender|Mux0~4_combout\ & ( !\audio_data_sender|sending_sample~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \audio_data_sender|ALT_INV_sending_sample~q\,
	datae => \audio_data_sender|ALT_INV_dacdat~q\,
	dataf => \audio_data_sender|ALT_INV_Mux0~4_combout\,
	combout => \audio_data_sender|dacdat~0_combout\);

-- Location: FF_X46_Y18_N31
\audio_data_sender|dacdat\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	d => \audio_data_sender|dacdat~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_data_sender|dacdat~q\);

-- Location: MLABCELL_X84_Y9_N33
\DISP0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~0_combout\ = ( \key[3]~input_o\ & ( (!\sw[9]~input_o\ & (\key[2]~input_o\ & (\key[1]~input_o\ & \key[0]~input_o\))) # (\sw[9]~input_o\ & (((!\key[0]~input_o\)))) ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & !\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000001001010101000000000101010100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sw[9]~input_o\,
	datab => \ALT_INV_key[2]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	datae => \ALT_INV_key[3]~input_o\,
	combout => \DISP0~0_combout\);

-- Location: FF_X84_Y9_N35
\DISP0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(1));

-- Location: FF_X45_Y16_N20
\DISP0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(3));

-- Location: MLABCELL_X84_Y13_N0
\DISP0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP0~1_combout\ = ( \key[1]~input_o\ & ( (\key[2]~input_o\ & (!\sw[9]~input_o\ & (\key[0]~input_o\ & \key[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP0~1_combout\);

-- Location: FF_X84_Y13_N2
\DISP0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP0(4));

-- Location: MLABCELL_X84_Y9_N39
\HEXDISP0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux6~0_combout\ = ( !DISP0(3) & ( DISP0(4) & ( DISP0(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y9_N42
\HEXDISP0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux5~0_combout\ = ( DISP0(4) & ( (DISP0(1) & DISP0(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datab => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y9_N45
\HEXDISP0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux3~0_combout\ = ( DISP0(4) & ( !DISP0(1) $ (DISP0(3)) ) ) # ( !DISP0(4) & ( (!DISP0(1)) # (!DISP0(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP0(1),
	datab => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y9_N18
\HEXDISP0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux2~0_combout\ = ( DISP0(3) & ( DISP0(4) & ( !DISP0(1) ) ) ) # ( !DISP0(3) & ( DISP0(4) ) ) # ( DISP0(3) & ( !DISP0(4) & ( DISP0(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y9_N24
\HEXDISP0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP0|Mux1~0_combout\ = ( DISP0(3) & ( DISP0(4) ) ) # ( !DISP0(3) & ( DISP0(4) & ( !DISP0(1) ) ) ) # ( DISP0(3) & ( !DISP0(4) & ( !DISP0(1) ) ) ) # ( !DISP0(3) & ( !DISP0(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_DISP0(1),
	datae => ALT_INV_DISP0(3),
	dataf => ALT_INV_DISP0(4),
	combout => \HEXDISP0|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y13_N42
\DISP1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~2_combout\ = ( \key[0]~input_o\ & ( (\key[2]~input_o\ & (\key[1]~input_o\ & (!\sw[9]~input_o\ $ (!\key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ & ( \sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000001000001000000000100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP1~2_combout\);

-- Location: FF_X84_Y13_N44
\DISP1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(4));

-- Location: FF_X84_Y9_N2
\DISP1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(0));

-- Location: MLABCELL_X84_Y13_N33
\DISP1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~1_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[0]~input_o\ & ((!\key[2]~input_o\) # (!\key[3]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011101100111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP1~1_combout\);

-- Location: MLABCELL_X84_Y9_N3
\DISP1[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1[3]~4_combout\ = !\DISP1~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_DISP1~1_combout\,
	combout => \DISP1[3]~4_combout\);

-- Location: FF_X84_Y9_N5
\DISP1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(3));

-- Location: MLABCELL_X84_Y13_N3
\DISP1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP1~0_combout\ = ( \key[1]~input_o\ & ( (!\key[0]~input_o\ & (((\sw[9]~input_o\)))) # (\key[0]~input_o\ & (\key[2]~input_o\ & ((\key[3]~input_o\) # (\sw[9]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( (\sw[9]~input_o\ & !\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110001001101010011000100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP1~0_combout\);

-- Location: FF_X84_Y13_N5
\DISP1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(1));

-- Location: FF_X84_Y13_N41
\DISP1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \k3_sig~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP1(2));

-- Location: MLABCELL_X84_Y9_N6
\HEXDISP1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux6~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(0)) # ((!DISP1(3)) # (!DISP1(1))))) # (DISP1(4) & (!DISP1(3) $ (((!DISP1(0) & DISP1(1)))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(0) & ((!DISP1(3)) # (!DISP1(1)))) # (DISP1(0) & 
-- (DISP1(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101011111011111110101111111010101111001111101010111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(0),
	datac => ALT_INV_DISP1(3),
	datad => ALT_INV_DISP1(1),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y9_N9
\HEXDISP1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux5~0_combout\ = ( DISP1(2) & ( (!DISP1(0) & ((!DISP1(3)) # ((!DISP1(4) & DISP1(1))))) # (DISP1(0) & (!DISP1(4))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(3) & (!DISP1(0))) # (DISP1(3) & ((!DISP1(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111010111011101111101011101110001010101110111000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(0),
	datac => ALT_INV_DISP1(1),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y9_N15
\HEXDISP1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux4~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(3)) # ((DISP1(1) & !DISP1(0))))) # (DISP1(4) & ((!DISP1(0) & ((!DISP1(3)))) # (DISP1(0) & (!DISP1(1) & DISP1(3))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((!DISP1(1) & ((!DISP1(0)) # 
-- (!DISP1(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101010111011101110101011111010001001001111101000100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux4~0_combout\);

-- Location: MLABCELL_X84_Y9_N48
\HEXDISP1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux3~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & (((!DISP1(3))))) # (DISP1(4) & ((!DISP1(1) & ((!DISP1(3)))) # (DISP1(1) & (!DISP1(0) & DISP1(3))))) ) ) # ( !DISP1(2) & ( (!DISP1(3)) # ((!DISP1(4) & ((!DISP1(1)) # (!DISP1(0)))) # (DISP1(4) & 
-- (DISP1(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111001111111111011100111101110000100001110111000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y9_N51
\HEXDISP1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux2~0_combout\ = ( DISP1(2) & ( (!DISP1(4) & ((!DISP1(3)) # ((DISP1(1) & DISP1(0))))) # (DISP1(4) & (((!DISP1(0) & DISP1(3))))) ) ) # ( !DISP1(2) & ( !DISP1(4) $ (((DISP1(1) & (DISP1(0) & DISP1(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101001101010101010100110101010010100101010101001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y9_N54
\HEXDISP1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux1~0_combout\ = ( DISP1(3) & ( DISP1(2) & ( (!DISP1(0) & (DISP1(4))) # (DISP1(0) & ((!DISP1(1)))) ) ) ) # ( !DISP1(3) & ( DISP1(2) & ( (!DISP1(4)) # ((DISP1(0) & DISP1(1))) ) ) ) # ( DISP1(3) & ( !DISP1(2) & ( (!DISP1(4) & ((!DISP1(0)) # 
-- (!DISP1(1)))) # (DISP1(4) & (!DISP1(0) & !DISP1(1))) ) ) ) # ( !DISP1(3) & ( !DISP1(2) & ( (!DISP1(4)) # (!DISP1(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101010000010101010101011110101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(1),
	datae => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y9_N12
\HEXDISP1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP1|Mux0~0_combout\ = ( DISP1(2) & ( (!DISP1(1) & ((!DISP1(4)) # ((!DISP1(0) & !DISP1(3))))) # (DISP1(1) & (!DISP1(4) $ (((DISP1(3)))))) ) ) # ( !DISP1(2) & ( (!DISP1(4)) # ((DISP1(1) & (DISP1(0) & !DISP1(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101010101010111010101011101010100110011110101010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP1(4),
	datab => ALT_INV_DISP1(1),
	datac => ALT_INV_DISP1(0),
	datad => ALT_INV_DISP1(3),
	dataf => ALT_INV_DISP1(2),
	combout => \HEXDISP1|Mux0~0_combout\);

-- Location: MLABCELL_X84_Y13_N24
\DISP2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~2_combout\ = ( \key[0]~input_o\ & ( (\key[1]~input_o\ & (!\sw[9]~input_o\ $ (((!\key[2]~input_o\) # (\key[3]~input_o\))))) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000110000000110000011000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP2~2_combout\);

-- Location: FF_X84_Y13_N26
\DISP2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(1));

-- Location: MLABCELL_X84_Y13_N30
\DISP2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~4_combout\ = ( \key[1]~input_o\ & ( (!\key[0]~input_o\) # ((!\key[2]~input_o\ & (!\sw[9]~input_o\)) # (\key[2]~input_o\ & ((!\key[3]~input_o\) # (\sw[9]~input_o\)))) ) ) # ( !\key[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110110011111111111011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[3]~input_o\,
	datad => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP2~4_combout\);

-- Location: FF_X84_Y13_N32
\DISP2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(4));

-- Location: MLABCELL_X84_Y13_N27
\DISP2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~1_combout\ = ( \key[1]~input_o\ & ( (!\key[2]~input_o\ & (\sw[9]~input_o\)) # (\key[2]~input_o\ & ((!\sw[9]~input_o\ & (\key[0]~input_o\)) # (\sw[9]~input_o\ & ((!\key[0]~input_o\) # (\key[3]~input_o\))))) ) ) # ( !\key[1]~input_o\ & ( 
-- !\sw[9]~input_o\ $ (!\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000110110001101110011011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP2~1_combout\);

-- Location: FF_X84_Y13_N29
\DISP2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(0));

-- Location: MLABCELL_X84_Y13_N51
\DISP2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~3_combout\ = ( \key[2]~input_o\ & ( (!\sw[9]~input_o\) # ((!\key[1]~input_o\ & \key[0]~input_o\)) ) ) # ( !\key[2]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001110110011101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP2~3_combout\);

-- Location: FF_X84_Y13_N53
\DISP2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(3));

-- Location: MLABCELL_X84_Y13_N48
\DISP2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP2~0_combout\ = ( \key[0]~input_o\ & ( (!\key[1]~input_o\ & (!\sw[9]~input_o\)) # (\key[1]~input_o\ & ((!\key[2]~input_o\) # ((!\sw[9]~input_o\ & \key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011000110111001101100011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP2~0_combout\);

-- Location: FF_X84_Y13_N50
\DISP2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP2(2));

-- Location: MLABCELL_X84_Y13_N6
\HEXDISP2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux6~0_combout\ = ( DISP2(2) & ( (!DISP2(1) & ((!DISP2(4)) # ((!DISP2(3))))) # (DISP2(1) & ((!DISP2(0) & ((!DISP2(4)) # (DISP2(3)))) # (DISP2(0) & ((!DISP2(3)))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(0) & ((!DISP2(1)) # (!DISP2(3)))) # 
-- (DISP2(0) & ((DISP2(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101111111111001110111111101111110110001110111111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(0),
	datad => ALT_INV_DISP2(3),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux6~0_combout\);

-- Location: MLABCELL_X84_Y13_N9
\HEXDISP2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux5~0_combout\ = ( DISP2(2) & ( (!DISP2(0) & ((!DISP2(3)) # ((DISP2(1) & !DISP2(4))))) # (DISP2(0) & (((!DISP2(4))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(3) & ((!DISP2(0)))) # (DISP2(3) & (!DISP2(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001110111111101100111011110100110011001111010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y13_N12
\HEXDISP2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux4~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((DISP2(1) & !DISP2(0))))) # (DISP2(4) & ((!DISP2(3) & ((!DISP2(0)))) # (DISP2(3) & (!DISP2(1) & DISP2(0))))) ) ) # ( !DISP2(2) & ( (!DISP2(4)) # ((!DISP2(1) & ((!DISP2(3)) # 
-- (!DISP2(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101100111011101110110011110100110000101111010011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux4~0_combout\);

-- Location: MLABCELL_X84_Y13_N15
\HEXDISP2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux3~0_combout\ = ( DISP2(2) & ( (!DISP2(1) & (((!DISP2(3))))) # (DISP2(1) & ((!DISP2(4) & (!DISP2(3))) # (DISP2(4) & (DISP2(3) & !DISP2(0))))) ) ) # ( !DISP2(2) & ( (!DISP2(3)) # ((!DISP2(1) & (!DISP2(4))) # (DISP2(1) & ((!DISP2(0)) # 
-- (DISP2(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111001111111011111100111100001111000001110000111100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux3~0_combout\);

-- Location: MLABCELL_X84_Y13_N18
\HEXDISP2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux2~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((DISP2(1) & DISP2(0))))) # (DISP2(4) & (((DISP2(3) & !DISP2(0))))) ) ) # ( !DISP2(2) & ( !DISP2(4) $ (((DISP2(1) & (DISP2(3) & DISP2(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001001110011001100100111000011110001001100001111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux2~0_combout\);

-- Location: MLABCELL_X84_Y13_N21
\HEXDISP2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux1~0_combout\ = ( DISP2(2) & ( (!DISP2(4) & ((!DISP2(3)) # ((!DISP2(1) & DISP2(0))))) # (DISP2(4) & (!DISP2(3) $ (((!DISP2(1)) # (!DISP2(0)))))) ) ) # ( !DISP2(2) & ( (!DISP2(4) & ((!DISP2(1)) # ((!DISP2(3)) # (!DISP2(0))))) # (DISP2(4) & 
-- (!DISP2(0) & ((!DISP2(1)) # (!DISP2(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001000111111101100100011000011110110101100001111011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datad => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y13_N54
\HEXDISP2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP2|Mux0~0_combout\ = ( DISP2(0) & ( DISP2(2) & ( !DISP2(4) $ (((DISP2(1) & DISP2(3)))) ) ) ) # ( !DISP2(0) & ( DISP2(2) & ( (!DISP2(1) & ((!DISP2(4)) # (!DISP2(3)))) # (DISP2(1) & (!DISP2(4) $ (DISP2(3)))) ) ) ) # ( DISP2(0) & ( !DISP2(2) & ( 
-- (!DISP2(4)) # ((DISP2(1) & !DISP2(3))) ) ) ) # ( !DISP2(0) & ( !DISP2(2) & ( !DISP2(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110111001101110011101001111010011100100111001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP2(1),
	datab => ALT_INV_DISP2(4),
	datac => ALT_INV_DISP2(3),
	datae => ALT_INV_DISP2(0),
	dataf => ALT_INV_DISP2(2),
	combout => \HEXDISP2|Mux0~0_combout\);

-- Location: MLABCELL_X84_Y13_N45
\DISP3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~0_combout\ = ( \key[1]~input_o\ & ( (\sw[9]~input_o\ & (\key[0]~input_o\ & ((!\key[2]~input_o\) # (\key[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000110000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~0_combout\);

-- Location: FF_X84_Y13_N47
\DISP3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(2));

-- Location: LABCELL_X83_Y12_N9
\DISP3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~3_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # (\key[0]~input_o\) ) ) # ( !\key[1]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~3_combout\);

-- Location: FF_X83_Y12_N11
\DISP3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(3));

-- Location: MLABCELL_X84_Y13_N36
\DISP3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~4_combout\ = ( \key[0]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((\key[2]~input_o\ & !\key[3]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001001100000011000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[3]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP3~4_combout\);

-- Location: FF_X84_Y13_N38
\DISP3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(4));

-- Location: LABCELL_X83_Y12_N33
\DISP3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~2_combout\ = ( \key[1]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[0]~input_o\ & ((!\key[2]~input_o\) # (!\key[3]~input_o\)))) ) ) # ( !\key[1]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011101111111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[0]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP3~2_combout\);

-- Location: FF_X83_Y12_N35
\DISP3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(1));

-- Location: LABCELL_X83_Y12_N30
\DISP3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP3~1_combout\ = ( \key[0]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[1]~input_o\ & ((!\key[2]~input_o\) # (\key[3]~input_o\)))) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000010111111111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[2]~input_o\,
	datab => \ALT_INV_key[3]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[0]~input_o\,
	combout => \DISP3~1_combout\);

-- Location: FF_X83_Y12_N32
\DISP3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP3(0));

-- Location: LABCELL_X83_Y12_N12
\HEXDISP3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux6~0_combout\ = ( DISP3(0) & ( (!DISP3(2) & (((!DISP3(4))) # (DISP3(3)))) # (DISP3(2) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(1))))) ) ) # ( !DISP3(0) & ( (!DISP3(4)) # ((!DISP3(2) & ((!DISP3(3)) # (!DISP3(1)))) # (DISP3(2) & (!DISP3(3) $ 
-- (DISP3(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111001111111101111100111110110111001101111011011100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(2),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(1),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux6~0_combout\);

-- Location: LABCELL_X83_Y12_N15
\HEXDISP3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux5~0_combout\ = ( DISP3(1) & ( (!DISP3(4)) # ((!DISP3(3) & !DISP3(0))) ) ) # ( !DISP3(1) & ( (!DISP3(3) & (((!DISP3(0)) # (!DISP3(4))))) # (DISP3(3) & ((!DISP3(2)) # ((DISP3(0) & !DISP3(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111100010111011111110001011111111110000001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(2),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(0),
	datad => ALT_INV_DISP3(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux5~0_combout\);

-- Location: LABCELL_X83_Y12_N48
\HEXDISP3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux4~0_combout\ = ( DISP3(0) & ( (!DISP3(4) & (((!DISP3(3)) # (!DISP3(2))))) # (DISP3(4) & (!DISP3(1) & (!DISP3(3) $ (DISP3(2))))) ) ) # ( !DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(2))))) # (DISP3(1) & ((!DISP3(4)) # ((!DISP3(3) & 
-- DISP3(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011011100111110101101110011111000110000101111100011000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(1),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux4~0_combout\);

-- Location: LABCELL_X83_Y12_N51
\HEXDISP3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux3~0_combout\ = ( DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(2))))) # (DISP3(1) & ((!DISP3(4) & (!DISP3(3))) # (DISP3(4) & ((!DISP3(2)))))) ) ) # ( !DISP3(0) & ( (!DISP3(1) & ((!DISP3(3)) # ((!DISP3(4) & !DISP3(2))))) # 
-- (DISP3(1) & ((!DISP3(2)) # (!DISP3(3) $ (DISP3(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111001001111111011100100111101101110010001110110111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(1),
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(4),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(0),
	combout => \HEXDISP3|Mux3~0_combout\);

-- Location: LABCELL_X83_Y12_N54
\HEXDISP3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux2~0_combout\ = ( DISP3(1) & ( !DISP3(4) $ (((DISP3(3) & (!DISP3(0) $ (!DISP3(2)))))) ) ) # ( !DISP3(1) & ( (!DISP3(4) & (((!DISP3(2)) # (!DISP3(3))))) # (DISP3(4) & (!DISP3(0) & (DISP3(2) & DISP3(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100100101010101010010010101010100101101010101010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(4),
	datab => ALT_INV_DISP3(0),
	datac => ALT_INV_DISP3(2),
	datad => ALT_INV_DISP3(3),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux2~0_combout\);

-- Location: LABCELL_X83_Y12_N57
\HEXDISP3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux1~0_combout\ = ( DISP3(1) & ( (!DISP3(3) & ((!DISP3(4)) # (!DISP3(0) $ (DISP3(2))))) # (DISP3(3) & (!DISP3(0) & (!DISP3(4) $ (DISP3(2))))) ) ) # ( !DISP3(1) & ( (!DISP3(4) & (((!DISP3(3)) # (!DISP3(2))) # (DISP3(0)))) # (DISP3(4) & 
-- ((!DISP3(2) & (!DISP3(0))) # (DISP3(2) & ((DISP3(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010100111111011101010011111101000101101001110100010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP3(4),
	datab => ALT_INV_DISP3(0),
	datac => ALT_INV_DISP3(3),
	datad => ALT_INV_DISP3(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP3|Mux1~0_combout\);

-- Location: LABCELL_X83_Y12_N0
\HEXDISP3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP3|Mux0~0_combout\ = ( DISP3(4) & ( DISP3(2) & ( (!DISP3(3) & (!DISP3(1) & !DISP3(0))) # (DISP3(3) & (DISP3(1))) ) ) ) # ( !DISP3(4) & ( DISP3(2) & ( (!DISP3(3)) # (!DISP3(1)) ) ) ) # ( DISP3(4) & ( !DISP3(2) & ( (!DISP3(3) & (DISP3(1) & DISP3(0))) 
-- ) ) ) # ( !DISP3(4) & ( !DISP3(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000110011111100111111001100001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP3(3),
	datac => ALT_INV_DISP3(1),
	datad => ALT_INV_DISP3(0),
	datae => ALT_INV_DISP3(4),
	dataf => ALT_INV_DISP3(2),
	combout => \HEXDISP3|Mux0~0_combout\);

-- Location: LABCELL_X83_Y13_N12
\DISP4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4~1_combout\ = ( \key[0]~input_o\ & ( (!\sw[9]~input_o\) # ((\key[1]~input_o\ & !\key[2]~input_o\)) ) ) # ( !\key[0]~input_o\ & ( !\sw[9]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011111100110011001100110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_sw[9]~input_o\,
	datac => \ALT_INV_key[1]~input_o\,
	datad => \ALT_INV_key[2]~input_o\,
	datae => \ALT_INV_key[0]~input_o\,
	combout => \DISP4~1_combout\);

-- Location: FF_X83_Y13_N14
\DISP4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(3));

-- Location: LABCELL_X83_Y13_N51
\DISP4[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \DISP4[4]~feeder_combout\);

-- Location: FF_X83_Y13_N53
\DISP4[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DISP4[4]~DUPLICATE_q\);

-- Location: LABCELL_X83_Y13_N9
\DISP4[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4[0]~3_combout\ = ( !\sw[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sw[9]~input_o\,
	combout => \DISP4[0]~3_combout\);

-- Location: FF_X83_Y13_N11
\DISP4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(0));

-- Location: LABCELL_X83_Y13_N3
\DISP4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP4~0_combout\ = ( \key[0]~input_o\ & ( \key[1]~input_o\ & ( !\sw[9]~input_o\ ) ) ) # ( !\key[0]~input_o\ & ( \key[1]~input_o\ ) ) # ( \key[0]~input_o\ & ( !\key[1]~input_o\ ) ) # ( !\key[0]~input_o\ & ( !\key[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_sw[9]~input_o\,
	datae => \ALT_INV_key[0]~input_o\,
	dataf => \ALT_INV_key[1]~input_o\,
	combout => \DISP4~0_combout\);

-- Location: FF_X83_Y13_N5
\DISP4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(2));

-- Location: FF_X84_Y13_N35
\DISP4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(1));

-- Location: LABCELL_X83_Y13_N54
\HEXDISP4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux6~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!DISP4(3) & ((!\DISP4[4]~DUPLICATE_q\) # (DISP4(0)))) # (DISP4(3) & ((!DISP4(0)))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # (!DISP4(3) $ (DISP4(0))) ) ) ) # ( DISP4(2) & ( 
-- !DISP4(1) & ( (!DISP4(3)) # (!\DISP4[4]~DUPLICATE_q\) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( ((!\DISP4[4]~DUPLICATE_q\) # (!DISP4(0))) # (DISP4(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111001111110011111100111100111111001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux6~0_combout\);

-- Location: LABCELL_X83_Y13_N33
\HEXDISP4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux5~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0) & !DISP4(3))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0) & !DISP4(3))) ) ) ) # ( DISP4(2) & ( !DISP4(1) & ( (!DISP4(0) & 
-- ((!DISP4(3)))) # (DISP4(0) & (!\DISP4[4]~DUPLICATE_q\)) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0)) # (DISP4(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111000101110001011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux5~0_combout\);

-- Location: LABCELL_X83_Y13_N39
\HEXDISP4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux4~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\ & ((!DISP4(0)) # (!DISP4(3)))) # (\DISP4[4]~DUPLICATE_q\ & (!DISP4(0) & !DISP4(3))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( !\DISP4[4]~DUPLICATE_q\ ) ) ) # ( DISP4(2) & ( 
-- !DISP4(1) & ( !DISP4(3) $ (((\DISP4[4]~DUPLICATE_q\ & DISP4(0)))) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(0)) # (!DISP4(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111000011110000110101010101010101110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux4~0_combout\);

-- Location: LABCELL_X83_Y13_N42
\HEXDISP4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux3~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( (!DISP4(3) & (!\DISP4[4]~DUPLICATE_q\)) # (DISP4(3) & (\DISP4[4]~DUPLICATE_q\ & !DISP4(0))) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!DISP4(3)) # ((!DISP4(0)) # (\DISP4[4]~DUPLICATE_q\)) ) ) ) # ( 
-- DISP4(2) & ( !DISP4(1) & ( !DISP4(3) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( (!DISP4(3)) # (!\DISP4[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100110011001100110011111111110011111100001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux3~0_combout\);

-- Location: FF_X83_Y13_N52
\DISP4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP4[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP4(4));

-- Location: LABCELL_X83_Y13_N18
\HEXDISP4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux2~0_combout\ = ( DISP4(3) & ( (!DISP4(1) & ((!DISP4(2) & ((!DISP4(4)))) # (DISP4(2) & (!DISP4(0) & DISP4(4))))) # (DISP4(1) & (!DISP4(0) $ (!DISP4(2) $ (!DISP4(4))))) ) ) # ( !DISP4(3) & ( !DISP4(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011100001000111001110000100011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP4(1),
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(2),
	datad => ALT_INV_DISP4(4),
	dataf => ALT_INV_DISP4(3),
	combout => \HEXDISP4|Mux2~0_combout\);

-- Location: LABCELL_X83_Y13_N21
\HEXDISP4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux1~0_combout\ = ( \DISP4[4]~DUPLICATE_q\ & ( (!DISP4(2) & (!DISP4(0) & ((!DISP4(1)) # (!DISP4(3))))) # (DISP4(2) & (!DISP4(3) $ (((!DISP4(1)) # (!DISP4(0)))))) ) ) # ( !\DISP4[4]~DUPLICATE_q\ & ( (!DISP4(3)) # ((!DISP4(0) & ((!DISP4(2)))) # 
-- (DISP4(0) & (!DISP4(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110010111111101111001011001000000111101100100000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP4(1),
	datab => ALT_INV_DISP4(0),
	datac => ALT_INV_DISP4(3),
	datad => ALT_INV_DISP4(2),
	dataf => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	combout => \HEXDISP4|Mux1~0_combout\);

-- Location: LABCELL_X83_Y13_N24
\HEXDISP4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP4|Mux0~0_combout\ = ( DISP4(2) & ( DISP4(1) & ( !DISP4(3) $ (\DISP4[4]~DUPLICATE_q\) ) ) ) # ( !DISP4(2) & ( DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # ((!DISP4(3) & DISP4(0))) ) ) ) # ( DISP4(2) & ( !DISP4(1) & ( (!\DISP4[4]~DUPLICATE_q\) # 
-- ((!DISP4(3) & !DISP4(0))) ) ) ) # ( !DISP4(2) & ( !DISP4(1) & ( !\DISP4[4]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111001111000011110000111111001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_DISP4(3),
	datac => \ALT_INV_DISP4[4]~DUPLICATE_q\,
	datad => ALT_INV_DISP4(0),
	datae => ALT_INV_DISP4(2),
	dataf => ALT_INV_DISP4(1),
	combout => \HEXDISP4|Mux0~0_combout\);

-- Location: FF_X83_Y12_N5
\DISP5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \sw[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(0));

-- Location: LABCELL_X83_Y12_N39
\DISP5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~0_combout\ = ( \key[2]~input_o\ & ( ((!\key[0]~input_o\) # (!\sw[9]~input_o\)) # (\key[1]~input_o\) ) ) # ( !\key[2]~input_o\ & ( (!\key[0]~input_o\) # (!\sw[9]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111101111111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[2]~input_o\,
	combout => \DISP5~0_combout\);

-- Location: FF_X83_Y12_N41
\DISP5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(2));

-- Location: LABCELL_X83_Y12_N36
\DISP5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DISP5~1_combout\ = ( \key[3]~input_o\ & ( \sw[9]~input_o\ ) ) # ( !\key[3]~input_o\ & ( (\sw[9]~input_o\ & ((!\key[1]~input_o\) # ((!\key[0]~input_o\) # (!\key[2]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_key[1]~input_o\,
	datab => \ALT_INV_key[0]~input_o\,
	datac => \ALT_INV_key[2]~input_o\,
	datad => \ALT_INV_sw[9]~input_o\,
	dataf => \ALT_INV_key[3]~input_o\,
	combout => \DISP5~1_combout\);

-- Location: FF_X83_Y12_N38
\DISP5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \DISP5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => DISP5(4));

-- Location: LABCELL_X83_Y12_N45
\HEXDISP5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux6~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(4)) # (!DISP5(2) $ (DISP1(2))))) # (DISP5(0) & ((!DISP5(2)) # ((!DISP1(2) & !DISP5(4))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & ((!DISP5(2)) # (!DISP1(2)))) # (DISP5(0) & 
-- (DISP5(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111001111111111011100111111110110001101111111011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux6~0_combout\);

-- Location: LABCELL_X83_Y12_N18
\HEXDISP5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux5~0_combout\ = ( DISP3(1) & ( (!DISP1(2) & ((!DISP5(2)) # ((DISP5(0) & !DISP5(4))))) # (DISP1(2) & (((!DISP5(4))))) ) ) # ( !DISP3(1) & ( (!DISP5(0)) # (!DISP5(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011011111110000001101111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux5~0_combout\);

-- Location: LABCELL_X83_Y12_N21
\HEXDISP5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux4~0_combout\ = ( DISP3(1) & ( (!DISP1(2) & (!DISP5(2) $ (((DISP5(0) & DISP5(4)))))) # (DISP1(2) & (!DISP5(4) & ((!DISP5(0)) # (!DISP5(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(2) & ((!DISP1(2)))) # (DISP5(2) & (!DISP5(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111100010111111111110001011001110100100001100111010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux4~0_combout\);

-- Location: LABCELL_X83_Y12_N24
\HEXDISP5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux3~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(4) & (!DISP5(2))) # (DISP5(4) & ((DISP1(2)))))) # (DISP5(0) & (!DISP5(2) & (!DISP5(4) $ (DISP1(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(2)) # ((!DISP5(4)) # (!DISP1(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111100111111111111110011000000100011101100000010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP5(4),
	datad => ALT_INV_DISP1(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux3~0_combout\);

-- Location: LABCELL_X83_Y12_N42
\HEXDISP5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux2~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & (!DISP5(2) $ (((DISP5(4)))))) # (DISP5(0) & ((!DISP5(2) & (!DISP1(2) $ (DISP5(4)))) # (DISP5(2) & (DISP1(2) & !DISP5(4))))) ) ) # ( !DISP3(1) & ( !DISP5(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001001001001101100100100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux2~0_combout\);

-- Location: LABCELL_X83_Y12_N27
\HEXDISP5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux1~0_combout\ = ( DISP3(1) & ( (!DISP5(0) & ((!DISP5(2) & ((!DISP1(2)) # (!DISP5(4)))) # (DISP5(2) & ((DISP5(4)))))) # (DISP5(0) & (!DISP1(2) & ((!DISP5(4)) # (DISP5(2))))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & (!DISP5(2))) # 
-- (DISP5(0) & (DISP5(2) & DISP1(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110001001111111111000100111011000101100101101100010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP1(2),
	datad => ALT_INV_DISP5(4),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux1~0_combout\);

-- Location: LABCELL_X83_Y12_N6
\HEXDISP5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \HEXDISP5|Mux0~0_combout\ = ( DISP3(1) & ( !DISP5(4) $ (((DISP5(2) & DISP1(2)))) ) ) # ( !DISP3(1) & ( (!DISP5(4)) # ((!DISP5(0) & (DISP5(2) & !DISP1(2))) # (DISP5(0) & (!DISP5(2) & DISP1(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011110100111100101111010011110000110000111111000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_DISP5(0),
	datab => ALT_INV_DISP5(2),
	datac => ALT_INV_DISP5(4),
	datad => ALT_INV_DISP1(2),
	dataf => ALT_INV_DISP3(1),
	combout => \HEXDISP5|Mux0~0_combout\);

-- Location: LABCELL_X24_Y14_N0
\audio_configuration|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|LessThan1~1_combout\ = ( \audio_configuration|clk_counter\(1) & ( \audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(2) & (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8))) 
-- ) ) ) # ( !\audio_configuration|clk_counter\(1) & ( \audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & (!\audio_configuration|clk_counter\(8) & ((!\audio_configuration|clk_counter\(2)) # 
-- (!\audio_configuration|clk_counter\(0))))) ) ) ) # ( \audio_configuration|clk_counter\(1) & ( !\audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8)) ) ) ) # ( 
-- !\audio_configuration|clk_counter\(1) & ( !\audio_configuration|LessThan1~0_combout\ & ( (!\audio_configuration|clk_counter\(7) & !\audio_configuration|clk_counter\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_clk_counter\(2),
	datab => \audio_configuration|ALT_INV_clk_counter\(7),
	datac => \audio_configuration|ALT_INV_clk_counter\(8),
	datad => \audio_configuration|ALT_INV_clk_counter\(0),
	datae => \audio_configuration|ALT_INV_clk_counter\(1),
	dataf => \audio_configuration|ALT_INV_LessThan1~0_combout\,
	combout => \audio_configuration|LessThan1~1_combout\);

-- Location: FF_X24_Y14_N1
\audio_configuration|sclk_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk_int~q\);

-- Location: MLABCELL_X28_Y14_N21
\audio_configuration|sclk_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk_en~0_combout\ = ( \audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # ( !\audio_configuration|current_state.st4~q\ & ( \audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # 
-- ( \audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ ) ) # ( !\audio_configuration|current_state.st4~q\ & ( !\audio_configuration|current_state.st1~DUPLICATE_q\ & ( ((!\audio_configuration|clk_en~q\) # 
-- (!\audio_configuration|current_state.st0~q\)) # (\audio_configuration|current_state.st6~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_current_state.st6~q\,
	datac => \audio_configuration|ALT_INV_clk_en~q\,
	datad => \audio_configuration|ALT_INV_current_state.st0~q\,
	datae => \audio_configuration|ALT_INV_current_state.st4~q\,
	dataf => \audio_configuration|ALT_INV_current_state.st1~DUPLICATE_q\,
	combout => \audio_configuration|sclk_en~0_combout\);

-- Location: LABCELL_X27_Y14_N0
\audio_configuration|sclk_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk_en~1_combout\ = ( !\audio_configuration|WideNor0~combout\ & ( (!\audio_configuration|sclk_en~q\ & (\audio_configuration|clk_en~q\ & (((\audio_configuration|current_state.st2~q\))))) # (\audio_configuration|sclk_en~q\ & 
-- (((\audio_configuration|clk_en~q\ & ((\audio_configuration|current_state.st2~q\)))) # (\audio_configuration|sclk_en~0_combout\))) ) ) # ( \audio_configuration|WideNor0~combout\ & ( (!\audio_configuration|sclk_en~q\ & (\audio_configuration|clk_en~q\ & 
-- (((\audio_configuration|current_state.st2~q\))))) # (\audio_configuration|sclk_en~q\ & ((!\audio_configuration|ack_en~q\) # ((!\FPGA_I2C_SDAT~input_o\) # ((\audio_configuration|clk_en~q\ & \audio_configuration|current_state.st2~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010101010101000000110111001101110111011101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_sclk_en~q\,
	datab => \audio_configuration|ALT_INV_clk_en~q\,
	datac => \audio_configuration|ALT_INV_ack_en~q\,
	datad => \ALT_INV_FPGA_I2C_SDAT~input_o\,
	datae => \audio_configuration|ALT_INV_WideNor0~combout\,
	dataf => \audio_configuration|ALT_INV_current_state.st2~q\,
	datag => \audio_configuration|ALT_INV_sclk_en~0_combout\,
	combout => \audio_configuration|sclk_en~1_combout\);

-- Location: FF_X27_Y14_N2
\audio_configuration|sclk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|sclk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk_en~q\);

-- Location: MLABCELL_X25_Y14_N33
\audio_configuration|sclk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \audio_configuration|sclk~0_combout\ = ( \audio_configuration|sclk_en~q\ & ( \audio_configuration|sclk_int~q\ ) ) # ( !\audio_configuration|sclk_en~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \audio_configuration|ALT_INV_sclk_int~q\,
	dataf => \audio_configuration|ALT_INV_sclk_en~q\,
	combout => \audio_configuration|sclk~0_combout\);

-- Location: FF_X25_Y14_N35
\audio_configuration|sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_50~inputCLKENA0_outclk\,
	d => \audio_configuration|sclk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \audio_configuration|sclk~q\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\sw[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(4),
	o => \sw[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\sw[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(5),
	o => \sw[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\sw[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(6),
	o => \sw[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\sw[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(7),
	o => \sw[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\sw[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sw(8),
	o => \sw[8]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


