0.6
2018.2
Jun 14 2018
20:41:02
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_control.v,1550631103,verilog,,,,sim_control,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_display.v,1550626784,verilog,,,,sim_display,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_divider.v,1550625912,verilog,,,,sim_divider,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_rom.v,1550632718,verilog,,,,sim_rom,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sources_1/new/control.v,1550630476,verilog,,D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_control.v,,control,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sources_1/new/display.v,1550627348,verilog,,D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_display.v,,display,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sources_1/new/divider.v,1550625237,verilog,,D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_divider.v,,divider,,,,,,,,
D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sources_1/new/rom.v,1550659501,verilog,,D:/ruanka/ccp/cpu_singlecycle/cpu_singlecycle.srcs/sim_1/new/sim_rom.v,,rom,,,,,,,,
