INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_shiftreg/project_shiftreg.srcs/sources_1/imports/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftregstr
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_shiftreg/project_shiftreg.srcs/sim_1/new/shiftreg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftregstr_tb
