/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:39 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_DMA_H__
#define BCHP_RAAGA_DSP_DMA_H__

/***************************************************************************
 *RAAGA_DSP_DMA - Raaga DMA registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY        0x20c21400 /* [RW][32] Priority of DMA Queues */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0 0x20c21440 /* [RW][32] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0   0x20c21444 /* [RW][32] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0           0x20c21448 /* [RW][32] DMA Source Address Register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0          0x20c2144c /* [RW][32] DMA destination address register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0           0x20c21450 /* [RW][32] DMA transfer enable register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0           0x20c21454 /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0    0x20c21458 /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0       0x20c2145c /* [RW][32] DMA-Token-ID clear for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0       0x20c21460 /* [RW][32] DMA-Token-ID Set for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0             0x20c21464 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1 0x20c21480 /* [RW][32] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1   0x20c21484 /* [RW][32] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1           0x20c21488 /* [RW][32] DMA Source Address Register for DMA command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1          0x20c2148c /* [RW][32] DMA destination address register for DMA Command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1           0x20c21490 /* [RW][32] DMA transfer enable register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1           0x20c21494 /* [RO][32] DMA transfer progress register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1    0x20c21498 /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1       0x20c2149c /* [RW][32] DMA-Token-ID clear for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1       0x20c214a0 /* [RW][32] DMA-Token-ID Set for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1             0x20c214a4 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2 0x20c214c0 /* [RW][32] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2   0x20c214c4 /* [RW][32] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2           0x20c214c8 /* [RW][32] DMA Source Address Register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2          0x20c214cc /* [RW][32] DMA destination address register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2           0x20c214d0 /* [RW][32] DMA transfer enable register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2           0x20c214d4 /* [RO][32] DMA transfer progress register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2    0x20c214d8 /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2       0x20c214dc /* [RW][32] DMA-Token-ID clear for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2       0x20c214e0 /* [RW][32] DMA-Token-ID Set for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2             0x20c214e4 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3 0x20c21500 /* [RW][32] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3   0x20c21504 /* [RW][32] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3           0x20c21508 /* [RW][32] DMA Source Address Register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3          0x20c2150c /* [RW][32] DMA destination address register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3           0x20c21510 /* [RW][32] DMA transfer enable register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3           0x20c21514 /* [RO][32] DMA transfer progress register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3    0x20c21518 /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3       0x20c2151c /* [RW][32] DMA-Token-ID clear for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3       0x20c21520 /* [RW][32] DMA-Token-ID Set for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3             0x20c21524 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG         0x20c21540 /* [RW][32] Configuration register SCB0/1 MS bits programming and stripe width selection */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR0 0x20c21544 /* [RW][32] DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR1 0x20c21548 /* [RW][32] DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR2 0x20c2154c /* [RW][32] DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR3 0x20c21550 /* [RW][32] DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR4 0x20c21554 /* [RW][32] DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR5 0x20c21558 /* [RW][32] DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR6 0x20c2155c /* [RW][32] DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR7 0x20c21560 /* [RW][32] DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY0      0x20c21564 /* [RW][32] NMBY for DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY1      0x20c21568 /* [RW][32] NMBY for DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY2      0x20c2156c /* [RW][32] NMBY for DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY3      0x20c21570 /* [RW][32] NMBY for DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY4      0x20c21574 /* [RW][32] NMBY for DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY5      0x20c21578 /* [RW][32] NMBY for DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY6      0x20c2157c /* [RW][32] NMBY for DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY7      0x20c21580 /* [RW][32] NMBY for DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG 0x20c21584 /* [RW][32] DMA DRAM_MAP address configuration for SCB0 */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG 0x20c21588 /* [RW][32] DMA DRAM_MAP address configuration for SCB1 */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG 0x20c2158c /* [RW][32] DMA DRAM_MAP address configuration for SCB2 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4 0x20c215a0 /* [RW][32] DMA maximum SCB command burst size for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4  0x20c215a4 /* [RW][32] DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 4. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ4          0x20c215a8 /* [RW][32] DMA Source Address Register for Video Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ4         0x20c215ac /* [RW][32] DMA destination address register for Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4          0x20c215b0 /* [RW][32] DMA transfer enable register for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4          0x20c215b4 /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4   0x20c215b8 /* [RO][32] DMA-Token-ID completion status register for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ4      0x20c215bc /* [RW][32] DMA-Token-ID clear for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ4      0x20c215c0 /* [RW][32] DMA-Token-ID Set for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ4         0x20c215c4 /* [RW][32] DMA Address1 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ4         0x20c215c8 /* [RW][32] DMA Address2 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4 0x20c215cc /* [RW][32] Video Patch offset register for Video Queue 4 */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4 0x20c215d0 /* [RW][32] Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4            0x20c215d4 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-4 */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5 0x20c215f0 /* [RW][32] DMA maximum SCB command burst size for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5  0x20c215f4 /* [RW][32] DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 5. */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ5          0x20c215f8 /* [RW][32] DMA Source Address Register for Video Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ5         0x20c215fc /* [RW][32] DMA destination address register for Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5          0x20c21600 /* [RW][32] DMA transfer enable register for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5          0x20c21604 /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5   0x20c21608 /* [RO][32] DMA-Token-ID completion status register for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ5      0x20c2160c /* [RW][32] DMA-Token-ID clear for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ5      0x20c21610 /* [RW][32] DMA-Token-ID Set for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ5         0x20c21614 /* [RW][32] DMA Address1 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ5         0x20c21618 /* [RW][32] DMA Address2 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5 0x20c2161c /* [RW][32] Video Patch offset register for Video Queue 5 */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5 0x20c21620 /* [RW][32] Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5            0x20c21624 /* [RW][32] DMA SeqTag register for DMA PRQ Command Queue-5 */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR    0x20c21640 /* [RW][32] DMA DMEM Read Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR    0x20c21644 /* [RW][32] DMA DMEM Write Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN 0x20c21648 /* [RW][32] DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register */
#define BCHP_RAAGA_DSP_DMA_ABORT                 0x20c2164c /* [RW][32] DMA Queues Abort Enable Register */
#define BCHP_RAAGA_DSP_DMA_STATUS                0x20c21650 /* [RO][32] Status of all DMA Queues */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS          0x20c21654 /* [RO][32] DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR             0x20c21658 /* [RW][32] DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0          0x20c2165c /* [RO][32] DMA Debug Register for DMA Command Queues. */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1          0x20c21660 /* [RO][32] DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2          0x20c21664 /* [RO][32] DMA Debug Register for DMA Write Data-path module. */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL           0x20c21668 /* [RW][32] DMA PRQ Control register */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION 0x20c2166c /* [RW][32] DMA PRQ Reservation  Register for Audio Queues */
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION 0x20c21670 /* [RW][32] DMA PRQ Reservation  Register for Video Queues */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1          0x20c21674 /* [RO][32] Status of all Audio Pooled Request Queues */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2          0x20c21678 /* [RO][32] Status of all Video Pooled Request Queues, and PRB Full status */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL 0x20c2167c /* [RW][32] DMA performance counter control register */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST 0x20c21680 /* [RW][32] DMA performance counter reset register */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL 0x20c21684 /* [RW][32] DMA performance counter snapshot register */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_CLOCK_DIVIDER 0x20c21688 /* [RW][32] DMA performance counter clock divider */
#define BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER 0x20c2168c /* [RO][32] DMA Queue0 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER 0x20c21690 /* [RO][32] DMA Queue0 Idle performance counter */
#define BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER 0x20c21694 /* [RO][32] DMA Queue1 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER 0x20c21698 /* [RO][32] DMA Queue1 Idle performance counter */
#define BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER 0x20c2169c /* [RO][32] DMA Queue2 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER 0x20c216a0 /* [RO][32] DMA Queue2 Idle performance counter */
#define BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER 0x20c216a4 /* [RO][32] DMA Queue3 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER 0x20c216a8 /* [RO][32] DMA Queue3 Idle performance counter */
#define BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER 0x20c216ac /* [RO][32] DMA Queue4 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER 0x20c216b0 /* [RO][32] DMA Queue4 Idle performance counter */
#define BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER 0x20c216b4 /* [RO][32] DMA Queue5 Active performance counter */
#define BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER 0x20c216b8 /* [RO][32] DMA Queue5 Idle performance counter */

/***************************************************************************
 *QUEUE_PRIORITY - Priority of DMA Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved0 [31:23] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved0_MASK           0xff800000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved0_SHIFT          23

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_5 [22:20] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_MASK             0x00700000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_SHIFT            20
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_DEFAULT          0x00000005
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_5_PRIORITY_8       7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved1 [19:19] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved1_MASK           0x00080000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved1_SHIFT          19

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_4 [18:16] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_MASK             0x00070000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_SHIFT            16
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_DEFAULT          0x00000004
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_4_PRIORITY_8       7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved2 [15:15] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved2_MASK           0x00008000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved2_SHIFT          15

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_3 [14:12] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_MASK             0x00007000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_SHIFT            12
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_DEFAULT          0x00000003
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_3_PRIORITY_8       7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved3 [11:11] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved3_MASK           0x00000800
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved3_SHIFT          11

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_2 [10:08] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_MASK             0x00000700
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_SHIFT            8
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_DEFAULT          0x00000002
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_2_PRIORITY_8       7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved4 [07:07] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved4_MASK           0x00000080
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved4_SHIFT          7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_1 [06:04] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_MASK             0x00000070
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_SHIFT            4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_DEFAULT          0x00000001
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_1_PRIORITY_8       7

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: reserved5 [03:03] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved5_MASK           0x00000008
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_reserved5_SHIFT          3

/* RAAGA_DSP_DMA :: QUEUE_PRIORITY :: QUEUE_0 [02:00] */
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_MASK             0x00000007
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_DEFAULT          0x00000000
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_1       0
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_2       1
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_3       2
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_4       3
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_5       4
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_6       5
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_7       6
#define BCHP_RAAGA_DSP_DMA_QUEUE_PRIORITY_QUEUE_0_PRIORITY_8       7

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q0 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q0 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q0 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_DEFAULT     0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q0_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q0 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_NMB_VAL_DEFAULT     0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q0 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q0_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_Q0 - DMA Source Address Register for DMA Command Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q0 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q0_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *DEST_ADDR_Q0 - DMA destination address register for DMA Command Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q0 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q0_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TRANSFER_Q0 - DMA transfer enable register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_CLIENT_ID_MASK          0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_CLIENT_ID_SHIFT         30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_CLIENT_ID_DEFAULT       0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_CLIENT_ID_SCB_CLIENT_0  0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_CLIENT_ID_SCB_CLIENT_1  1

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: reserved0 [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_reserved0_MASK              0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_PUSH_TO_PRQ_MASK            0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_PUSH_TO_PRQ_SHIFT           20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_PUSH_TO_PRQ_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_SWAP_TYPE_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DEFAULT       0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q0 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q0_TRANSFER_SIZE_DEFAULT       0x00000000

/***************************************************************************
 *PROGRESS_Q0 - DMA transfer progress register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_Q0 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q0_BYTES_LEFT_DEFAULT          0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_Q0 - DMA-Token-ID completion status register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_Q0 - DMA-Token-ID clear for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q0_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *TOKEN_ID_SET_Q0 - DMA-Token-ID Set for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q0 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q0_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *SEQTAG_Q0 - DMA SeqTag register for DMA PRQ Command Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_Q0 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_reserved0_MASK                0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_reserved0_SHIFT               5

/* RAAGA_DSP_DMA :: SEQTAG_Q0 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SWAP_TYPE_64BW_MASK           0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SWAP_TYPE_64BW_SHIFT          4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SWAP_TYPE_64BW_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_Q0 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SEQTAG_MASK                   0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SEQTAG_SHIFT                  0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q0_SEQTAG_DEFAULT                0x00000000

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q1 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q1 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q1 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_DEFAULT     0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q1_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q1 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_NMB_VAL_DEFAULT     0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q1 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q1_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_Q1 - DMA Source Address Register for DMA command Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q1 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q1_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *DEST_ADDR_Q1 - DMA destination address register for DMA Command Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q1 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q1_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TRANSFER_Q1 - DMA transfer enable register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_CLIENT_ID_MASK          0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_CLIENT_ID_SHIFT         30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_CLIENT_ID_DEFAULT       0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_CLIENT_ID_SCB_CLIENT_0  0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_CLIENT_ID_SCB_CLIENT_1  1

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: reserved0 [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_reserved0_MASK              0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_PUSH_TO_PRQ_MASK            0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_PUSH_TO_PRQ_SHIFT           20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_PUSH_TO_PRQ_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_SWAP_TYPE_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DEFAULT       0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q1 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q1_TRANSFER_SIZE_DEFAULT       0x00000000

/***************************************************************************
 *PROGRESS_Q1 - DMA transfer progress register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_Q1 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q1_BYTES_LEFT_DEFAULT          0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_Q1 - DMA-Token-ID completion status register for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_Q1 - DMA-Token-ID clear for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q1_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *TOKEN_ID_SET_Q1 - DMA-Token-ID Set for DMA-Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q1 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q1_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *SEQTAG_Q1 - DMA SeqTag register for DMA PRQ Command Queue-1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_Q1 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_reserved0_MASK                0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_reserved0_SHIFT               5

/* RAAGA_DSP_DMA :: SEQTAG_Q1 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SWAP_TYPE_64BW_MASK           0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SWAP_TYPE_64BW_SHIFT          4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SWAP_TYPE_64BW_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_Q1 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SEQTAG_MASK                   0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SEQTAG_SHIFT                  0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q1_SEQTAG_DEFAULT                0x00000000

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q2 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q2 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q2 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_DEFAULT     0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q2_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q2 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_NMB_VAL_DEFAULT     0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q2 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q2_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_Q2 - DMA Source Address Register for DMA Command Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q2 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q2_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *DEST_ADDR_Q2 - DMA destination address register for DMA Command Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q2 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q2_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TRANSFER_Q2 - DMA transfer enable register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_CLIENT_ID_MASK          0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_CLIENT_ID_SHIFT         30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_CLIENT_ID_DEFAULT       0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_CLIENT_ID_SCB_CLIENT_0  0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_CLIENT_ID_SCB_CLIENT_1  1

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: reserved0 [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_reserved0_MASK              0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_PUSH_TO_PRQ_MASK            0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_PUSH_TO_PRQ_SHIFT           20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_PUSH_TO_PRQ_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_SWAP_TYPE_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DEFAULT       0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q2 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q2_TRANSFER_SIZE_DEFAULT       0x00000000

/***************************************************************************
 *PROGRESS_Q2 - DMA transfer progress register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_Q2 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q2_BYTES_LEFT_DEFAULT          0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_Q2 - DMA-Token-ID completion status register for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_Q2 - DMA-Token-ID clear for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q2_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *TOKEN_ID_SET_Q2 - DMA-Token-ID Set for DMA-Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q2 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q2_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *SEQTAG_Q2 - DMA SeqTag register for DMA PRQ Command Queue-2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_Q2 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_reserved0_MASK                0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_reserved0_SHIFT               5

/* RAAGA_DSP_DMA :: SEQTAG_Q2 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SWAP_TYPE_64BW_MASK           0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SWAP_TYPE_64BW_SHIFT          4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SWAP_TYPE_64BW_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_Q2 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SEQTAG_MASK                   0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SEQTAG_SHIFT                  0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q2_SEQTAG_DEFAULT                0x00000000

/***************************************************************************
 *MAX_SCB_BURST_SIZE_Q3 - DMA maximum SCB command burst size for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q3 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_reserved0_MASK    0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_reserved0_SHIFT   2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_Q3 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_MASK        0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_DEFAULT     0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_4JW         0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_8JW         1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_16JW        2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_Q3_BURST_RESERVED    3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_Q3 - DMA SCB command type for Video Block Access and Video Raster access commands.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved0_MASK      0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved0_SHIFT     26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_MASK        0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_SHIFT       16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_NMB_VAL_DEFAULT     0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved1_MASK      0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_reserved1_SHIFT     9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_Q3 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_MASK    0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_Q3_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_Q3 - DMA Source Address Register for DMA Command Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_Q3 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_MASK                0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_SHIFT               0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_Q3_ADDRESS_DEFAULT             0x00000000

/***************************************************************************
 *DEST_ADDR_Q3 - DMA destination address register for DMA Command Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_Q3 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_Q3_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *TRANSFER_Q3 - DMA transfer enable register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_CLEAR             0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DONT_INTR_SET               1

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_CLIENT_ID_MASK          0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_CLIENT_ID_SHIFT         30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_CLIENT_ID_DEFAULT       0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_CLIENT_ID_SCB_CLIENT_0  0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_CLIENT_ID_SCB_CLIENT_1  1

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: reserved0 [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_reserved0_MASK              0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_reserved0_SHIFT             29

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_MASK               0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_SHIFT              24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_MASK       0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_SHIFT      23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_LINEAR     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SCB_VIDEO_ACCESS_VIDEO      1

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_MASK              0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_SHIFT             21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_EIGHT_BIT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_SIXTEEN_BIT       1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_THIRTYTWO_BIT     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_DATA_TYPE_RESERVED          3

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_PUSH_TO_PRQ_MASK            0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_PUSH_TO_PRQ_SHIFT           20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_PUSH_TO_PRQ_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_MASK              0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_SHIFT             18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_SWAP_TYPE_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_MASK          0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_SHIFT         16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DEFAULT       0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_RESERVED      0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_READ      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_WRITE     2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_TYPE_DMA_MOVE      3

/* RAAGA_DSP_DMA :: TRANSFER_Q3 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_MASK          0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_SHIFT         0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_Q3_TRANSFER_SIZE_DEFAULT       0x00000000

/***************************************************************************
 *PROGRESS_Q3 - DMA transfer progress register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_reserved0_MASK              0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_reserved0_SHIFT             22

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_VALID_MASK                  0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_VALID_SHIFT                 21

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_MASK               0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_SHIFT              16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_TOKEN_ID_DEFAULT            0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_Q3 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_MASK             0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_SHIFT            0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_Q3_BYTES_LEFT_DEFAULT          0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_Q3 - DMA-Token-ID completion status register for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_MASK   0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_Q3 - DMA-Token-ID clear for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_Q3_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *TOKEN_ID_SET_Q3 - DMA-Token-ID Set for DMA-Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_Q3 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_Q3_TOKEN_ID_BITS_DEFAULT   0x00000000

/***************************************************************************
 *SEQTAG_Q3 - DMA SeqTag register for DMA PRQ Command Queue-3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_Q3 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_reserved0_MASK                0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_reserved0_SHIFT               5

/* RAAGA_DSP_DMA :: SEQTAG_Q3 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SWAP_TYPE_64BW_MASK           0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SWAP_TYPE_64BW_SHIFT          4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SWAP_TYPE_64BW_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_Q3 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SEQTAG_MASK                   0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SEQTAG_SHIFT                  0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_Q3_SEQTAG_DEFAULT                0x00000000

/***************************************************************************
 *SCB_IF_CONFIG - Configuration register SCB0/1 MS bits programming and stripe width selection
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: PP_ACC_MODE [31:30] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_PP_ACC_MODE_MASK          0xc0000000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_PP_ACC_MODE_SHIFT         30
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_PP_ACC_MODE_DEFAULT       0x00000002

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: SCB_5_EN [29:29] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB_5_EN_MASK             0x20000000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB_5_EN_SHIFT            29
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB_5_EN_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: DRAM_MAP_VIDEO_ACC_EN [28:28] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_VIDEO_ACC_EN_MASK 0x10000000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_VIDEO_ACC_EN_SHIFT 28
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_VIDEO_ACC_EN_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_VIDEO_ACC_EN_DISABLE 0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_VIDEO_ACC_EN_ENABLE 1

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: reserved0 [27:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved0_MASK            0x0c000000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved0_SHIFT           26

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: DRAM_MAP [25:24] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_MASK             0x03000000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_SHIFT            24
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_DEFAULT          0x00000002
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_OLD_MAP          0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_MAP_5            1
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_DRAM_MAP_MAP_8            2

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: reserved1 [23:17] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved1_MASK            0x00fe0000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved1_SHIFT           17

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: FORCE_BIG_ENDIAN [16:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_FORCE_BIG_ENDIAN_MASK     0x00010000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_FORCE_BIG_ENDIAN_SHIFT    16
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_FORCE_BIG_ENDIAN_DEFAULT  0x00000001
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_FORCE_BIG_ENDIAN_DIS      0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_FORCE_BIG_ENDIAN_ENB      1

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: SCB1_MS4BITS [15:12] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB1_MS4BITS_MASK         0x0000f000
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB1_MS4BITS_SHIFT        12
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB1_MS4BITS_DEFAULT      0x00000007

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: SCB0_MS4BITS [11:08] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB0_MS4BITS_MASK         0x00000f00
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB0_MS4BITS_SHIFT        8
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_SCB0_MS4BITS_DEFAULT      0x00000003

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: reserved2 [07:06] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved2_MASK            0x000000c0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_reserved2_SHIFT           6

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: STRIPE_WIDTH_SEL2 [05:04] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_MASK    0x00000030
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_SHIFT   4
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_DEFAULT 0x00000002
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_BYTES_64 0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_BYTES_128 1
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL2_BYTES_256 2

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: STRIPE_WIDTH_SEL1 [03:02] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_MASK    0x0000000c
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_SHIFT   2
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_DEFAULT 0x00000002
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_BYTES_64 0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_BYTES_128 1
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL1_BYTES_256 2

/* RAAGA_DSP_DMA :: SCB_IF_CONFIG :: STRIPE_WIDTH_SEL0 [01:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_MASK    0x00000003
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_SHIFT   0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_DEFAULT 0x00000002
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_BYTES_64 0
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_BYTES_128 1
#define BCHP_RAAGA_DSP_DMA_SCB_IF_CONFIG_STRIPE_WIDTH_SEL0_BYTES_256 2

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR0 - DRAM Video Base Address 0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR0 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR0_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR0_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR1 - DRAM Video Base Address 1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR1 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR1_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR1_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR2 - DRAM Video Base Address 2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR2 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR2_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR2_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR3 - DRAM Video Base Address 3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR3 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR3_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR3_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR4 - DRAM Video Base Address 4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR4 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR4_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR4_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR5 - DRAM Video Base Address 5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR5 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR5_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR5_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR6 - DRAM Video Base Address 6
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR6 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR6_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR6_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_BASE_ADDR7 - DRAM Video Base Address 7
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_BASE_ADDR7 :: BYTE_ADDR [31:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR7_BYTE_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_BASE_ADDR7_BYTE_ADDR_SHIFT   0

/***************************************************************************
 *DRAM_VIDEO_NMBY0 - NMBY for DRAM Video Base Address 0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY0 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY0_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY0_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY0 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY0_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY0_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY1 - NMBY for DRAM Video Base Address 1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY1 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY1_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY1_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY1 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY1_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY1_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY2 - NMBY for DRAM Video Base Address 2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY2 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY2_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY2_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY2 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY2_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY2_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY3 - NMBY for DRAM Video Base Address 3
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY3 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY3_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY3_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY3 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY3_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY3_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY4 - NMBY for DRAM Video Base Address 4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY4 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY4_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY4_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY4 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY4_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY4_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY5 - NMBY for DRAM Video Base Address 5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY5 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY5_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY5_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY5 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY5_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY5_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY6 - NMBY for DRAM Video Base Address 6
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY6 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY6_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY6_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY6 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY6_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY6_NMBY_SHIFT             0

/***************************************************************************
 *DRAM_VIDEO_NMBY7 - NMBY for DRAM Video Base Address 7
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY7 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY7_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY7_reserved0_SHIFT        10

/* RAAGA_DSP_DMA :: DRAM_VIDEO_NMBY7 :: NMBY [09:00] */
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY7_NMBY_MASK              0x000003ff
#define BCHP_RAAGA_DSP_DMA_DRAM_VIDEO_NMBY7_NMBY_SHIFT             0

/***************************************************************************
 *SCB0_DRAM_MAP_ADDR_CFG - DMA DRAM_MAP address configuration for SCB0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved0_MASK   0xe0000000
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved0_SHIFT  29

/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: SCB0_ADDR_BIT_TO_CHECK_1 [28:24] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_1_MASK 0x1f000000
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_1_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_1_DEFAULT 0x00000008

/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: reserved1 [23:21] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved1_MASK   0x00e00000
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved1_SHIFT  21

/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: SCB0_ADDR_BIT_TO_CHECK [20:16] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_MASK 0x001f0000
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_TO_CHECK_DEFAULT 0x00000009

/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: reserved2 [15:05] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved2_MASK   0x0000ffe0
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_reserved2_SHIFT  5

/* RAAGA_DSP_DMA :: SCB0_DRAM_MAP_ADDR_CFG :: SCB0_ADDR_BIT_FLIP [04:00] */
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_FLIP_MASK 0x0000001f
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_FLIP_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_SCB0_DRAM_MAP_ADDR_CFG_SCB0_ADDR_BIT_FLIP_DEFAULT 0x00000005

/***************************************************************************
 *SCB1_DRAM_MAP_ADDR_CFG - DMA DRAM_MAP address configuration for SCB1
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved0_MASK   0xe0000000
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved0_SHIFT  29

/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: SCB1_ADDR_BIT_TO_CHECK_1 [28:24] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_1_MASK 0x1f000000
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_1_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_1_DEFAULT 0x00000008

/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: reserved1 [23:21] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved1_MASK   0x00e00000
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved1_SHIFT  21

/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: SCB1_ADDR_BIT_TO_CHECK [20:16] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_MASK 0x001f0000
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_TO_CHECK_DEFAULT 0x00000009

/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: reserved2 [15:05] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved2_MASK   0x0000ffe0
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_reserved2_SHIFT  5

/* RAAGA_DSP_DMA :: SCB1_DRAM_MAP_ADDR_CFG :: SCB1_ADDR_BIT_FLIP [04:00] */
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_FLIP_MASK 0x0000001f
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_FLIP_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_SCB1_DRAM_MAP_ADDR_CFG_SCB1_ADDR_BIT_FLIP_DEFAULT 0x00000005

/***************************************************************************
 *SCB2_DRAM_MAP_ADDR_CFG - DMA DRAM_MAP address configuration for SCB2
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved0_MASK   0xe0000000
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved0_SHIFT  29

/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: SCB2_ADDR_BIT_TO_CHECK_1 [28:24] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_1_MASK 0x1f000000
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_1_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_1_DEFAULT 0x00000008

/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: reserved1 [23:21] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved1_MASK   0x00e00000
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved1_SHIFT  21

/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: SCB2_ADDR_BIT_TO_CHECK [20:16] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_MASK 0x001f0000
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_TO_CHECK_DEFAULT 0x00000009

/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: reserved2 [15:05] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved2_MASK   0x0000ffe0
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_reserved2_SHIFT  5

/* RAAGA_DSP_DMA :: SCB2_DRAM_MAP_ADDR_CFG :: SCB2_ADDR_BIT_FLIP [04:00] */
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_FLIP_MASK 0x0000001f
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_FLIP_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_SCB2_DRAM_MAP_ADDR_CFG_SCB2_ADDR_BIT_FLIP_DEFAULT 0x00000005

/***************************************************************************
 *MAX_SCB_BURST_SIZE_VQ4 - DMA maximum SCB command burst size for DMA-Video Queue-4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_VQ4 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_reserved0_MASK   0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_reserved0_SHIFT  2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_VQ4 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_MASK       0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_DEFAULT    0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_4JW        0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_8JW        1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_16JW       2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ4_BURST_RESERVED   3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_VQ4 - DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 4.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ4 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_reserved0_MASK     0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_reserved0_SHIFT    26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ4 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_NMB_VAL_MASK       0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_NMB_VAL_SHIFT      16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_NMB_VAL_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ4 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_reserved1_MASK     0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_reserved1_SHIFT    9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ4 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_ACCESS_TYPE_MASK   0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_ACCESS_TYPE_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ4_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_VQ4 - DMA Source Address Register for Video Queue-4 for non-Pixel patch operations
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_VQ4 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ4_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ4_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ4_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *DEST_ADDR_VQ4 - DMA destination address register for Queue-4 for non-Pixel patch operations
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_VQ4 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ4_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ4_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ4_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *TRANSFER_VQ4 - DMA transfer enable register for DMA-Video Queue-4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DONT_INTR_MASK             0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DONT_INTR_SHIFT            31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DONT_INTR_DEFAULT          0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DONT_INTR_CLEAR            0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DONT_INTR_SET              1

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_CLIENT_ID_MASK         0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_CLIENT_ID_SHIFT        30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_CLIENT_ID_DEFAULT      0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_CLIENT_ID_SCB_CLIENT_0 0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_CLIENT_ID_SCB_CLIENT_1 1

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: PIXEL_PATCH_ACCESS [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PIXEL_PATCH_ACCESS_MASK    0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PIXEL_PATCH_ACCESS_SHIFT   29
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PIXEL_PATCH_ACCESS_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PIXEL_PATCH_ACCESS_OFF     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PIXEL_PATCH_ACCESS_ON      1

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TOKEN_ID_MASK              0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TOKEN_ID_SHIFT             24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TOKEN_ID_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_VIDEO_ACCESS_MASK      0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_VIDEO_ACCESS_SHIFT     23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_VIDEO_ACCESS_DEFAULT   0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_VIDEO_ACCESS_LINEAR    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SCB_VIDEO_ACCESS_VIDEO     1

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_MASK             0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_SHIFT            21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_DEFAULT          0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_EIGHT_BIT        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_SIXTEEN_BIT      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_THIRTYTWO_BIT    2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_DATA_TYPE_RESERVED         3

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PUSH_TO_PRQ_MASK           0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PUSH_TO_PRQ_SHIFT          20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_PUSH_TO_PRQ_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SWAP_TYPE_MASK             0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SWAP_TYPE_SHIFT            18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_SWAP_TYPE_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_MASK         0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_SHIFT        16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_DEFAULT      0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_RESERVED     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_DMA_READ     1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_DMA_WRITE    2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_TYPE_DMA_MOVE     3

/* RAAGA_DSP_DMA :: TRANSFER_VQ4 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_SIZE_MASK         0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_SIZE_SHIFT        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ4_TRANSFER_SIZE_DEFAULT      0x00000000

/***************************************************************************
 *PROGRESS_VQ4 - DMA transfer progress register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_VQ4 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_reserved0_MASK             0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_reserved0_SHIFT            22

/* RAAGA_DSP_DMA :: PROGRESS_VQ4 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_VALID_MASK                 0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_VALID_SHIFT                21

/* RAAGA_DSP_DMA :: PROGRESS_VQ4 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_TOKEN_ID_MASK              0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_TOKEN_ID_SHIFT             16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_TOKEN_ID_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_VQ4 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_BYTES_LEFT_MASK            0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_BYTES_LEFT_SHIFT           0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4_BYTES_LEFT_DEFAULT         0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_VQ4 - DMA-Token-ID completion status register for DMA-VQ4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_VQ4 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4_TOKEN_ID_BITS_MASK  0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4_TOKEN_ID_BITS_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_VQ4 - DMA-Token-ID clear for DMA-VQ4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_VQ4 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ4_TOKEN_ID_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ4_TOKEN_ID_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ4_TOKEN_ID_BITS_DEFAULT  0x00000000

/***************************************************************************
 *TOKEN_ID_SET_VQ4 - DMA-Token-ID Set for DMA-VQ4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_VQ4 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ4_TOKEN_ID_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ4_TOKEN_ID_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ4_TOKEN_ID_BITS_DEFAULT  0x00000000

/***************************************************************************
 *DMA_ADDR1_VQ4 - DMA Address1 Register for Video Queue-4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMA_ADDR1_VQ4 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ4_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ4_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ4_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *DMA_ADDR2_VQ4 - DMA Address2 Register for Video Queue-4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMA_ADDR2_VQ4 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ4_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ4_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ4_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *VIDEO_PATCH_PARAM1_VQ4 - Video Patch offset register for Video Queue 4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved0_MASK   0x80000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved0_SHIFT  31

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: BASE_NMBY_INDEX [30:28] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_BASE_NMBY_INDEX_MASK 0x70000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_BASE_NMBY_INDEX_SHIFT 28

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: reserved1 [27:27] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved1_MASK   0x08000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved1_SHIFT  27

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: INTERLEAVED [26:26] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_INTERLEAVED_MASK 0x04000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_INTERLEAVED_SHIFT 26

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: ACC_MODE [25:24] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_MASK    0x03000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_SHIFT   24
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_FRAME   0
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_TOP_FIELD 1
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_BOT_FIELD 2
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_ACC_MODE_RESERVED 3

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: reserved2 [23:23] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved2_MASK   0x00800000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved2_SHIFT  23

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: VERT [22:12] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_VERT_MASK        0x007ff000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_VERT_SHIFT       12

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: reserved3 [11:11] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved3_MASK   0x00000800
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_reserved3_SHIFT  11

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ4 :: HORIZ [10:00] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_HORIZ_MASK       0x000007ff
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ4_HORIZ_SHIFT      0

/***************************************************************************
 *VIDEO_PATCH_PARAM2_VQ4 - Video Patch operation parameters
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ4 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_reserved0_MASK   0xfc000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_reserved0_SHIFT  26

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ4 :: N_PIXELS_SKIP [25:16] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_N_PIXELS_SKIP_MASK 0x03ff0000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_N_PIXELS_SKIP_SHIFT 16

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ4 :: Y_SIZE [15:08] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_Y_SIZE_MASK      0x0000ff00
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_Y_SIZE_SHIFT     8

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ4 :: X_SIZE [07:00] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_X_SIZE_MASK      0x000000ff
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ4_X_SIZE_SHIFT     0

/***************************************************************************
 *SEQTAG_VQ4 - DMA SeqTag register for DMA PRQ Command Queue-4
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_VQ4 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_reserved0_MASK               0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_reserved0_SHIFT              5

/* RAAGA_DSP_DMA :: SEQTAG_VQ4 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SWAP_TYPE_64BW_MASK          0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SWAP_TYPE_64BW_SHIFT         4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SWAP_TYPE_64BW_DEFAULT       0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_VQ4 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SEQTAG_MASK                  0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SEQTAG_SHIFT                 0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ4_SEQTAG_DEFAULT               0x00000000

/***************************************************************************
 *MAX_SCB_BURST_SIZE_VQ5 - DMA maximum SCB command burst size for DMA-Video Queue-5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_VQ5 :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_reserved0_MASK   0xfffffffc
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_reserved0_SHIFT  2

/* RAAGA_DSP_DMA :: MAX_SCB_BURST_SIZE_VQ5 :: BURST [01:00] */
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_MASK       0x00000003
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_DEFAULT    0x00000001
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_4JW        0
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_8JW        1
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_16JW       2
#define BCHP_RAAGA_DSP_DMA_MAX_SCB_BURST_SIZE_VQ5_BURST_RESERVED   3

/***************************************************************************
 *SCB_GEN_CMD_TYPE_VQ5 - DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 5.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ5 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_reserved0_MASK     0xfc000000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_reserved0_SHIFT    26

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ5 :: NMB_VAL [25:16] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_NMB_VAL_MASK       0x03ff0000
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_NMB_VAL_SHIFT      16
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_NMB_VAL_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ5 :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_reserved1_MASK     0x0000fe00
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_reserved1_SHIFT    9

/* RAAGA_DSP_DMA :: SCB_GEN_CMD_TYPE_VQ5 :: ACCESS_TYPE [08:00] */
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_ACCESS_TYPE_MASK   0x000001ff
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_ACCESS_TYPE_SHIFT  0
#define BCHP_RAAGA_DSP_DMA_SCB_GEN_CMD_TYPE_VQ5_ACCESS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *SRC_ADDR_VQ5 - DMA Source Address Register for Video Queue-5 for non-Pixel Patch operations
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SRC_ADDR_VQ5 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ5_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ5_ADDRESS_SHIFT              0
#define BCHP_RAAGA_DSP_DMA_SRC_ADDR_VQ5_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *DEST_ADDR_VQ5 - DMA destination address register for Queue-5 for non-Pixel Patch operations
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DEST_ADDR_VQ5 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ5_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ5_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DEST_ADDR_VQ5_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *TRANSFER_VQ5 - DMA transfer enable register for DMA-Video Queue-5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: DONT_INTR [31:31] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DONT_INTR_MASK             0x80000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DONT_INTR_SHIFT            31
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DONT_INTR_DEFAULT          0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DONT_INTR_CLEAR            0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DONT_INTR_SET              1

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: SCB_CLIENT_ID [30:30] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_CLIENT_ID_MASK         0x40000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_CLIENT_ID_SHIFT        30
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_CLIENT_ID_DEFAULT      0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_CLIENT_ID_SCB_CLIENT_0 0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_CLIENT_ID_SCB_CLIENT_1 1

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: PIXEL_PATCH_ACCESS [29:29] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PIXEL_PATCH_ACCESS_MASK    0x20000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PIXEL_PATCH_ACCESS_SHIFT   29
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PIXEL_PATCH_ACCESS_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PIXEL_PATCH_ACCESS_OFF     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PIXEL_PATCH_ACCESS_ON      1

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: TOKEN_ID [28:24] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TOKEN_ID_MASK              0x1f000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TOKEN_ID_SHIFT             24
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TOKEN_ID_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: SCB_VIDEO_ACCESS [23:23] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_VIDEO_ACCESS_MASK      0x00800000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_VIDEO_ACCESS_SHIFT     23
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_VIDEO_ACCESS_DEFAULT   0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_VIDEO_ACCESS_LINEAR    0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SCB_VIDEO_ACCESS_VIDEO     1

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: DATA_TYPE [22:21] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_MASK             0x00600000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_SHIFT            21
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_DEFAULT          0x00000000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_EIGHT_BIT        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_SIXTEEN_BIT      1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_THIRTYTWO_BIT    2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_DATA_TYPE_RESERVED         3

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: PUSH_TO_PRQ [20:20] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PUSH_TO_PRQ_MASK           0x00100000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PUSH_TO_PRQ_SHIFT          20
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_PUSH_TO_PRQ_DEFAULT        0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: SWAP_TYPE [19:18] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SWAP_TYPE_MASK             0x000c0000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SWAP_TYPE_SHIFT            18
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_SWAP_TYPE_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: TRANSFER_TYPE [17:16] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_MASK         0x00030000
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_SHIFT        16
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_DEFAULT      0x00000001
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_RESERVED     0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_DMA_READ     1
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_DMA_WRITE    2
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_TYPE_DMA_MOVE     3

/* RAAGA_DSP_DMA :: TRANSFER_VQ5 :: TRANSFER_SIZE [15:00] */
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_SIZE_MASK         0x0000ffff
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_SIZE_SHIFT        0
#define BCHP_RAAGA_DSP_DMA_TRANSFER_VQ5_TRANSFER_SIZE_DEFAULT      0x00000000

/***************************************************************************
 *PROGRESS_VQ5 - DMA transfer progress register for DMA-Queue-0
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PROGRESS_VQ5 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_reserved0_MASK             0xffc00000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_reserved0_SHIFT            22

/* RAAGA_DSP_DMA :: PROGRESS_VQ5 :: VALID [21:21] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_VALID_MASK                 0x00200000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_VALID_SHIFT                21

/* RAAGA_DSP_DMA :: PROGRESS_VQ5 :: TOKEN_ID [20:16] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_TOKEN_ID_MASK              0x001f0000
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_TOKEN_ID_SHIFT             16
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_TOKEN_ID_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: PROGRESS_VQ5 :: BYTES_LEFT [15:00] */
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_BYTES_LEFT_MASK            0x0000ffff
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_BYTES_LEFT_SHIFT           0
#define BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5_BYTES_LEFT_DEFAULT         0x00000000

/***************************************************************************
 *TOKEN_ID_STATUS_VQ5 - DMA-Token-ID completion status register for DMA-VQ5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_STATUS_VQ5 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5_TOKEN_ID_BITS_MASK  0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5_TOKEN_ID_BITS_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5_TOKEN_ID_BITS_DEFAULT 0x00000000

/***************************************************************************
 *TOKEN_ID_CLR_VQ5 - DMA-Token-ID clear for DMA-VQ5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_CLR_VQ5 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ5_TOKEN_ID_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ5_TOKEN_ID_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_CLR_VQ5_TOKEN_ID_BITS_DEFAULT  0x00000000

/***************************************************************************
 *TOKEN_ID_SET_VQ5 - DMA-Token-ID Set for DMA-VQ5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TOKEN_ID_SET_VQ5 :: TOKEN_ID_BITS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ5_TOKEN_ID_BITS_MASK     0xffffffff
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ5_TOKEN_ID_BITS_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_TOKEN_ID_SET_VQ5_TOKEN_ID_BITS_DEFAULT  0x00000000

/***************************************************************************
 *DMA_ADDR1_VQ5 - DMA Address1 Register for Video Queue-5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMA_ADDR1_VQ5 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ5_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ5_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR1_VQ5_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *DMA_ADDR2_VQ5 - DMA Address2 Register for Video Queue-5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMA_ADDR2_VQ5 :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ5_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ5_ADDRESS_SHIFT             0
#define BCHP_RAAGA_DSP_DMA_DMA_ADDR2_VQ5_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *VIDEO_PATCH_PARAM1_VQ5 - Video Patch offset register for Video Queue 5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved0_MASK   0x80000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved0_SHIFT  31

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: BASE_NMBY_INDEX [30:28] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_BASE_NMBY_INDEX_MASK 0x70000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_BASE_NMBY_INDEX_SHIFT 28

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: reserved1 [27:27] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved1_MASK   0x08000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved1_SHIFT  27

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: INTERLEAVED [26:26] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_INTERLEAVED_MASK 0x04000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_INTERLEAVED_SHIFT 26

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: ACC_MODE [25:24] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_MASK    0x03000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_SHIFT   24
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_FRAME   0
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_TOP_FIELD 1
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_BOT_FIELD 2
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_ACC_MODE_RESERVED 3

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: reserved2 [23:23] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved2_MASK   0x00800000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved2_SHIFT  23

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: VERT [22:12] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_VERT_MASK        0x007ff000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_VERT_SHIFT       12

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: reserved3 [11:11] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved3_MASK   0x00000800
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_reserved3_SHIFT  11

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM1_VQ5 :: HORIZ [10:00] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_HORIZ_MASK       0x000007ff
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM1_VQ5_HORIZ_SHIFT      0

/***************************************************************************
 *VIDEO_PATCH_PARAM2_VQ5 - Video Patch operation parameters
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ5 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_reserved0_MASK   0xfc000000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_reserved0_SHIFT  26

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ5 :: N_PIXELS_SKIP [25:16] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_N_PIXELS_SKIP_MASK 0x03ff0000
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_N_PIXELS_SKIP_SHIFT 16

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ5 :: Y_SIZE [15:08] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_Y_SIZE_MASK      0x0000ff00
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_Y_SIZE_SHIFT     8

/* RAAGA_DSP_DMA :: VIDEO_PATCH_PARAM2_VQ5 :: X_SIZE [07:00] */
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_X_SIZE_MASK      0x000000ff
#define BCHP_RAAGA_DSP_DMA_VIDEO_PATCH_PARAM2_VQ5_X_SIZE_SHIFT     0

/***************************************************************************
 *SEQTAG_VQ5 - DMA SeqTag register for DMA PRQ Command Queue-5
 ***************************************************************************/
/* RAAGA_DSP_DMA :: SEQTAG_VQ5 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_reserved0_MASK               0xffffffe0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_reserved0_SHIFT              5

/* RAAGA_DSP_DMA :: SEQTAG_VQ5 :: SWAP_TYPE_64BW [04:04] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SWAP_TYPE_64BW_MASK          0x00000010
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SWAP_TYPE_64BW_SHIFT         4
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SWAP_TYPE_64BW_DEFAULT       0x00000000

/* RAAGA_DSP_DMA :: SEQTAG_VQ5 :: SEQTAG [03:00] */
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SEQTAG_MASK                  0x0000000f
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SEQTAG_SHIFT                 0
#define BCHP_RAAGA_DSP_DMA_SEQTAG_VQ5_SEQTAG_DEFAULT               0x00000000

/***************************************************************************
 *DMEM_RD_STALL_CNTR - DMA DMEM Read Request Stall Counter Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_RD_STALL_CNTR :: reserved0 [31:12] */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_reserved0_MASK       0xfffff000
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_reserved0_SHIFT      12

/* RAAGA_DSP_DMA :: DMEM_RD_STALL_CNTR :: COUNT_VAL [11:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_MASK       0x00000fff
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_DMEM_RD_STALL_CNTR_COUNT_VAL_DEFAULT    0x00000fff

/***************************************************************************
 *DMEM_WR_STALL_CNTR - DMA DMEM Write Request Stall Counter Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_WR_STALL_CNTR :: reserved0 [31:12] */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_reserved0_MASK       0xfffff000
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_reserved0_SHIFT      12

/* RAAGA_DSP_DMA :: DMEM_WR_STALL_CNTR :: COUNT_VAL [11:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_MASK       0x00000fff
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_DMEM_WR_STALL_CNTR_COUNT_VAL_DEFAULT    0x00000fff

/***************************************************************************
 *DMEM_PRIORITY_INVERSION_EN - DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_reserved0_MASK 0xfffffffc
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_reserved0_SHIFT 2

/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: DMEM_RD [01:01] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_MASK 0x00000002
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_SHIFT 1
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_DIS  0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_RD_ENB  1

/* RAAGA_DSP_DMA :: DMEM_PRIORITY_INVERSION_EN :: DMEM_WR [00:00] */
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_MASK 0x00000001
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_DIS  0
#define BCHP_RAAGA_DSP_DMA_DMEM_PRIORITY_INVERSION_EN_DMEM_WR_ENB  1

/***************************************************************************
 *ABORT - DMA Queues Abort Enable Register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ABORT :: reserved0 [31:21] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved0_MASK                    0xffe00000
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved0_SHIFT                   21

/* RAAGA_DSP_DMA :: ABORT :: ABORT_5 [20:20] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_5_MASK                      0x00100000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_5_SHIFT                     20
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_5_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_5_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_5_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved1 [19:17] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved1_MASK                    0x000e0000
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved1_SHIFT                   17

/* RAAGA_DSP_DMA :: ABORT :: ABORT_4 [16:16] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_4_MASK                      0x00010000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_4_SHIFT                     16
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_4_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_4_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_4_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved2 [15:13] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved2_MASK                    0x0000e000
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved2_SHIFT                   13

/* RAAGA_DSP_DMA :: ABORT :: ABORT_3 [12:12] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_MASK                      0x00001000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_SHIFT                     12
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_3_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved3 [11:09] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved3_MASK                    0x00000e00
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved3_SHIFT                   9

/* RAAGA_DSP_DMA :: ABORT :: ABORT_2 [08:08] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_MASK                      0x00000100
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_SHIFT                     8
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_2_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved4 [07:05] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved4_MASK                    0x000000e0
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved4_SHIFT                   5

/* RAAGA_DSP_DMA :: ABORT :: ABORT_1 [04:04] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_MASK                      0x00000010
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_SHIFT                     4
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_1_ABORT                     1

/* RAAGA_DSP_DMA :: ABORT :: reserved5 [03:01] */
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved5_MASK                    0x0000000e
#define BCHP_RAAGA_DSP_DMA_ABORT_reserved5_SHIFT                   1

/* RAAGA_DSP_DMA :: ABORT :: ABORT_0 [00:00] */
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_MASK                      0x00000001
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_SHIFT                     0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_DEFAULT                   0x00000000
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_DO_NOTHING                0
#define BCHP_RAAGA_DSP_DMA_ABORT_ABORT_0_ABORT                     1

/***************************************************************************
 *STATUS - Status of all DMA Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: STATUS :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved0_MASK                   0xff000000
#define BCHP_RAAGA_DSP_DMA_STATUS_reserved0_SHIFT                  24

/* RAAGA_DSP_DMA :: STATUS :: VQ5_FIFO_EMPTY [23:23] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_EMPTY_MASK              0x00800000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_EMPTY_SHIFT             23
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_EMPTY_DEFAULT           0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_EMPTY_NOT_EMPTY         0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_EMPTY_EMPTY             1

/* RAAGA_DSP_DMA :: STATUS :: VQ5_FIFO_FULL [22:22] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_FULL_MASK               0x00400000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_FULL_SHIFT              22
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_FIFO_FULL_FULL               1

/* RAAGA_DSP_DMA :: STATUS :: VQ5_ABORTED [21:21] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_ABORTED_MASK                 0x00200000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_ABORTED_SHIFT                21
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_ABORTED_DEFAULT              0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_ABORTED_NORMAL               0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_ABORTED_ABORTED              1

/* RAAGA_DSP_DMA :: STATUS :: VQ5_BUSY [20:20] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_BUSY_MASK                    0x00100000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_BUSY_SHIFT                   20
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_BUSY_DEFAULT                 0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_BUSY_READY                   0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ5_BUSY_BUSY                    1

/* RAAGA_DSP_DMA :: STATUS :: VQ4_FIFO_EMPTY [19:19] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_EMPTY_MASK              0x00080000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_EMPTY_SHIFT             19
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_EMPTY_DEFAULT           0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_EMPTY_NOT_EMPTY         0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_EMPTY_EMPTY             1

/* RAAGA_DSP_DMA :: STATUS :: VQ4_FIFO_FULL [18:18] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_FULL_MASK               0x00040000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_FULL_SHIFT              18
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_FIFO_FULL_FULL               1

/* RAAGA_DSP_DMA :: STATUS :: VQ4_ABORTED [17:17] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_ABORTED_MASK                 0x00020000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_ABORTED_SHIFT                17
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_ABORTED_DEFAULT              0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_ABORTED_NORMAL               0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_ABORTED_ABORTED              1

/* RAAGA_DSP_DMA :: STATUS :: VQ4_BUSY [16:16] */
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_BUSY_MASK                    0x00010000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_BUSY_SHIFT                   16
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_BUSY_DEFAULT                 0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_BUSY_READY                   0
#define BCHP_RAAGA_DSP_DMA_STATUS_VQ4_BUSY_BUSY                    1

/* RAAGA_DSP_DMA :: STATUS :: Q3_FIFO_EMPTY [15:15] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_MASK               0x00008000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_SHIFT              15
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_DEFAULT            0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q3_FIFO_FULL [14:14] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_MASK                0x00004000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_SHIFT               14
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_DEFAULT             0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q3_ABORTED [13:13] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_MASK                  0x00002000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_SHIFT                 13
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_DEFAULT               0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q3_BUSY [12:12] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_MASK                     0x00001000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_SHIFT                    12
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_DEFAULT                  0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q3_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: Q2_FIFO_EMPTY [11:11] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_MASK               0x00000800
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_SHIFT              11
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_DEFAULT            0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q2_FIFO_FULL [10:10] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_MASK                0x00000400
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_SHIFT               10
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_DEFAULT             0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q2_ABORTED [09:09] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_MASK                  0x00000200
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_SHIFT                 9
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_DEFAULT               0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q2_BUSY [08:08] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_MASK                     0x00000100
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_SHIFT                    8
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_DEFAULT                  0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q2_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: Q1_FIFO_EMPTY [07:07] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_MASK               0x00000080
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_SHIFT              7
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_DEFAULT            0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q1_FIFO_FULL [06:06] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_MASK                0x00000040
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_SHIFT               6
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_DEFAULT             0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q1_ABORTED [05:05] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_MASK                  0x00000020
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_SHIFT                 5
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_DEFAULT               0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q1_BUSY [04:04] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_MASK                     0x00000010
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_SHIFT                    4
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_DEFAULT                  0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q1_BUSY_BUSY                     1

/* RAAGA_DSP_DMA :: STATUS :: Q0_FIFO_EMPTY [03:03] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_MASK               0x00000008
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_SHIFT              3
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_DEFAULT            0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_NOT_EMPTY          0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_EMPTY_EMPTY              1

/* RAAGA_DSP_DMA :: STATUS :: Q0_FIFO_FULL [02:02] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_MASK                0x00000004
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_SHIFT               2
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_DEFAULT             0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_NOT_FULL            0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_FIFO_FULL_FULL                1

/* RAAGA_DSP_DMA :: STATUS :: Q0_ABORTED [01:01] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_MASK                  0x00000002
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_SHIFT                 1
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_DEFAULT               0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_NORMAL                0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_ABORTED_ABORTED               1

/* RAAGA_DSP_DMA :: STATUS :: Q0_BUSY [00:00] */
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_MASK                     0x00000001
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_SHIFT                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_DEFAULT                  0x00000000
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_READY                    0
#define BCHP_RAAGA_DSP_DMA_STATUS_Q0_BUSY_BUSY                     1

/***************************************************************************
 *ERROR_STATUS - DMA Error status register for DMA-Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ERROR_STATUS :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_reserved0_MASK             0x80000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_reserved0_SHIFT            31

/* RAAGA_DSP_DMA :: ERROR_STATUS :: SCB_RD_END_ACK_ERR [30:30] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_MASK    0x40000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_SHIFT   30
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_SCB_RD_END_ACK_ERR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q5 [29:29] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q5_MASK 0x20000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q5_SHIFT 29
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q5_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q4 [28:28] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q4_MASK 0x10000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q4_SHIFT 28
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q4_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q3 [27:27] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_MASK 0x08000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_SHIFT 27
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q3_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q2 [26:26] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_MASK 0x04000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_SHIFT 26
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q2_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q1 [25:25] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_MASK 0x02000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_SHIFT 25
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q1_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: VID_BURST_SIZE_ERR_Q0 [24:24] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_MASK 0x01000000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_VID_BURST_SIZE_ERR_Q0_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q5 [23:23] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q5_MASK 0x00800000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q5_SHIFT 23
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q5_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q4 [22:22] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q4_MASK 0x00400000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q4_SHIFT 22
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q4_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q3 [21:21] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_MASK 0x00200000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_SHIFT 21
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q3_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q2 [20:20] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_MASK 0x00100000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_SHIFT 20
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q2_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q1 [19:19] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_MASK 0x00080000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_SHIFT 19
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q1_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: IMC_ADDR_RANGE_ERR_Q0 [18:18] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_MASK 0x00040000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_SHIFT 18
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_IMC_ADDR_RANGE_ERR_Q0_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q5 [17:17] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q5_MASK     0x00020000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q5_SHIFT    17
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q5_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q4 [16:16] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q4_MASK     0x00010000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q4_SHIFT    16
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q4_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q3 [15:15] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_MASK     0x00008000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_SHIFT    15
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q3_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q2 [14:14] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_MASK     0x00004000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_SHIFT    14
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q2_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q1 [13:13] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_MASK     0x00002000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_SHIFT    13
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q1_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_IGNORE_ERR_Q0 [12:12] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_MASK     0x00001000
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_SHIFT    12
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_IGNORE_ERR_Q0_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q5 [11:11] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q5_MASK     0x00000800
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q5_SHIFT    11
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q5_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q4 [10:10] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q4_MASK     0x00000400
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q4_SHIFT    10
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q4_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q3 [09:09] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_MASK     0x00000200
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_SHIFT    9
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q3_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q2 [08:08] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_MASK     0x00000100
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_SHIFT    8
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q2_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q1 [07:07] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_MASK     0x00000080
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_SHIFT    7
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q1_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: BURST_SIZE_ERR_Q0 [06:06] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_MASK     0x00000040
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_SHIFT    6
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_BURST_SIZE_ERR_Q0_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q5 [05:05] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q5_MASK       0x00000020
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q5_SHIFT      5
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q5_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q4 [04:04] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q4_MASK       0x00000010
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q4_SHIFT      4
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q4_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q3 [03:03] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_MASK       0x00000008
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_SHIFT      3
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q3_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q2 [02:02] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_MASK       0x00000004
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_SHIFT      2
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q2_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q1 [01:01] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_MASK       0x00000002
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_SHIFT      1
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q1_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: ERROR_STATUS :: CMD_TYPE_ERR_Q0 [00:00] */
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_MASK       0x00000001
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_ERROR_STATUS_CMD_TYPE_ERR_Q0_DEFAULT    0x00000000

/***************************************************************************
 *ERROR_CLR - DMA Error status register for DMA-Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: ERROR_CLR :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_reserved0_MASK                0x80000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_reserved0_SHIFT               31

/* RAAGA_DSP_DMA :: ERROR_CLR :: SCB_RD_END_ACK_ERR_CLR [30:30] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_MASK   0x40000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_SHIFT  30
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_SCB_RD_END_ACK_ERR_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q5_CLR [29:29] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q5_CLR_MASK 0x20000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q5_CLR_SHIFT 29
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q5_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q4_CLR [28:28] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q4_CLR_MASK 0x10000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q4_CLR_SHIFT 28
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q4_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q3_CLR [27:27] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_MASK 0x08000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_SHIFT 27
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q3_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q2_CLR [26:26] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_MASK 0x04000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_SHIFT 26
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q2_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q1_CLR [25:25] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_MASK 0x02000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_SHIFT 25
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q1_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: VID_BURST_SIZE_ERR_Q0_CLR [24:24] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_MASK 0x01000000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_VID_BURST_SIZE_ERR_Q0_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q5_CLR [23:23] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q5_CLR_MASK 0x00800000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q5_CLR_SHIFT 23
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q5_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q4_CLR [22:22] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q4_CLR_MASK 0x00400000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q4_CLR_SHIFT 22
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q4_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q3_CLR [21:21] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_MASK 0x00200000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_SHIFT 21
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q3_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q2_CLR [20:20] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_MASK 0x00100000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_SHIFT 20
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q2_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q1_CLR [19:19] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_MASK 0x00080000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_SHIFT 19
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q1_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: IMC_ADDR_RANGE_ERR_Q0_CLR [18:18] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_MASK 0x00040000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_SHIFT 18
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_IMC_ADDR_RANGE_ERR_Q0_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q5_CLR [17:17] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q5_CLR_MASK    0x00020000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q5_CLR_SHIFT   17
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q5_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q4_CLR [16:16] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q4_CLR_MASK    0x00010000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q4_CLR_SHIFT   16
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q4_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q3_CLR [15:15] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_MASK    0x00008000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_SHIFT   15
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q3_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q2_CLR [14:14] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_MASK    0x00004000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_SHIFT   14
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q2_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q1_CLR [13:13] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_MASK    0x00002000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_SHIFT   13
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q1_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_IGNORE_ERR_Q0_CLR [12:12] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_MASK    0x00001000
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_SHIFT   12
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_IGNORE_ERR_Q0_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q5_CLR [11:11] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q5_CLR_MASK    0x00000800
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q5_CLR_SHIFT   11
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q5_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q4_CLR [10:10] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q4_CLR_MASK    0x00000400
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q4_CLR_SHIFT   10
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q4_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q3_CLR [09:09] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_MASK    0x00000200
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_SHIFT   9
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q3_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q2_CLR [08:08] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_MASK    0x00000100
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_SHIFT   8
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q2_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q1_CLR [07:07] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_MASK    0x00000080
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_SHIFT   7
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q1_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: BURST_SIZE_ERR_Q0_CLR [06:06] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_MASK    0x00000040
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_SHIFT   6
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_BURST_SIZE_ERR_Q0_CLR_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q5_CLR [05:05] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q5_CLR_MASK      0x00000020
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q5_CLR_SHIFT     5
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q5_CLR_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q4_CLR [04:04] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q4_CLR_MASK      0x00000010
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q4_CLR_SHIFT     4
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q4_CLR_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q3_CLR [03:03] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_MASK      0x00000008
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_SHIFT     3
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q3_CLR_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q2_CLR [02:02] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_MASK      0x00000004
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_SHIFT     2
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q2_CLR_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q1_CLR [01:01] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_MASK      0x00000002
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_SHIFT     1
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q1_CLR_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: ERROR_CLR :: CMD_TYPE_ERR_Q0_CLR [00:00] */
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_MASK      0x00000001
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_ERROR_CLR_CMD_TYPE_ERR_Q0_CLR_DEFAULT   0x00000000

/***************************************************************************
 *TEST_STATUS0 - DMA Debug Register for DMA Command Queues.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS0 :: DMA_CMDQS [31:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0_DMA_CMDQS_MASK             0xffffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS0_DMA_CMDQS_SHIFT            0

/***************************************************************************
 *TEST_STATUS1 - DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS1 :: DMA_SCB_BRIDGE_N_RDDP [31:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1_DMA_SCB_BRIDGE_N_RDDP_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS1_DMA_SCB_BRIDGE_N_RDDP_SHIFT 0

/***************************************************************************
 *TEST_STATUS2 - DMA Debug Register for DMA Write Data-path module.
 ***************************************************************************/
/* RAAGA_DSP_DMA :: TEST_STATUS2 :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_reserved0_MASK             0xe0000000
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_reserved0_SHIFT            29

/* RAAGA_DSP_DMA :: TEST_STATUS2 :: DMA_WRDP [28:00] */
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_DMA_WRDP_MASK              0x1fffffff
#define BCHP_RAAGA_DSP_DMA_TEST_STATUS2_DMA_WRDP_SHIFT             0

/***************************************************************************
 *PRQ_CONTROL - DMA PRQ Control register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PRQ_CONTROL :: reserved0 [31:17] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_reserved0_MASK              0xfffe0000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_reserved0_SHIFT             17

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_VQ5 [16:16] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ5_MASK            0x00010000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ5_SHIFT           16
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ5_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_VQ4 [15:15] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ4_MASK            0x00008000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ4_SHIFT           15
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_VQ4_DEFAULT         0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_Q3 [14:14] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q3_MASK             0x00004000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q3_SHIFT            14
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q3_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_Q2 [13:13] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q2_MASK             0x00002000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q2_SHIFT            13
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q2_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_Q1 [12:12] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q1_MASK             0x00001000
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q1_SHIFT            12
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q1_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: DISABLE_Q0 [11:11] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q0_MASK             0x00000800
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q0_SHIFT            11
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_DISABLE_Q0_DEFAULT          0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: SET_MAX_SPACE [10:10] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_SET_MAX_SPACE_MASK          0x00000400
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_SET_MAX_SPACE_SHIFT         10
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_SET_MAX_SPACE_DEFAULT       0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: PRQ_RESET [09:09] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_PRQ_RESET_MASK              0x00000200
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_PRQ_RESET_SHIFT             9
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_PRQ_RESET_DEFAULT           0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: EN_RESERVATION [08:08] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_EN_RESERVATION_MASK         0x00000100
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_EN_RESERVATION_SHIFT        8
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_EN_RESERVATION_DEFAULT      0x00000000

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: reserved1 [07:06] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_reserved1_MASK              0x000000c0
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_reserved1_SHIFT             6

/* RAAGA_DSP_DMA :: PRQ_CONTROL :: FULL_MARK_LEVEL [05:00] */
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_FULL_MARK_LEVEL_MASK        0x0000003f
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_FULL_MARK_LEVEL_SHIFT       0
#define BCHP_RAAGA_DSP_DMA_PRQ_CONTROL_FULL_MARK_LEVEL_DEFAULT     0x00000000

/***************************************************************************
 *PRQ_AUDIO_RESERVATION - DMA PRQ Reservation  Register for Audio Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: reserved0 [31:30] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved0_MASK    0xc0000000
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved0_SHIFT   30

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: RESERVED_SPACE_Q3 [29:24] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q3_MASK 0x3f000000
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q3_SHIFT 24
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q3_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: reserved1 [23:22] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved1_MASK    0x00c00000
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved1_SHIFT   22

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: RESERVED_SPACE_Q2 [21:16] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q2_MASK 0x003f0000
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q2_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q2_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: reserved2 [15:14] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved2_MASK    0x0000c000
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved2_SHIFT   14

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: RESERVED_SPACE_Q1 [13:08] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q1_MASK 0x00003f00
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q1_SHIFT 8
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q1_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: reserved3 [07:06] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved3_MASK    0x000000c0
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_reserved3_SHIFT   6

/* RAAGA_DSP_DMA :: PRQ_AUDIO_RESERVATION :: RESERVED_SPACE_Q0 [05:00] */
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q0_MASK 0x0000003f
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q0_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_PRQ_AUDIO_RESERVATION_RESERVED_SPACE_Q0_DEFAULT 0x00000000

/***************************************************************************
 *PRQ_VIDEO_RESERVATION - DMA PRQ Reservation  Register for Video Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PRQ_VIDEO_RESERVATION :: reserved0 [31:14] */
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_reserved0_MASK    0xffffc000
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_reserved0_SHIFT   14

/* RAAGA_DSP_DMA :: PRQ_VIDEO_RESERVATION :: RESERVED_SPACE_VQ5 [13:08] */
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ5_MASK 0x00003f00
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ5_SHIFT 8
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ5_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PRQ_VIDEO_RESERVATION :: reserved1 [07:06] */
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_reserved1_MASK    0x000000c0
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_reserved1_SHIFT   6

/* RAAGA_DSP_DMA :: PRQ_VIDEO_RESERVATION :: RESERVED_SPACE_VQ4 [05:00] */
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ4_MASK 0x0000003f
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ4_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_PRQ_VIDEO_RESERVATION_RESERVED_SPACE_VQ4_DEFAULT 0x00000000

/***************************************************************************
 *PRQ_STATUS_1 - Status of all Audio Pooled Request Queues
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved0_MASK             0x80000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved0_SHIFT            31

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: Q3_FULL [30:30] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q3_FULL_MASK               0x40000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q3_FULL_SHIFT              30
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q3_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q3_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q3_FULL_FULL               1

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: CMDS_WAITING_Q3 [29:24] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q3_MASK       0x3f000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q3_SHIFT      24
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q3_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: reserved1 [23:23] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved1_MASK             0x00800000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved1_SHIFT            23

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: Q2_FULL [22:22] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q2_FULL_MASK               0x00400000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q2_FULL_SHIFT              22
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q2_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q2_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q2_FULL_FULL               1

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: CMDS_WAITING_Q2 [21:16] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q2_MASK       0x003f0000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q2_SHIFT      16
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q2_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: reserved2 [15:15] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved2_MASK             0x00008000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved2_SHIFT            15

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: Q1_FULL [14:14] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q1_FULL_MASK               0x00004000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q1_FULL_SHIFT              14
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q1_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q1_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q1_FULL_FULL               1

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: CMDS_WAITING_Q1 [13:08] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q1_MASK       0x00003f00
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q1_SHIFT      8
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q1_DEFAULT    0x00000000

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: reserved3 [07:07] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved3_MASK             0x00000080
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_reserved3_SHIFT            7

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: Q0_FULL [06:06] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q0_FULL_MASK               0x00000040
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q0_FULL_SHIFT              6
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q0_FULL_DEFAULT            0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q0_FULL_NOT_FULL           0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_Q0_FULL_FULL               1

/* RAAGA_DSP_DMA :: PRQ_STATUS_1 :: CMDS_WAITING_Q0 [05:00] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q0_MASK       0x0000003f
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q0_SHIFT      0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1_CMDS_WAITING_Q0_DEFAULT    0x00000000

/***************************************************************************
 *PRQ_STATUS_2 - Status of all Video Pooled Request Queues, and PRB Full status
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: PRB_FULL [31:31] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_PRB_FULL_MASK              0x80000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_PRB_FULL_SHIFT             31
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_PRB_FULL_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_PRB_FULL_NOT_FULL          0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_PRB_FULL_FULL              1

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: CROSSED_FULL_MARK_LEVEL [30:30] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CROSSED_FULL_MARK_LEVEL_MASK 0x40000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CROSSED_FULL_MARK_LEVEL_SHIFT 30
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CROSSED_FULL_MARK_LEVEL_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CROSSED_FULL_MARK_LEVEL_NOT_FULL 0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CROSSED_FULL_MARK_LEVEL_FULL 1

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: reserved0 [29:15] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_reserved0_MASK             0x3fff8000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_reserved0_SHIFT            15

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: VQ5_FULL [14:14] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ5_FULL_MASK              0x00004000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ5_FULL_SHIFT             14
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ5_FULL_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ5_FULL_NOT_FULL          0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ5_FULL_FULL              1

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: CMDS_WAITING_VQ5 [13:08] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ5_MASK      0x00003f00
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ5_SHIFT     8
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ5_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: reserved1 [07:07] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_reserved1_MASK             0x00000080
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_reserved1_SHIFT            7

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: VQ4_FULL [06:06] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ4_FULL_MASK              0x00000040
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ4_FULL_SHIFT             6
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ4_FULL_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ4_FULL_NOT_FULL          0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_VQ4_FULL_FULL              1

/* RAAGA_DSP_DMA :: PRQ_STATUS_2 :: CMDS_WAITING_VQ4 [05:00] */
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ4_MASK      0x0000003f
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ4_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2_CMDS_WAITING_VQ4_DEFAULT   0x00000000

/***************************************************************************
 *PERFORMANCE_COUNTER_CTRL - DMA performance counter control register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: reserved0 [31:17] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved0_MASK 0xfffe0000
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved0_SHIFT 17

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: SNAP_ON_CLUSTER_DONE_EN [16:16] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_SNAP_ON_CLUSTER_DONE_EN_MASK 0x00010000
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_SNAP_ON_CLUSTER_DONE_EN_SHIFT 16
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_SNAP_ON_CLUSTER_DONE_EN_DEFAULT 0x00000001

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: reserved1 [15:09] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved1_MASK 0x0000fe00
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved1_SHIFT 9

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: MODE [08:08] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_MODE_MASK      0x00000100
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_MODE_SHIFT     8
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_MODE_DEFAULT   0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: reserved2 [07:06] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved2_MASK 0x000000c0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_reserved2_SHIFT 6

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: VQ5_EN [05:05] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ5_EN_MASK    0x00000020
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ5_EN_SHIFT   5
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ5_EN_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: VQ4_EN [04:04] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ4_EN_MASK    0x00000010
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ4_EN_SHIFT   4
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_VQ4_EN_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: Q3_EN [03:03] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q3_EN_MASK     0x00000008
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q3_EN_SHIFT    3
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q3_EN_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: Q2_EN [02:02] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q2_EN_MASK     0x00000004
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q2_EN_SHIFT    2
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q2_EN_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: Q1_EN [01:01] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q1_EN_MASK     0x00000002
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q1_EN_SHIFT    1
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q1_EN_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_CTRL :: Q0_EN [00:00] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q0_EN_MASK     0x00000001
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q0_EN_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_CTRL_Q0_EN_DEFAULT  0x00000000

/***************************************************************************
 *PERFORMANCE_COUNTER_RST - DMA performance counter reset register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_reserved0_MASK  0xffffffc0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_reserved0_SHIFT 6

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_VQ5 [05:05] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ5_MASK    0x00000020
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ5_SHIFT   5
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ5_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_VQ4 [04:04] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ4_MASK    0x00000010
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ4_SHIFT   4
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_VQ4_DEFAULT 0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_Q3 [03:03] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q3_MASK     0x00000008
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q3_SHIFT    3
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q3_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_Q2 [02:02] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q2_MASK     0x00000004
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q2_SHIFT    2
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q2_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_Q1 [01:01] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q1_MASK     0x00000002
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q1_SHIFT    1
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q1_DEFAULT  0x00000000

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_RST :: RST_Q0 [00:00] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q0_MASK     0x00000001
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q0_SHIFT    0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_RST_RST_Q0_DEFAULT  0x00000000

/***************************************************************************
 *PERFORMANCE_COUNTER_SNAP_CTRL - DMA performance counter snapshot register
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_SNAP_CTRL :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL_reserved0_SHIFT 1

/* RAAGA_DSP_DMA :: PERFORMANCE_COUNTER_SNAP_CTRL :: TAKE_SNAP [00:00] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL_TAKE_SNAP_MASK 0x00000001
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL_TAKE_SNAP_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_COUNTER_SNAP_CTRL_TAKE_SNAP_DEFAULT 0x00000000

/***************************************************************************
 *PERFORMANCE_CLOCK_DIVIDER - DMA performance counter clock divider
 ***************************************************************************/
/* RAAGA_DSP_DMA :: PERFORMANCE_CLOCK_DIVIDER :: DIV [31:00] */
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_CLOCK_DIVIDER_DIV_MASK      0xffffffff
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_CLOCK_DIVIDER_DIV_SHIFT     0
#define BCHP_RAAGA_DSP_DMA_PERFORMANCE_CLOCK_DIVIDER_DIV_DEFAULT   0x000ab630

/***************************************************************************
 *Q0_ACTIVE_PERFORMANCE_COUNTER - DMA Queue0 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q0_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q0_IDLE_PERFORMANCE_COUNTER - DMA Queue0 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q0_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q1_ACTIVE_PERFORMANCE_COUNTER - DMA Queue1 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q1_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q1_IDLE_PERFORMANCE_COUNTER - DMA Queue1 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q1_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q2_ACTIVE_PERFORMANCE_COUNTER - DMA Queue2 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q2_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q2_IDLE_PERFORMANCE_COUNTER - DMA Queue2 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q2_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q3_ACTIVE_PERFORMANCE_COUNTER - DMA Queue3 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q3_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *Q3_IDLE_PERFORMANCE_COUNTER - DMA Queue3 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: Q3_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *VQ4_ACTIVE_PERFORMANCE_COUNTER - DMA Queue4 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VQ4_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *VQ4_IDLE_PERFORMANCE_COUNTER - DMA Queue4 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VQ4_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *VQ5_ACTIVE_PERFORMANCE_COUNTER - DMA Queue5 Active performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VQ5_ACTIVE_PERFORMANCE_COUNTER :: ACTIVE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER_ACTIVE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *VQ5_IDLE_PERFORMANCE_COUNTER - DMA Queue5 Idle performance counter
 ***************************************************************************/
/* RAAGA_DSP_DMA :: VQ5_IDLE_PERFORMANCE_COUNTER :: IDLE_COUNT [31:00] */
#define BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER_IDLE_COUNT_DEFAULT 0x00000000

#endif /* #ifndef BCHP_RAAGA_DSP_DMA_H__ */

/* End of File */
