V 51
K 134403959400 af_clb_5x31rpm
Y 1
D 0 0 160 180
Z 10
i 11
U 0 -20 10 0 3 0 ACCEL=VCS
U 0 -10 10 0 3 0 VERILOG=AF_CLB_5X31RPM
U 1 -10 10 0 2 0 PINORDER=DIN[4:0] WR_EN WR_CLK RD_EN RD_CLK AINIT DOUT[4:0] FUL
+ L EMPTY
U 1 -40 10 0 2 0 LEVEL=XILINX
U 80 160 20 0 6 3 @NAME=AF_CLB_5X31RPM
P 2 0 120 20 120 0 2 0
A 0 120 10 0 8 0 PINTYPE=IN
A 0 120 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 120 10 0 2 0 1 0 WR_EN
P 3 0 100 20 100 0 2 0
A 0 100 10 0 8 0 PINTYPE=IN
A 0 100 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 100 10 0 2 0 1 0 WR_CLK
P 4 0 50 20 50 0 2 0
A 0 50 10 0 8 0 PINTYPE=IN
A 0 50 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 50 10 0 2 0 1 0 RD_EN
P 5 0 30 20 30 0 2 0
A 0 30 10 0 8 0 PINTYPE=IN
A 0 30 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 30 10 0 2 0 1 0 RD_CLK
P 6 0 10 20 10 0 2 0
A 0 10 10 0 8 0 PINTYPE=IN
A 0 10 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 10 10 0 2 0 1 0 AINIT
P 1 0 140 20 140 0 2 0
A 0 140 10 0 8 0 PINTYPE=IN
A 0 140 10 0 8 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 20 140 10 0 2 0 1 0 DIN[4:0]
P 7 160 120 140 120 0 3 0
A 160 120 10 0 2 0 PINTYPE=OUT
A 160 120 10 0 2 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 140 120 10 0 8 0 1 0 DOUT[4:0]
P 8 160 60 140 60 0 3 0
A 160 60 10 0 2 0 PINTYPE=OUT
A 160 60 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 140 60 10 0 8 0 1 0 FULL
b 0 135 20 145
Q 11 1 0
b 140 115 160 125
Q 11 1 0
b 20 0 140 160
P 9 160 80 140 80 0 3 0
A 160 80 10 0 2 0 PINTYPE=OUT
A 160 80 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 140 80 10 0 8 0 1 0 EMPTY
E
