<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › asm › io.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>io.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_IO_H</span>
<span class="cp">#define __ASM_SH_IO_H</span>

<span class="cm">/*</span>
<span class="cm"> * Convention:</span>
<span class="cm"> *    read{b,w,l,q}/write{b,w,l,q} are for PCI,</span>
<span class="cm"> *    while in{b,w,l}/out{b,w,l} are for ISA</span>
<span class="cm"> *</span>
<span class="cm"> * In addition we have &#39;pausing&#39; versions: in{b,w,l}_p/out{b,w,l}_p</span>
<span class="cm"> * and &#39;string&#39; versions: ins{b,w,l}/outs{b,w,l}</span>
<span class="cm"> *</span>
<span class="cm"> * While read{b,w,l,q} and write{b,w,l,q} contain memory barriers</span>
<span class="cm"> * automatically, there are also __raw versions, which do not.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;asm/cache.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/machvec.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm-generic/iomap.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#define __IO_PREFIX     generic</span>
<span class="cp">#include &lt;asm/io_generic.h&gt;</span>
<span class="cp">#include &lt;asm/io_trapped.h&gt;</span>
<span class="cp">#include &lt;mach/mangle-port.h&gt;</span>

<span class="cp">#define __raw_writeb(v,a)	(__chk_io_ptr(a), *(volatile u8  __force *)(a) = (v))</span>
<span class="cp">#define __raw_writew(v,a)	(__chk_io_ptr(a), *(volatile u16 __force *)(a) = (v))</span>
<span class="cp">#define __raw_writel(v,a)	(__chk_io_ptr(a), *(volatile u32 __force *)(a) = (v))</span>
<span class="cp">#define __raw_writeq(v,a)	(__chk_io_ptr(a), *(volatile u64 __force *)(a) = (v))</span>

<span class="cp">#define __raw_readb(a)		(__chk_io_ptr(a), *(volatile u8  __force *)(a))</span>
<span class="cp">#define __raw_readw(a)		(__chk_io_ptr(a), *(volatile u16 __force *)(a))</span>
<span class="cp">#define __raw_readl(a)		(__chk_io_ptr(a), *(volatile u32 __force *)(a))</span>
<span class="cp">#define __raw_readq(a)		(__chk_io_ptr(a), *(volatile u64 __force *)(a))</span>

<span class="cp">#define readb_relaxed(c)	({ u8  __v = ioswabb(__raw_readb(c)); __v; })</span>
<span class="cp">#define readw_relaxed(c)	({ u16 __v = ioswabw(__raw_readw(c)); __v; })</span>
<span class="cp">#define readl_relaxed(c)	({ u32 __v = ioswabl(__raw_readl(c)); __v; })</span>
<span class="cp">#define readq_relaxed(c)	({ u64 __v = ioswabq(__raw_readq(c)); __v; })</span>

<span class="cp">#define writeb_relaxed(v,c)	((void)__raw_writeb((__force  u8)ioswabb(v),c))</span>
<span class="cp">#define writew_relaxed(v,c)	((void)__raw_writew((__force u16)ioswabw(v),c))</span>
<span class="cp">#define writel_relaxed(v,c)	((void)__raw_writel((__force u32)ioswabl(v),c))</span>
<span class="cp">#define writeq_relaxed(v,c)	((void)__raw_writeq((__force u64)ioswabq(v),c))</span>

<span class="cp">#define readb(a)		({ u8  r_ = readb_relaxed(a); rmb(); r_; })</span>
<span class="cp">#define readw(a)		({ u16 r_ = readw_relaxed(a); rmb(); r_; })</span>
<span class="cp">#define readl(a)		({ u32 r_ = readl_relaxed(a); rmb(); r_; })</span>
<span class="cp">#define readq(a)		({ u64 r_ = readq_relaxed(a); rmb(); r_; })</span>

<span class="cp">#define writeb(v,a)		({ wmb(); writeb_relaxed((v),(a)); })</span>
<span class="cp">#define writew(v,a)		({ wmb(); writew_relaxed((v),(a)); })</span>
<span class="cp">#define writel(v,a)		({ wmb(); writel_relaxed((v),(a)); })</span>
<span class="cp">#define writeq(v,a)		({ wmb(); writeq_relaxed((v),(a)); })</span>

<span class="cp">#define readsb(p,d,l)		__raw_readsb(p,d,l)</span>
<span class="cp">#define readsw(p,d,l)		__raw_readsw(p,d,l)</span>
<span class="cp">#define readsl(p,d,l)		__raw_readsl(p,d,l)</span>

<span class="cp">#define writesb(p,d,l)		__raw_writesb(p,d,l)</span>
<span class="cp">#define writesw(p,d,l)		__raw_writesw(p,d,l)</span>
<span class="cp">#define writesl(p,d,l)		__raw_writesl(p,d,l)</span>

<span class="cp">#define __BUILD_UNCACHED_IO(bwlq, type)					\</span>
<span class="cp">static inline type read##bwlq##_uncached(unsigned long addr)		\</span>
<span class="cp">{									\</span>
<span class="cp">	type ret;							\</span>
<span class="cp">	jump_to_uncached();						\</span>
<span class="cp">	ret = __raw_read##bwlq(addr);					\</span>
<span class="cp">	back_to_cached();						\</span>
<span class="cp">	return ret;							\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline void write##bwlq##_uncached(type v, unsigned long addr)	\</span>
<span class="cp">{									\</span>
<span class="cp">	jump_to_uncached();						\</span>
<span class="cp">	__raw_write##bwlq(v, addr);					\</span>
<span class="cp">	back_to_cached();						\</span>
<span class="cp">}</span>

<span class="n">__BUILD_UNCACHED_IO</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">__BUILD_UNCACHED_IO</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">__BUILD_UNCACHED_IO</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="n">__BUILD_UNCACHED_IO</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#define __BUILD_MEMORY_STRING(pfx, bwlq, type)				\</span>
<span class="cp">									\</span>
<span class="cp">static inline void							\</span>
<span class="cp">pfx##writes##bwlq(volatile void __iomem *mem, const void *addr,		\</span>
<span class="cp">		  unsigned int count)					\</span>
<span class="cp">{									\</span>
<span class="cp">	const volatile type *__addr = addr;				\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		__raw_write##bwlq(*__addr, mem);			\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline void pfx##reads##bwlq(volatile void __iomem *mem,		\</span>
<span class="cp">				    void *addr, unsigned int count)	\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr = addr;					\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		*__addr = __raw_read##bwlq(mem);			\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}</span>

<span class="n">__BUILD_MEMORY_STRING</span><span class="p">(</span><span class="n">__raw_</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">__BUILD_MEMORY_STRING</span><span class="p">(</span><span class="n">__raw_</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>

<span class="cp">#ifdef CONFIG_SUPERH32</span>
<span class="kt">void</span> <span class="n">__raw_writesl</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">longlen</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__raw_readsl</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">longlen</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="n">__BUILD_MEMORY_STRING</span><span class="p">(</span><span class="n">__raw_</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="n">__BUILD_MEMORY_STRING</span><span class="p">(</span><span class="n">__raw_</span><span class="p">,</span> <span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#ifdef CONFIG_HAS_IOPORT</span>

<span class="cm">/*</span>
<span class="cm"> * Slowdown I/O port space accesses for antique hardware.</span>
<span class="cm"> */</span>
<span class="cp">#undef CONF_SLOWDOWN_IO</span>

<span class="cm">/*</span>
<span class="cm"> * On SuperH I/O ports are memory mapped, so we access them using normal</span>
<span class="cm"> * load/store instructions. sh_io_port_base is the virtual address to</span>
<span class="cm"> * which all ports are being mapped.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sh_io_port_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__set_io_port_base</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pbase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">sh_io_port_base</span> <span class="o">=</span> <span class="n">pbase</span><span class="p">;</span>
	<span class="n">barrier</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_GENERIC_IOMAP</span>
<span class="cp">#define __ioport_map ioport_map</span>
<span class="cp">#else</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">__ioport_map</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONF_SLOWDOWN_IO</span>
<span class="cp">#define SLOW_DOWN_IO __raw_readw(sh_io_port_base)</span>
<span class="cp">#else</span>
<span class="cp">#define SLOW_DOWN_IO</span>
<span class="cp">#endif</span>

<span class="cp">#define __BUILD_IOPORT_SINGLE(pfx, bwlq, type, p, slow)			\</span>
<span class="cp">									\</span>
<span class="cp">static inline void pfx##out##bwlq##p(type val, unsigned long port)	\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr;						\</span>
<span class="cp">									\</span>
<span class="cp">	__addr = __ioport_map(port, sizeof(type));			\</span>
<span class="cp">	*__addr = val;							\</span>
<span class="cp">	slow;								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline type pfx##in##bwlq##p(unsigned long port)			\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr;						\</span>
<span class="cp">	type __val;							\</span>
<span class="cp">									\</span>
<span class="cp">	__addr = __ioport_map(port, sizeof(type));			\</span>
<span class="cp">	__val = *__addr;						\</span>
<span class="cp">	slow;								\</span>
<span class="cp">									\</span>
<span class="cp">	return __val;							\</span>
<span class="cp">}</span>

<span class="cp">#define __BUILD_IOPORT_PFX(bus, bwlq, type)				\</span>
<span class="cp">	__BUILD_IOPORT_SINGLE(bus, bwlq, type, ,)			\</span>
<span class="cp">	__BUILD_IOPORT_SINGLE(bus, bwlq, type, _p, SLOW_DOWN_IO)</span>

<span class="cp">#define BUILDIO_IOPORT(bwlq, type)					\</span>
<span class="cp">	__BUILD_IOPORT_PFX(, bwlq, type)</span>

<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="n">BUILDIO_IOPORT</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#define __BUILD_IOPORT_STRING(bwlq, type)				\</span>
<span class="cp">									\</span>
<span class="cp">static inline void outs##bwlq(unsigned long port, const void *addr,	\</span>
<span class="cp">			      unsigned int count)			\</span>
<span class="cp">{									\</span>
<span class="cp">	const volatile type *__addr = addr;				\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		out##bwlq(*__addr, port);				\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}									\</span>
<span class="cp">									\</span>
<span class="cp">static inline void ins##bwlq(unsigned long port, void *addr,		\</span>
<span class="cp">			     unsigned int count)			\</span>
<span class="cp">{									\</span>
<span class="cp">	volatile type *__addr = addr;					\</span>
<span class="cp">									\</span>
<span class="cp">	while (count--) {						\</span>
<span class="cp">		*__addr = in##bwlq(port);				\</span>
<span class="cp">		__addr++;						\</span>
<span class="cp">	}								\</span>
<span class="cp">}</span>

<span class="n">__BUILD_IOPORT_STRING</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">u8</span><span class="p">)</span>
<span class="n">__BUILD_IOPORT_STRING</span><span class="p">(</span><span class="n">w</span><span class="p">,</span> <span class="n">u16</span><span class="p">)</span>
<span class="n">__BUILD_IOPORT_STRING</span><span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span><span class="p">)</span>
<span class="n">__BUILD_IOPORT_STRING</span><span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">u64</span><span class="p">)</span>

<span class="cp">#else </span><span class="cm">/* !CONFIG_HAS_IOPORT */</span><span class="cp"></span>

<span class="cp">#include &lt;asm/io_noioport.h&gt;</span>

<span class="cp">#endif</span>


<span class="cp">#define IO_SPACE_LIMIT 0xffffffff</span>

<span class="cm">/* synco on SH-4A, otherwise a nop */</span>
<span class="cp">#define mmiowb()		wmb()</span>

<span class="cm">/* We really want to try and get these to memcpy etc */</span>
<span class="kt">void</span> <span class="n">memcpy_fromio</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">memcpy_toio</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">memset_io</span><span class="p">(</span><span class="k">volatile</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

<span class="cm">/* Quad-word real-mode I/O, don&#39;t ask.. */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">peek_real_address_q</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">poke_real_address_q</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">val</span><span class="p">);</span>

<span class="cp">#if !defined(CONFIG_MMU)</span>
<span class="cp">#define virt_to_phys(address)	((unsigned long)(address))</span>
<span class="cp">#define phys_to_virt(address)	((void *)(address))</span>
<span class="cp">#else</span>
<span class="cp">#define virt_to_phys(address)	(__pa(address))</span>
<span class="cp">#define phys_to_virt(address)	(__va(address))</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * On 32-bit SH, we traditionally have the whole physical address space</span>
<span class="cm"> * mapped at all times (as MIPS does), so &quot;ioremap()&quot; and &quot;iounmap()&quot; do</span>
<span class="cm"> * not need to do anything but place the address in the proper segment.</span>
<span class="cm"> * This is true for P1 and P2 addresses, as well as some P3 ones.</span>
<span class="cm"> * However, most of the P3 addresses and newer cores using extended</span>
<span class="cm"> * addressing need to map through page tables, so the ioremap()</span>
<span class="cm"> * implementation becomes a bit more complicated.</span>
<span class="cm"> *</span>
<span class="cm"> * See arch/sh/mm/ioremap.c for additional notes on this.</span>
<span class="cm"> *</span>
<span class="cm"> * We cheat a bit and always return uncachable areas until we&#39;ve fixed</span>
<span class="cm"> * the drivers to handle caching properly.</span>
<span class="cm"> *</span>
<span class="cm"> * On the SH-5 the concept of segmentation in the 1:1 PXSEG sense simply</span>
<span class="cm"> * doesn&#39;t exist, so everything must go through page tables.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_MMU</span>
<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">__ioremap_caller</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
			       <span class="n">pgprot_t</span> <span class="n">prot</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">caller</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__iounmap</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">__ioremap</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">pgprot_t</span> <span class="n">prot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ioremap_caller</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">prot</span><span class="p">,</span> <span class="n">__builtin_return_address</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">__ioremap_29bit</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">pgprot_t</span> <span class="n">prot</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_29BIT</span>
	<span class="n">phys_addr_t</span> <span class="n">last_addr</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For P1 and P2 space this is trivial, as everything is already</span>
<span class="cm">	 * mapped. Uncached access for P1 addresses are done through P2.</span>
<span class="cm">	 * In the P3 case or for addresses outside of the 29-bit space,</span>
<span class="cm">	 * mapping must be done by the PMB or by using page tables.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">PXSEG</span><span class="p">(</span><span class="n">offset</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">P3SEG</span> <span class="o">&amp;&amp;</span> <span class="n">PXSEG</span><span class="p">(</span><span class="n">last_addr</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">P3SEG</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">flags</span> <span class="o">=</span> <span class="n">pgprot_val</span><span class="p">(</span><span class="n">prot</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Anything using the legacy PTEA space attributes needs</span>
<span class="cm">		 * to be kicked down to page table mappings.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">_PAGE_PCC_MASK</span><span class="p">))</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">_PAGE_CACHABLE</span><span class="p">))</span>
			<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">P1SEGADDR</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>

		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">P2SEGADDR</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* P4 above the store queues are always mapped. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="n">P3_ADDR_MAX</span><span class="p">))</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">P4SEGADDR</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">__ioremap_mode</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">pgprot_t</span> <span class="n">prot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ioremap_trapped</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__ioremap_29bit</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">prot</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">__ioremap</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">prot</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define __ioremap(offset, size, prot)		((void __iomem *)(offset))</span>
<span class="cp">#define __ioremap_mode(offset, size, prot)	((void __iomem *)(offset))</span>
<span class="cp">#define __iounmap(addr)				do { } while (0)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MMU */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">ioremap</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ioremap_mode</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">PAGE_KERNEL_NOCACHE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">ioremap_cache</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ioremap_mode</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">PAGE_KERNEL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_HAVE_IOREMAP_PROT</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">ioremap_prot</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__ioremap_mode</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">__pgprot</span><span class="p">(</span><span class="n">flags</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_IOREMAP_FIXED</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioremap_fixed</span><span class="p">(</span><span class="n">phys_addr_t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="n">pgprot_t</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">iounmap_fixed</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ioremap_fixed_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>
<span class="nf">ioremap_fixed</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">phys_addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">pgprot_t</span> <span class="n">prot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG</span><span class="p">();</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ioremap_fixed_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">iounmap_fixed</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#define ioremap_nocache	ioremap</span>
<span class="cp">#define iounmap		__iounmap</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a physical pointer to a virtual kernel pointer for /dev/mem</span>
<span class="cm"> * access</span>
<span class="cm"> */</span>
<span class="cp">#define xlate_dev_mem_ptr(p)	__va(p)</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a virtual cached pointer to an uncached pointer</span>
<span class="cm"> */</span>
<span class="cp">#define xlate_dev_kmem_ptr(p)	p</span>

<span class="cp">#define ARCH_HAS_VALID_PHYS_ADDR_RANGE</span>
<span class="kt">int</span> <span class="n">valid_phys_addr_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">valid_mmap_phys_addr_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SH_IO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
