{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638136762402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638136762402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 00:59:21 2021 " "Processing started: Mon Nov 29 00:59:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638136762402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136762402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136762402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638136762732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638136762732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136770122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequence generator.v(39) " "Verilog HDL information at sequence generator.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/sequence generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/sequence generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator " "Found entity 1: sequence_generator" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136770132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/comparator.v 2 2 " "Found 2 design units, including 2 entities, in source file src/veriloghdl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136770132 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136770132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638136770132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_data testbench.v(50) " "Verilog HDL Implicit Net warning at testbench.v(50): created implicit net for \"out_data\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid testbench.v(51) " "Verilog HDL Implicit Net warning at testbench.v(51): created implicit net for \"out_valid\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_sop testbench.v(52) " "Verilog HDL Implicit Net warning at testbench.v(52): created implicit net for \"out_sop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_eop testbench.v(53) " "Verilog HDL Implicit Net warning at testbench.v(53): created implicit net for \"out_eop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638136770132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638136770152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(182) " "Verilog HDL assignment warning at top_module.v(182): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136770182 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(190) " "Verilog HDL assignment warning at top_module.v(190): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136770182 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(205) " "Verilog HDL assignment warning at top_module.v(205): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136770182 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(209) " "Verilog HDL assignment warning at top_module.v(209): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136770182 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top_module.v(214) " "Verilog HDL assignment warning at top_module.v(214): truncated value with size 32 to match size of target (6)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638136770182 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[30\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[30\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[29\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[29\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[28\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[28\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[27\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[27\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[26\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[26\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[25\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[25\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[24\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[24\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[23\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[23\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[22\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[22\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[21\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[21\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[20\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[20\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[19\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[19\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[18\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[18\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770202 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[17\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[17\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[16\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[16\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[15\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[15\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[14\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[14\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[13\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[13\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[12\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[12\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[11\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[11\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[10\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[10\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[9\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[9\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[8\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[8\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[7\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[7\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[6\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[6\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[5\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[5\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[4\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[4\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[3\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[3\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[2\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[2\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[1\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[1\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[0\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[0\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[1\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[1\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[2\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[2\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[3\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[3\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[4\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[4\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[5\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[5\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[6\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[6\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sorted\[0\]\[7\] top_module.v(145) " "Inferred latch for \"data_sorted\[0\]\[7\]\" at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770212 "|top_module"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[7\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[7\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "top_module.v(145) " "Constant driver at top_module.v(145)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 145 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[6\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[6\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[5\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[5\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[4\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[4\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[3\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[3\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[2\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[2\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[1\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[1\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[0\]\[0\] top_module.v(113) " "Can't resolve multiple constant drivers for net \"data_sorted\[0\]\[0\]\" at top_module.v(113)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 113 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[7\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[7\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[6\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[6\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[5\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[5\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[4\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[4\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[3\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[3\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[2\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[2\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[1\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[1\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[1\]\[0\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[1\]\[0\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[2\]\[7\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[2\]\[7\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_sorted\[2\]\[6\] top_module.v(130) " "Can't resolve multiple constant drivers for net \"data_sorted\[2\]\[6\]\" at top_module.v(130)" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770232 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638136770242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg " "Generated suppressed messages file G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770272 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638136770302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 00:59:30 2021 " "Processing ended: Mon Nov 29 00:59:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638136770302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638136770302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638136770302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770302 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638136770932 ""}
