<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element ada__reset_bridge
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element ada_clock_bridge
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element ada_fifo
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element fir.avalon_mm_slave
   {
      datum baseAddress
      {
         value = "8192";
         type = "String";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pcie_hard_ip_0.cra
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element sgdma_0.csr
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "16448";
         type = "String";
      }
   }
   element fir
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element fir_clock_bridge
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element fir_reset_bridge
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element ledr
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element ada_fifo.out
   {
      datum baseAddress
      {
         value = "128";
         type = "String";
      }
   }
   element ada_fifo.out_csr
   {
      datum baseAddress
      {
         value = "96";
         type = "String";
      }
   }
   element pcie_hard_ip_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element ledr.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element sw.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "160";
         type = "String";
      }
   }
   element sgdma_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sw
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element pcie_hard_ip_0.txs
   {
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CGX150DF31C7" />
 <parameter name="deviceFamily" value="Cyclone IV GX" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="DCC.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sw_external_connection"
   internal="sw.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ledr_external_connection"
   internal="ledr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_refclk"
   internal="pcie_hard_ip_0.refclk"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_test_in"
   internal="pcie_hard_ip_0.test_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_pcie_rstn"
   internal="pcie_hard_ip_0.pcie_rstn"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_clocks_sim"
   internal="pcie_hard_ip_0.clocks_sim"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_pipe_ext"
   internal="pcie_hard_ip_0.pipe_ext"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_reconfig_busy"
   internal="pcie_hard_ip_0.reconfig_busy"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_rx_in"
   internal="pcie_hard_ip_0.rx_in"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_tx_out"
   internal="pcie_hard_ip_0.tx_out"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_reconfig_togxb"
   internal="pcie_hard_ip_0.reconfig_togxb"
   type="conduit"
   dir="end" />
 <interface
   name="pcie_hard_ip_0_reconfig_fromgxb_0"
   internal="pcie_hard_ip_0.reconfig_fromgxb_0"
   type="conduit"
   dir="end" />
 <interface
   name="ada_fifo_in"
   internal="ada_fifo.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="ada_fifo_clk_in"
   internal="ada_clock_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="ada_fifo_reset"
   internal="ada__reset_bridge.in_reset"
   type="reset"
   dir="end" />
 <interface
   name="fir_avalon_streaming_sink"
   internal="fir.avalon_streaming_sink"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fir_avalon_streaming_source"
   internal="fir.avalon_streaming_source"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="fir_clk_in"
   internal="fir_clock_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="fir_reset"
   internal="fir_reset_bridge.in_reset"
   type="reset"
   dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_pcie_hard_ip"
   version="14.0"
   enabled="1"
   name="pcie_hard_ip_0">
  <parameter name="under_test" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="max_link_width" value="1" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="BAR Type">64 bit Prefetchable,Not used,32 bit Non-Prefetchable,Not used,Not used,Not used</parameter>
  <parameter name="vendor_id" value="4466" />
  <parameter name="device_id" value="57345" />
  <parameter name="revision_id" value="1" />
  <parameter name="class_code" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="port_link_number" value="1" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="dll_active_report_support" value="false" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="31" />
  <parameter name="PCIe Address 63:32">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="PCIe Address 31:0">0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000</parameter>
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="15" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="14" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
 </module>
 <module kind="altera_avalon_sgdma" version="14.0" enabled="1" name="sgdma_0">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="MEMORY_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
 </module>
 <module kind="altera_avalon_pio" version="14.0" enabled="1" name="ledr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
  <parameter name="clockRate" value="125000000" />
 </module>
 <module kind="altera_avalon_pio" version="14.0" enabled="1" name="sw">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="18" />
  <parameter name="clockRate" value="125000000" />
 </module>
 <module kind="altera_avalon_fifo" version="14.0" enabled="1" name="ada_fifo">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="32" />
  <parameter name="channelWidth" value="1" />
  <parameter name="errorWidth" value="1" />
  <parameter name="fifoDepth" value="8192" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="true" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="true" />
  <parameter name="usePacket" value="false" />
  <parameter name="useReadControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="false" />
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="14.0"
   enabled="1"
   name="ada_clock_bridge">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="25000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="14.0"
   enabled="1"
   name="ada__reset_bridge">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
 </module>
 <module kind="altera_fir_compiler_ii" version="14.0" enabled="1" name="fir">
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="filterType" value="Single Rate" />
  <parameter name="interpFactor" value="1" />
  <parameter name="decimFactor" value="1" />
  <parameter name="L_bandsFilter" value="All taps" />
  <parameter name="clockRate" value="50" />
  <parameter name="clockSlack" value="0" />
  <parameter name="speedGrade" value="Medium" />
  <parameter name="coeffReload" value="true" />
  <parameter name="baseAddress" value="0" />
  <parameter name="readWriteMode" value="Read/Write" />
  <parameter name="backPressure" value="false" />
  <parameter name="symmetryMode" value="Non Symmetry" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <parameter name="inputRate" value="50" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="inputType" value="Signed Binary" />
  <parameter name="inputBitWidth" value="15" />
  <parameter name="inputFracBitWidth" value="0" />
  <parameter name="coeffSetRealValue">0.0176663,0.013227,0.0,-0.0149911,-0.0227152,-0.0172976,0.0,0.0204448,0.0318046,0.0249882,0.0,-0.0321283,-0.0530093,-0.04498,0.0,0.0749693,0.159034,0.224907,0.249809,0.224907,0.159034,0.0749693,0.0,-0.04498,-0.0530093,-0.0321283,0.0,0.0249882,0.0318046,0.0204448,0.0,-0.0172976,-0.0227152,-0.0149911,0.0,0.013227,0.0176663</parameter>
  <parameter name="coeffType" value="Signed Binary" />
  <parameter name="coeffScaling" value="Auto" />
  <parameter name="coeffBitWidth" value="8" />
  <parameter name="coeffFracBitWidth" value="0" />
  <parameter name="outType" value="Signed Binary" />
  <parameter name="outMSBRound" value="Truncation" />
  <parameter name="outMsbBitRem" value="0" />
  <parameter name="outLSBRound" value="Truncation" />
  <parameter name="outLsbBitRem" value="0" />
  <parameter name="resoureEstimation" value="1000,1200,10" />
  <parameter name="bankCount" value="1" />
  <parameter name="bankDisplay" value="0" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="14.0"
   enabled="1"
   name="fir_clock_bridge">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="50000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="14.0"
   enabled="1"
   name="fir_reset_bridge">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="deassert" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="pcie_hard_ip_0.cal_blk_clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_50.clk"
   end="pcie_hard_ip_0.reconfig_gxbclk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="sgdma_0.reset" />
 <connection kind="reset" version="14.0" start="clk_50.clk_reset" end="ledr.reset" />
 <connection kind="reset" version="14.0" start="clk_50.clk_reset" end="sw.reset" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="pcie_hard_ip_0.fixedclk" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="sgdma_0.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="ledr.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="sw.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="sgdma_0.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="sw.reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="ledr.reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma_0.descriptor_read"
   end="pcie_hard_ip_0.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma_0.m_read"
   end="pcie_hard_ip_0.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma_0.descriptor_write"
   end="pcie_hard_ip_0.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma_0.m_write"
   end="pcie_hard_ip_0.txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x80000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="pcie_hard_ip_0.rxm_irq"
   end="sgdma_0.csr_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar2"
   end="pcie_hard_ip_0.cra">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar2"
   end="sgdma_0.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar1_0"
   end="ledr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar1_0"
   end="sw.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="ada_fifo.clk_out" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="ada_fifo.reset_out" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="ada_fifo.reset_out" />
 <connection
   kind="avalon"
   version="14.0"
   start="sgdma_0.m_read"
   end="ada_fifo.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="ada_clock_bridge.out_clk"
   end="ada_fifo.clk_in" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar1_0"
   end="ada_fifo.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar1_0"
   end="ada_fifo.out_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="14.0"
   start="pcie_hard_ip_0.rxm_irq"
   end="ada_fifo.out_irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="ada__reset_bridge.out_reset"
   end="ada_fifo.reset_in" />
 <connection
   kind="clock"
   version="14.0"
   start="ada_clock_bridge.out_clk"
   end="ada__reset_bridge.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_clk"
   end="fir.coeff_clock" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_50.clk_reset"
   end="fir.coeff_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_hard_ip_0.pcie_core_reset"
   end="fir.coeff_reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_hard_ip_0.bar1_0"
   end="fir.avalon_mm_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x2000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="fir_clock_bridge.out_clk"
   end="fir_reset_bridge.clk" />
 <connection
   kind="clock"
   version="14.0"
   start="fir_clock_bridge.out_clk"
   end="fir.clk" />
 <connection
   kind="reset"
   version="14.0"
   start="fir_reset_bridge.out_reset"
   end="fir.rst" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
