<stg><name>single_lin_process.1</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="24" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="25" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN

]]></Node>
<StgValue><ssdm name="EN_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp

]]></Node>
<StgValue><ssdm name="timestamp_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr

]]></Node>
<StgValue><ssdm name="ddr_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %linbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linbase

]]></Node>
<StgValue><ssdm name="linbase_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
entry:5 %EN_cast = zext i4 %EN_read

]]></Node>
<StgValue><ssdm name="EN_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_1, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %lin_frame = alloca i32 1

]]></Node>
<StgValue><ssdm name="lin_frame"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:9 %specreset_ln147 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_0, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln147"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:10 %specreset_ln149 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_1, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln149"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:11 %specreset_ln151 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_2, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln151"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:12 %specreset_ln153 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_3, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln153"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:13 %specreset_ln155 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_4, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln155"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:14 %specreset_ln157 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_5, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln157"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:15 %specreset_ln159 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_6, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln159"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:16 %specreset_ln161 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_7, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln161"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:17 %specreset_ln163 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_8, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln163"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:18 %specreset_ln165 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_9, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln165"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:19 %specreset_ln167 = specreset void @_ssdm_op_SpecReset, i32 %counter_droped, i64 1, void @empty_43

]]></Node>
<StgValue><ssdm name="specreset_ln167"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:20 %store_ln172 = store i5 0, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln172 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:1 %exitcond181 = icmp_eq  i5 %p_load, i5 28

]]></Node>
<StgValue><ssdm name="exitcond181"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:2 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:3 %empty_83 = add i5 %p_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:4 %br_ln0 = br i1 %exitcond181, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
memset.loop.split:0 %p_cast = zext i5 %p_load

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.split:1 %lin_frame_addr = getelementptr i8 %lin_frame, i32 0, i32 %p_cast

]]></Node>
<StgValue><ssdm name="lin_frame_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i8 0, i5 %lin_frame_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:3 %store_ln0 = store i5 %empty_83, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:4 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:3 %add_ln81 = add i32 %linbase_read, i32 20

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:4 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="30">
<![CDATA[
split:5 %sext_ln81 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:6 %lin_addr_addr = getelementptr i32 %lin_addr, i32 %sext_ln81

]]></Node>
<StgValue><ssdm name="lin_addr_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="4">
<![CDATA[
split:0 %zext_ln174 = zext i4 %EN_read

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:1 %PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i32 0, i32 %zext_ln174

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_addr"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4">
<![CDATA[
split:2 %PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_load"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:7 %lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="91" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4">
<![CDATA[
split:2 %PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="PLIN_Ctrl_run_state_load"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
split:8 %lin_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_read"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32">
<![CDATA[
split:9 %trunc_ln174 = trunc i32 %lin_addr_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:10 %br_ln174 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:0 %br_ln181 = br i1 %trunc_ln174, void %cleanup, void %if.then3

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:0 %add_ln81_1 = add i32 %linbase_read, i32 8

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="0"/>
<literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3:1 %trunc_ln81_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln81_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="30">
<![CDATA[
if.then3:2 %sext_ln81_1 = sext i30 %trunc_ln81_2

]]></Node>
<StgValue><ssdm name="sext_ln81_1"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:3 %lin_addr_addr_1 = getelementptr i32 %lin_addr, i32 %sext_ln81_1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then3:18 %store_ln192 = store i1 1, i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:8 %add_ln87 = add i32 %linbase_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3:9 %trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="109" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then3:4 %lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_load_1_req"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="30">
<![CDATA[
if.then3:10 %sext_ln87 = sext i30 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:11 %lin_addr_addr_2 = getelementptr i32 %lin_addr, i32 %sext_ln87

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then3:12 %lin_addr_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="113" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:5 %lin_addr_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr_1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_1_read"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32">
<![CDATA[
if.then3:6 %reg_lid = trunc i32 %lin_addr_addr_1_read

]]></Node>
<StgValue><ssdm name="reg_lid"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then3:7 %store_ln186 = store i6 %reg_lid, i6 %PL_Data

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then3:13 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_2, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then3:15 %lin_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_resp"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then3:16 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr, i32 59, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_resp"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="122" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_resp"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="124" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_resp"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="126" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then3:14 %lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2

]]></Node>
<StgValue><ssdm name="lin_addr_addr_2_resp"/></StgValue>
</operation>

<operation id="127" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="128" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then3:17 %lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr

]]></Node>
<StgValue><ssdm name="lin_addr_addr_resp"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
if.then3:19 %br_ln195 = br void %if.end125

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else15:0 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %lin_addr_addr_read, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.else15:1 %icmp_ln198 = icmp_eq  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else15:2 %br_ln198 = br i1 %icmp_ln198, void %if.then19, void %if.end124

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then19:0 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lin_addr_addr_read, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then19:1 %icmp_ln201 = icmp_eq  i2 %tmp_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then19:2 %br_ln201 = br i1 %icmp_ln201, void %if.end123, void %if.then23

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:0 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lin_addr_addr_read, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23:2 %add_ln87_1 = add i32 %linbase_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:3 %trunc_ln87_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="139" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="30">
<![CDATA[
if.then23:4 %sext_ln87_1 = sext i30 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then23:5 %lin_addr_addr_3 = getelementptr i32 %lin_addr, i32 %sext_ln87_1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:6 %lin_addr_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="142" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then23:7 %write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_3, i32 128, i4 15

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="143" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="144" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="145" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_resp"/></StgValue>
</operation>

<operation id="146" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:11 %trunc_ln81_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %linbase_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln81_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="147" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="148" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then23:8 %lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3

]]></Node>
<StgValue><ssdm name="lin_addr_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="149" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="4">
<![CDATA[
if.then23:9 %zext_ln210 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="150" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then23:10 %add_ln210 = add i5 %zext_ln210, i5 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="151" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="5" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then23:12 %call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="152" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="30" op_3_bw="5" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then23:12 %call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:13 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="154" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:14 %lin_frame_addr_1 = getelementptr i8 %lin_frame, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="lin_frame_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:15 %store_ln216 = store i8 %trunc_ln4, i5 %lin_frame_addr_1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="156" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:16 %trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="157" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:17 %lin_frame_addr_2 = getelementptr i8 %lin_frame, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="lin_frame_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:18 %store_ln217 = store i8 %trunc_ln5, i5 %lin_frame_addr_2

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="159" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:19 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="160" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:22 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="161" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:25 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="162" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:28 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="163" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then23:31 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="164" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="64">
<![CDATA[
if.then23:34 %trunc_ln223 = trunc i64 %timestamp_read

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:20 %lin_frame_addr_3 = getelementptr i8 %lin_frame, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="lin_frame_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:21 %store_ln218 = store i8 %trunc_ln6, i5 %lin_frame_addr_3

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:23 %lin_frame_addr_4 = getelementptr i8 %lin_frame, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="lin_frame_addr_4"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:24 %store_ln219 = store i8 %trunc_ln7, i5 %lin_frame_addr_4

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:26 %lin_frame_addr_5 = getelementptr i8 %lin_frame, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="lin_frame_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:27 %store_ln220 = store i8 %trunc_ln8, i5 %lin_frame_addr_5

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="171" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:29 %lin_frame_addr_6 = getelementptr i8 %lin_frame, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="lin_frame_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:30 %store_ln221 = store i8 %trunc_ln9, i5 %lin_frame_addr_6

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="173" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:32 %lin_frame_addr_7 = getelementptr i8 %lin_frame, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="lin_frame_addr_7"/></StgValue>
</operation>

<operation id="174" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:33 %store_ln222 = store i8 %trunc_ln1, i5 %lin_frame_addr_7

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="175" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:35 %lin_frame_addr_8 = getelementptr i8 %lin_frame, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="lin_frame_addr_8"/></StgValue>
</operation>

<operation id="176" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:36 %store_ln223 = store i8 %trunc_ln223, i5 %lin_frame_addr_8

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="177" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:37 %lin_frame_addr_9 = getelementptr i8 %lin_frame, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="lin_frame_addr_9"/></StgValue>
</operation>

<operation id="178" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:38 %store_ln224 = store i8 3, i5 %lin_frame_addr_9

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="179" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:39 %lin_frame_addr_10 = getelementptr i8 %lin_frame, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="lin_frame_addr_10"/></StgValue>
</operation>

<operation id="180" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:40 %store_ln225 = store i8 %EN_cast, i5 %lin_frame_addr_10

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:41 %lin_frame_addr_11 = getelementptr i8 %lin_frame, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="lin_frame_addr_11"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:42 %store_ln226 = store i8 0, i5 %lin_frame_addr_11

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then23:43 %add_ln227 = add i5 %zext_ln210, i5 4

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="5">
<![CDATA[
if.then23:44 %zext_ln227 = zext i5 %add_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:45 %lin_frame_addr_12 = getelementptr i8 %lin_frame, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="lin_frame_addr_12"/></StgValue>
</operation>

<operation id="186" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:46 %store_ln227 = store i8 %zext_ln227, i5 %lin_frame_addr_12

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="187" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:47 %lin_frame_addr_13 = getelementptr i8 %lin_frame, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="lin_frame_addr_13"/></StgValue>
</operation>

<operation id="188" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:48 %store_ln229 = store i8 0, i5 %lin_frame_addr_13

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="189" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6">
<![CDATA[
if.then23:49 %PL_Data_load = load i6 %PL_Data

]]></Node>
<StgValue><ssdm name="PL_Data_load"/></StgValue>
</operation>

<operation id="190" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="6">
<![CDATA[
if.then23:50 %zext_ln230 = zext i6 %PL_Data_load

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="191" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:51 %lin_frame_addr_14 = getelementptr i8 %lin_frame, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="lin_frame_addr_14"/></StgValue>
</operation>

<operation id="192" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:52 %store_ln230 = store i8 %zext_ln230, i5 %lin_frame_addr_14

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="193" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
if.then23:1 %zext_ln206 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="194" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:53 %lin_frame_addr_15 = getelementptr i8 %lin_frame, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="lin_frame_addr_15"/></StgValue>
</operation>

<operation id="195" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:54 %store_ln231 = store i8 0, i5 %lin_frame_addr_15

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then23:55 %lin_frame_addr_16 = getelementptr i8 %lin_frame, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="lin_frame_addr_16"/></StgValue>
</operation>

<operation id="197" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then23:56 %store_ln232 = store i8 %zext_ln206, i5 %lin_frame_addr_16

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
if.then23:57 %counter_lin_0_load = load i32 %counter_lin_0

]]></Node>
<StgValue><ssdm name="counter_lin_0_load"/></StgValue>
</operation>

<operation id="199" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
if.then23:58 %counter_lin_1_load = load i32 %counter_lin_1

]]></Node>
<StgValue><ssdm name="counter_lin_1_load"/></StgValue>
</operation>

<operation id="200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
if.then23:59 %counter_lin_2_load = load i32 %counter_lin_2

]]></Node>
<StgValue><ssdm name="counter_lin_2_load"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
if.then23:60 %counter_lin_3_load = load i32 %counter_lin_3

]]></Node>
<StgValue><ssdm name="counter_lin_3_load"/></StgValue>
</operation>

<operation id="202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
if.then23:61 %counter_lin_4_load = load i32 %counter_lin_4

]]></Node>
<StgValue><ssdm name="counter_lin_4_load"/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
if.then23:62 %counter_lin_5_load = load i32 %counter_lin_5

]]></Node>
<StgValue><ssdm name="counter_lin_5_load"/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
if.then23:63 %counter_lin_6_load = load i32 %counter_lin_6

]]></Node>
<StgValue><ssdm name="counter_lin_6_load"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
if.then23:64 %counter_lin_7_load = load i32 %counter_lin_7

]]></Node>
<StgValue><ssdm name="counter_lin_7_load"/></StgValue>
</operation>

<operation id="206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
if.then23:65 %counter_lin_8_load = load i32 %counter_lin_8

]]></Node>
<StgValue><ssdm name="counter_lin_8_load"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
if.then23:66 %counter_lin_9_load = load i32 %counter_lin_9

]]></Node>
<StgValue><ssdm name="counter_lin_9_load"/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.then23:67 %counter_droped_load = load i32 %counter_droped

]]></Node>
<StgValue><ssdm name="counter_droped_load"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0">
<![CDATA[
if.then23:68 %switch_ln234 = switch i6 %PL_Data_load, void %sw.default, i6 0, void %sw.bb, i6 1, void %sw.bb99, i6 2, void %sw.bb101, i6 3, void %sw.bb103, i6 4, void %sw.bb105, i6 5, void %sw.bb107, i6 6, void %sw.bb109, i6 7, void %sw.bb111, i6 8, void %sw.bb113, i6 9, void %sw.bb115

]]></Node>
<StgValue><ssdm name="switch_ln234"/></StgValue>
</operation>

<operation id="210" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb115:0 %add_ln272 = add i32 %counter_lin_9_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb115:1 %store_ln272 = store i32 %add_ln272, i32 %counter_lin_9

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
sw.bb115:2 %br_ln274 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="213" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb113:0 %add_ln268 = add i32 %counter_lin_8_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb113:1 %store_ln268 = store i32 %add_ln268, i32 %counter_lin_8

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
sw.bb113:2 %br_ln270 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb111:0 %add_ln264 = add i32 %counter_lin_7_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb111:1 %store_ln264 = store i32 %add_ln264, i32 %counter_lin_7

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
sw.bb111:2 %br_ln266 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb109:0 %add_ln260 = add i32 %counter_lin_6_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb109:1 %store_ln260 = store i32 %add_ln260, i32 %counter_lin_6

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
sw.bb109:2 %br_ln262 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="222" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb107:0 %add_ln256 = add i32 %counter_lin_5_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln256"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb107:1 %store_ln256 = store i32 %add_ln256, i32 %counter_lin_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
sw.bb107:2 %br_ln258 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb105:0 %add_ln252 = add i32 %counter_lin_4_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb105:1 %store_ln252 = store i32 %add_ln252, i32 %counter_lin_4

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
sw.bb105:2 %br_ln254 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb103:0 %add_ln248 = add i32 %counter_lin_3_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb103:1 %store_ln248 = store i32 %add_ln248, i32 %counter_lin_3

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
sw.bb103:2 %br_ln250 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb101:0 %add_ln244 = add i32 %counter_lin_2_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln244"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb101:1 %store_ln244 = store i32 %add_ln244, i32 %counter_lin_2

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
sw.bb101:2 %br_ln246 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb99:0 %add_ln240 = add i32 %counter_lin_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln240"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb99:1 %store_ln240 = store i32 %add_ln240, i32 %counter_lin_1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="236" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
sw.bb99:2 %br_ln242 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %add_ln236 = add i32 %counter_lin_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="238" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb:1 %store_ln236 = store i32 %add_ln236, i32 %counter_lin_0

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:2 %br_ln238 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="240" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="!0"/>
<literal name="PL_Data_load" val="!1"/>
<literal name="PL_Data_load" val="!2"/>
<literal name="PL_Data_load" val="!3"/>
<literal name="PL_Data_load" val="!4"/>
<literal name="PL_Data_load" val="!5"/>
<literal name="PL_Data_load" val="!6"/>
<literal name="PL_Data_load" val="!7"/>
<literal name="PL_Data_load" val="!8"/>
<literal name="PL_Data_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.default:0 %add_ln276 = add i32 %counter_droped_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="!0"/>
<literal name="PL_Data_load" val="!1"/>
<literal name="PL_Data_load" val="!2"/>
<literal name="PL_Data_load" val="!3"/>
<literal name="PL_Data_load" val="!4"/>
<literal name="PL_Data_load" val="!5"/>
<literal name="PL_Data_load" val="!6"/>
<literal name="PL_Data_load" val="!7"/>
<literal name="PL_Data_load" val="!8"/>
<literal name="PL_Data_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.default:1 %store_ln276 = store i32 %add_ln276, i32 %counter_droped

]]></Node>
<StgValue><ssdm name="store_ln276"/></StgValue>
</operation>

<operation id="242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PL_Data_load" val="!0"/>
<literal name="PL_Data_load" val="!1"/>
<literal name="PL_Data_load" val="!2"/>
<literal name="PL_Data_load" val="!3"/>
<literal name="PL_Data_load" val="!4"/>
<literal name="PL_Data_load" val="!5"/>
<literal name="PL_Data_load" val="!6"/>
<literal name="PL_Data_load" val="!7"/>
<literal name="PL_Data_load" val="!8"/>
<literal name="PL_Data_load" val="!9"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
sw.default:2 %br_ln278 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:0 %counter_lin_0_loc_0 = phi i32 %counter_lin_0_load, void %sw.default, i32 %counter_lin_0_load, void %sw.bb115, i32 %counter_lin_0_load, void %sw.bb113, i32 %counter_lin_0_load, void %sw.bb111, i32 %counter_lin_0_load, void %sw.bb109, i32 %counter_lin_0_load, void %sw.bb107, i32 %counter_lin_0_load, void %sw.bb105, i32 %counter_lin_0_load, void %sw.bb103, i32 %counter_lin_0_load, void %sw.bb101, i32 %counter_lin_0_load, void %sw.bb99, i32 %add_ln236, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_0_loc_0"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:1 %counter_lin_1_loc_0 = phi i32 %counter_lin_1_load, void %sw.default, i32 %counter_lin_1_load, void %sw.bb115, i32 %counter_lin_1_load, void %sw.bb113, i32 %counter_lin_1_load, void %sw.bb111, i32 %counter_lin_1_load, void %sw.bb109, i32 %counter_lin_1_load, void %sw.bb107, i32 %counter_lin_1_load, void %sw.bb105, i32 %counter_lin_1_load, void %sw.bb103, i32 %counter_lin_1_load, void %sw.bb101, i32 %add_ln240, void %sw.bb99, i32 %counter_lin_1_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_1_loc_0"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:2 %counter_lin_2_loc_0 = phi i32 %counter_lin_2_load, void %sw.default, i32 %counter_lin_2_load, void %sw.bb115, i32 %counter_lin_2_load, void %sw.bb113, i32 %counter_lin_2_load, void %sw.bb111, i32 %counter_lin_2_load, void %sw.bb109, i32 %counter_lin_2_load, void %sw.bb107, i32 %counter_lin_2_load, void %sw.bb105, i32 %counter_lin_2_load, void %sw.bb103, i32 %add_ln244, void %sw.bb101, i32 %counter_lin_2_load, void %sw.bb99, i32 %counter_lin_2_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_2_loc_0"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:3 %counter_lin_3_loc_0 = phi i32 %counter_lin_3_load, void %sw.default, i32 %counter_lin_3_load, void %sw.bb115, i32 %counter_lin_3_load, void %sw.bb113, i32 %counter_lin_3_load, void %sw.bb111, i32 %counter_lin_3_load, void %sw.bb109, i32 %counter_lin_3_load, void %sw.bb107, i32 %counter_lin_3_load, void %sw.bb105, i32 %add_ln248, void %sw.bb103, i32 %counter_lin_3_load, void %sw.bb101, i32 %counter_lin_3_load, void %sw.bb99, i32 %counter_lin_3_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_3_loc_0"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:4 %counter_lin_4_loc_0 = phi i32 %counter_lin_4_load, void %sw.default, i32 %counter_lin_4_load, void %sw.bb115, i32 %counter_lin_4_load, void %sw.bb113, i32 %counter_lin_4_load, void %sw.bb111, i32 %counter_lin_4_load, void %sw.bb109, i32 %counter_lin_4_load, void %sw.bb107, i32 %add_ln252, void %sw.bb105, i32 %counter_lin_4_load, void %sw.bb103, i32 %counter_lin_4_load, void %sw.bb101, i32 %counter_lin_4_load, void %sw.bb99, i32 %counter_lin_4_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_4_loc_0"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:5 %counter_lin_5_loc_0 = phi i32 %counter_lin_5_load, void %sw.default, i32 %counter_lin_5_load, void %sw.bb115, i32 %counter_lin_5_load, void %sw.bb113, i32 %counter_lin_5_load, void %sw.bb111, i32 %counter_lin_5_load, void %sw.bb109, i32 %add_ln256, void %sw.bb107, i32 %counter_lin_5_load, void %sw.bb105, i32 %counter_lin_5_load, void %sw.bb103, i32 %counter_lin_5_load, void %sw.bb101, i32 %counter_lin_5_load, void %sw.bb99, i32 %counter_lin_5_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_5_loc_0"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:6 %counter_lin_6_loc_0 = phi i32 %counter_lin_6_load, void %sw.default, i32 %counter_lin_6_load, void %sw.bb115, i32 %counter_lin_6_load, void %sw.bb113, i32 %counter_lin_6_load, void %sw.bb111, i32 %add_ln260, void %sw.bb109, i32 %counter_lin_6_load, void %sw.bb107, i32 %counter_lin_6_load, void %sw.bb105, i32 %counter_lin_6_load, void %sw.bb103, i32 %counter_lin_6_load, void %sw.bb101, i32 %counter_lin_6_load, void %sw.bb99, i32 %counter_lin_6_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_6_loc_0"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:7 %counter_lin_7_loc_0 = phi i32 %counter_lin_7_load, void %sw.default, i32 %counter_lin_7_load, void %sw.bb115, i32 %counter_lin_7_load, void %sw.bb113, i32 %add_ln264, void %sw.bb111, i32 %counter_lin_7_load, void %sw.bb109, i32 %counter_lin_7_load, void %sw.bb107, i32 %counter_lin_7_load, void %sw.bb105, i32 %counter_lin_7_load, void %sw.bb103, i32 %counter_lin_7_load, void %sw.bb101, i32 %counter_lin_7_load, void %sw.bb99, i32 %counter_lin_7_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_7_loc_0"/></StgValue>
</operation>

<operation id="251" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:8 %counter_lin_8_loc_0 = phi i32 %counter_lin_8_load, void %sw.default, i32 %counter_lin_8_load, void %sw.bb115, i32 %add_ln268, void %sw.bb113, i32 %counter_lin_8_load, void %sw.bb111, i32 %counter_lin_8_load, void %sw.bb109, i32 %counter_lin_8_load, void %sw.bb107, i32 %counter_lin_8_load, void %sw.bb105, i32 %counter_lin_8_load, void %sw.bb103, i32 %counter_lin_8_load, void %sw.bb101, i32 %counter_lin_8_load, void %sw.bb99, i32 %counter_lin_8_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_8_loc_0"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:9 %counter_lin_9_loc_0 = phi i32 %counter_lin_9_load, void %sw.default, i32 %add_ln272, void %sw.bb115, i32 %counter_lin_9_load, void %sw.bb113, i32 %counter_lin_9_load, void %sw.bb111, i32 %counter_lin_9_load, void %sw.bb109, i32 %counter_lin_9_load, void %sw.bb107, i32 %counter_lin_9_load, void %sw.bb105, i32 %counter_lin_9_load, void %sw.bb103, i32 %counter_lin_9_load, void %sw.bb101, i32 %counter_lin_9_load, void %sw.bb99, i32 %counter_lin_9_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_lin_9_loc_0"/></StgValue>
</operation>

<operation id="253" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:10 %counter_droped_loc_0 = phi i32 %add_ln276, void %sw.default, i32 %counter_droped_load, void %sw.bb115, i32 %counter_droped_load, void %sw.bb113, i32 %counter_droped_load, void %sw.bb111, i32 %counter_droped_load, void %sw.bb109, i32 %counter_droped_load, void %sw.bb107, i32 %counter_droped_load, void %sw.bb105, i32 %counter_droped_load, void %sw.bb103, i32 %counter_droped_load, void %sw.bb101, i32 %counter_droped_load, void %sw.bb99, i32 %counter_droped_load, void %sw.bb

]]></Node>
<StgValue><ssdm name="counter_droped_loc_0"/></StgValue>
</operation>

<operation id="254" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:11 %write_ln281 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_0_received, i32 %counter_lin_0_loc_0

]]></Node>
<StgValue><ssdm name="write_ln281"/></StgValue>
</operation>

<operation id="255" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:12 %write_ln282 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_1_received, i32 %counter_lin_1_loc_0

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>

<operation id="256" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:13 %write_ln283 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_2_received, i32 %counter_lin_2_loc_0

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:14 %write_ln284 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_3_received, i32 %counter_lin_3_loc_0

]]></Node>
<StgValue><ssdm name="write_ln284"/></StgValue>
</operation>

<operation id="258" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:15 %write_ln285 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_4_received, i32 %counter_lin_4_loc_0

]]></Node>
<StgValue><ssdm name="write_ln285"/></StgValue>
</operation>

<operation id="259" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:16 %write_ln286 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_5_received, i32 %counter_lin_5_loc_0

]]></Node>
<StgValue><ssdm name="write_ln286"/></StgValue>
</operation>

<operation id="260" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:17 %write_ln287 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_6_received, i32 %counter_lin_6_loc_0

]]></Node>
<StgValue><ssdm name="write_ln287"/></StgValue>
</operation>

<operation id="261" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:18 %write_ln288 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_7_received, i32 %counter_lin_7_loc_0

]]></Node>
<StgValue><ssdm name="write_ln288"/></StgValue>
</operation>

<operation id="262" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:19 %write_ln289 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_8_received, i32 %counter_lin_8_loc_0

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="263" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:20 %write_ln290 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_9_received, i32 %counter_lin_9_loc_0

]]></Node>
<StgValue><ssdm name="write_ln290"/></StgValue>
</operation>

<operation id="264" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:21 %write_ln291 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_dropped, i32 %counter_droped_loc_0

]]></Node>
<StgValue><ssdm name="write_ln291"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
sw.epilog:22 %internal_lin_counter_load = load i32 %internal_lin_counter

]]></Node>
<StgValue><ssdm name="internal_lin_counter_load"/></StgValue>
</operation>

<operation id="266" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.epilog:23 %add_ln294 = add i32 %internal_lin_counter_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="267" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.epilog:24 %store_ln294 = store i32 %add_ln294, i32 %internal_lin_counter

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog:25 %write_ln295 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln294

]]></Node>
<StgValue><ssdm name="write_ln295"/></StgValue>
</operation>

<operation id="269" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
sw.epilog:26 %call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="4" op_2_bw="0">
<![CDATA[
sw.epilog:27 %store_ln297 = store i1 0, i4 %PLIN_Ctrl_run_state_addr

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="271" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
sw.epilog:26 %call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>

<operation id="272" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln198" val="0"/>
<literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog:28 %br_ln298 = br void %if.end123

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
<literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
if.end123:0 %br_ln299 = br void %if.end124

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
if.end124:0 %br_ln0 = br void %if.end125

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp><and_exp><literal name="PLIN_Ctrl_run_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
if.end125:0 %br_ln301 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
cleanup:0 %ret_ln301 = ret

]]></Node>
<StgValue><ssdm name="ret_ln301"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
