# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 76
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:7.1-41.10"
module \macc
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  attribute \unused_bits "40"
  wire width 41 $auto$expression.cpp:456:import_operation$3
  wire width 32 $auto$expression.cpp:500:import_operation$1
  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a
  attribute \init 16'0000000000000000
  attribute \reg 1
  attribute \src "dut.sv:13.25-13.34"
  wire width 16 signed \a_reg
  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out
  attribute \init 40'0000000000000000000000000000000000000000
  attribute \reg 1
  attribute \src "dut.sv:16.26-16.39"
  wire width 40 signed \adder_out
  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b
  attribute \init 16'0000000000000000
  attribute \reg 1
  attribute \src "dut.sv:13.36-13.45"
  wire width 16 signed \b_reg
  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \init 0
  attribute \reg 1
  attribute \src "dut.sv:15.27-15.39"
  wire width 32 signed \mult_reg
  attribute \reg 1
  attribute \src "dut.sv:16.41-16.51"
  wire width 40 signed \old_result
  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload
  attribute \init 1'0
  attribute \reg 1
  attribute \src "dut.sv:14.5-14.18"
  wire \sload_reg
  cell $add $auto$expression.cpp:470:import_operation$4
    parameter \A_SIGNED 1
    parameter \A_WIDTH 40
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \old_result
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:456:import_operation$3
  end
  cell $mul $auto$expression.cpp:517:import_operation$2
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $auto$expression.cpp:500:import_operation$1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dffe $auto$ff.cc:266:slice$71
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \a
    connect \EN \ce
    connect \Q \a_reg
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dffe $auto$ff.cc:266:slice$72
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 40
    connect \CLK \clk
    connect \D $auto$expression.cpp:456:import_operation$3 [39:0]
    connect \EN \ce
    connect \Q \adder_out
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dffe $auto$ff.cc:266:slice$73
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \b
    connect \EN \ce
    connect \Q \b_reg
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dffe $auto$ff.cc:266:slice$74
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $auto$expression.cpp:500:import_operation$1
    connect \EN \ce
    connect \Q \mult_reg
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  cell $dffe $auto$ff.cc:266:slice$75
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sload
    connect \EN \ce
    connect \Q \sload_reg
  end
  attribute \full_case 1
  attribute \src "dut.sv:18.2-24.27"
  cell $mux $procmux$54
    parameter \WIDTH 40
    connect \A \adder_out
    connect \B 40'0000000000000000000000000000000000000000
    connect \S \sload_reg
    connect \Y \old_result
  end
  connect \accum_out \adder_out
end
