{"vcs1":{"timestamp_begin":1730030287.275768463, "rt":1.77, "ut":0.70, "st":0.28}}
{"vcselab":{"timestamp_begin":1730030289.130444121, "rt":1.15, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1730030290.362583385, "rt":0.38, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730030286.583945002}
{"VCS_COMP_START_TIME": 1730030286.583945002}
{"VCS_COMP_END_TIME": 1730030291.983711451}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332888}}
{"stitch_vcselab": {"peak_mem": 231620}}
