C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "top.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.vm   -freq 100.000   -tcl  C:\Users\Public\Documents\Libero\Solution\Libero_Project\designer\top\synthesis.fdc  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_prem.srd  -sap  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.sap  -otap  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.tap  -omap  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.map  -devicelib  C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v  -sap  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.sap  -ologparam  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\syntmp\top.plg  -osyn  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\top.srm  -prjdir  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\  -prjname  top_syn  -log  C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -seqshift_to_uram 1 -rom_map_logic 1 -polarfire_ram_init 1 -overilog "top.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib ..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v -sap ..\top.sap -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:246
file:..\scratchproject.prs|io:o|time:1584153008|size:60570|exec:0|csum:
file:..\top.vm|io:o|time:1584153387|size:17283660|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1584153007|size:6987|exec:0|csum:763495293D7B2B67C80345E81D749F55
file:..\synwork\top_prem.srd|io:i|time:1584153139|size:15408326|exec:0|csum:98EE4E164DBCC8043C8EEAA4AA2F0FDE
file:..\top.sap|io:o|time:1584153149|size:55271|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1584153395|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v|io:i|time:1562075649|size:43688|exec:0|csum:6F5FCBFDAEA5BCE24BA1D3268399A45A
file:..\top.sap|io:o|time:1584153149|size:55271|exec:0|csum:
file:top.plg|io:o|time:1584153395|size:6317|exec:0|csum:
file:..\top.srm|io:o|time:1584153378|size:52387|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1584153395|size:604745|exec:0|csum:
file:..\..\..\..\..\..\..\..\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\m_generic.exe|io:i|time:1562075633|size:38000640|exec:1|csum:A6C484326238892E1A273F6F2DDDDE7F
