<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cab6ae0226974d6969a0259da7da0ae7.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef STM32H7xx_LL_ADC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define STM32H7xx_LL_ADC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx_8h.html">stm32h7xx.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Internal mask for ADC calibration:                                         */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* Internal register offset for ADC calibration factors configuration */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* To select into literals LL_ADC_CALIB_OFFSET, LL_ADC_CALIB_LINEARITY, ...   */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* the relevant bits for:                                                     */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* (concatenation of multiple bits used in different registers)               */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* - ADC calibration configuration: configuration before calibration start    */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* - ADC calibration factors: register offset                                 */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define ADC_CALIB_FACTOR_OFFSET_REGOFFSET    (0x00000000UL) </span><span class="comment">/* Register CALFACT defined as reference register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define ADC_CALIB_FACTOR_LINEARITY_REGOFFSET (0x00000001UL) </span><span class="comment">/* Register CALFACT2 offset vs register CALFACT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define ADC_CALIB_FACTOR_REGOFFSET_MASK      (ADC_CALIB_FACTOR_OFFSET_REGOFFSET | ADC_CALIB_FACTOR_LINEARITY_REGOFFSET)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define ADC_CALIB_MODE_MASK                  (ADC_CR_ADCALLIN)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define ADC_CALIB_MODE_BINARY_MASK           (ADC_CALIB_FACTOR_REGOFFSET_MASK) </span><span class="comment">/* Mask to get binary value of calibration mode: 0 for offset, 1 for linearity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* - sequencer register offset                                                */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define ADC_SQR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_SQR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define ADC_SQR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define ADC_SQR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define ADC_SQRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_SQRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR1_SQ1&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (12UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR1_SQ2&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (18UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR1_SQ3&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (24UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR1_SQ4&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ( 0UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR2_SQ5&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR2_SQ6&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (12UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR2_SQ7&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (18UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR2_SQ8&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (24UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR2_SQ9&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR3_SQ10&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR3_SQ11&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR3_SQ12&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR3_SQ13&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR3_SQ14&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR4_SQ15&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_SQR4_SQ16&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* - data register offset                                                     */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* Internal register offset for ADC group injected data register */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define ADC_JDR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define ADC_JDR2_REGOFFSET                 (0x00000100UL)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define ADC_JDR3_REGOFFSET                 (0x00000200UL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define ADC_JDR4_REGOFFSET                 (0x00000300UL)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define ADC_JDRX_REGOFFSET_POS             (8UL) </span><span class="comment">/* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_JDRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* Definition of ADC group injected sequencer bits information to be inserted */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* into ADC group injected sequencer ranks literals definition.               */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* - regular trigger source                                                   */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* - regular trigger edge                                                     */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTSEL) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">                                             ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                             ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                                             ((ADC_CFGR_EXTSEL)                            &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR_EXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_CFGR_EXTSEL&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_CFGR_EXTEN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* Internal mask for ADC group injected trigger:                              */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* - injected trigger source                                                  */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* - injected trigger edge                                                    */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTSEL) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                            ((ADC_JSQR_JEXTSEL)                             &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE &amp; ADC_JSQR_JEXTEN) &lt;&lt; (4U * 0UL)) | \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1UL)) | \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2UL)) | \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3UL))  )</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/* Definition of ADC group injected trigger bits information.                 */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ( 2UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_JSQR_JEXTSEL&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ( 6UL) </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_JSQR_JEXTEN&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">/* - channel identifier defined by bitfield                                   */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)</span><span class="comment">/* Value equivalent to bitfield &quot;ADC_CHANNEL_ID_NUMBER_MASK&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; [Position of bitfield &quot;ADC_CHANNEL_NUMBER_MASK&quot; in register]) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define ADC_SMPR1_REGOFFSET                (0x00000000UL)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define ADC_SMPR2_REGOFFSET                (0x02000000UL)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define ADC_SMPRX_REGOFFSET_POS            (25UL) </span><span class="comment">/* Position of bits ADC_SMPRx_REGOFFSET in ADC_CHANNEL_SMPRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           </span><span class="comment">/* Value equivalent to bitfield &quot;ADC_CHANNEL_SMPx_BITOFFSET_MASK&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               (0x00000000UL)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                                ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                            ADC_CFGR_AWD1CH_1                    )</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                            ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR_AWD1CH_2                                        )</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR_AWD1CH_2                     | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1                    )</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR_AWD1CH_3                                                            )</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR_AWD1CH_3                                         | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR_AWD1CH_3                     | ADC_CFGR_AWD1CH_1                    )</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR_AWD1CH_3                     | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2                                        )</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2                     | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1                    )</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4                                                                                )</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4                                                             | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4                                         | ADC_CFGR_AWD1CH_1                    )</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define ADC_CHANNEL_19_NUMBER              (ADC_CFGR_AWD1CH_4                                         | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define ADC_CHANNEL_19_BITFIELD            (ADC_AWD2CR_AWD2CH_19)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP0&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP1&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP2&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP3&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP4&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP5&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP6&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP7&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP8&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR1_SMP9&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP10&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP11&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP12&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP13&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP14&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP15&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP16&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP17&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP18&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define ADC_CHANNEL_19_SMP                 (ADC_SMPR2_REGOFFSET | ((27UL) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to bitfield &quot;ADC_SMPR2_SMP19&quot; position in register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* Internal mask for ADC mode single or differential ended:                   */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* the relevant bits for:                                                     */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/* (concatenation of multiple bits used in different registers)               */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/* - ADC calibration: calibration start, calibration factor get or set        */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* - ADC channels: set each ADC channel ending mode                           */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) </span><span class="comment">/* Equivalent to ADC_DIFSEL_DIFSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) </span><span class="comment">/* Bits chosen to perform of shift when single mode is selected, shift value out of channels bits range. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL)                           </span><span class="comment">/* Selection of 1 bit to discriminate differential mode: mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)                                   </span><span class="comment">/* Selection of 1 bit to discriminate differential mode: position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) </span><span class="comment">/* Shift of bit ADC_SINGLEDIFF_CALIB_F_BIT_D to position to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/*   selection on groups.                                                     */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_POS          (20UL) </span><span class="comment">/* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_AWD_CRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)     </span><span class="comment">/* Position of bits ADC_TRx_REGOFFSET in ADC_AWD_TRX_REGOFFSET_MASK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   </span><span class="comment">/* Selection of 1 bit to discriminate threshold high: mask of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           </span><span class="comment">/* Selection of 1 bit to discriminate threshold high: position of bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) </span><span class="comment">/* Shift of bit ADC_AWD_TRX_BIT_HIGH to position to perform a shift of 4 ranks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/* Register offset gap between AWD1 and AWD2-AWD3 thresholds registers */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/* (Set separately as ADC_AWD_TRX_REGOFFSET to spare 32 bits space */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define ADC_AWD_TR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define ADC_AWD_TR12_REGOFFSETGAP_VAL      (0x00000022UL)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* Legacy literals */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_ADC_AWD1_TR                      LL_ADC_AWD1</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_ADC_AWD2_TR                      LL_ADC_AWD2</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define LL_ADC_AWD3_TR                      LL_ADC_AWD3</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/* Internal mask for ADC offset:                                              */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/* Internal register offset for ADC offset number configuration */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define ADC_OFR1_REGOFFSET                 (0x00000000UL)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define ADC_OFR2_REGOFFSET                 (0x00000001UL)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define ADC_OFR3_REGOFFSET                 (0x00000002UL)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define ADC_OFR4_REGOFFSET                 (0x00000003UL)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define ADC_CFGR_RES_BITOFFSET_POS_ADC3    (ADC3_CFGR_RES_Pos)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/* ADC registers bits groups */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) </span><span class="comment">/* ADC register CR bits with HW property &quot;rs&quot;: Software can read as well as set this bit. Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/* ADC internal channels related definitions */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">/* Internal voltage reference VrefInt */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#if defined(ADC_VER_V5_3)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x8fff810UL))  </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                                                                        <span class="comment">/* Address related to STM32H7A3 */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#else </span><span class="comment">/* ADC_VER_V5_90 || ADC_VER_V5_X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FF1E860UL)) </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define VREFINT_CAL_VREF                   (3300UL)                     </span><span class="comment">/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">/* Temperature sensor */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#if defined(ADC_VER_V5_3)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x8fff814UL))  </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32H7, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x8fff818UL))  </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32H7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>                                                                        <span class="comment">/* Addresses related to STM32H7A3 */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#else </span><span class="comment">/* ADC_VER_V5_90 || ADC_VER_V5_X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FF1E820UL)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32H7, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FF1E840UL)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32H7, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (30L)                        </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (110L)                       </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          (3300UL)                     </span><span class="comment">/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/* Registers addresses with ADC linearity calibration content (programmed during device production, specific to each device) */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_1_ADDR ((uint32_t*) (0x1FF1EC00UL))</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_2_ADDR ((uint32_t*) (0x1FF1EC04UL))</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_3_ADDR ((uint32_t*) (0x1FF1EC08UL))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_4_ADDR ((uint32_t*) (0x1FF1EC0CUL))</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_5_ADDR ((uint32_t*) (0x1FF1EC10UL))</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_6_ADDR ((uint32_t*) (0x1FF1EC14UL))</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define ADC_LINEAR_CALIB_REG_COUNT  (6UL)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor"> ((__IO uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2UL))))</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>{</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  uint32_t CommonClock;                 </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  uint32_t Multimode;                   </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  uint32_t MultiDMATransfer;            </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  uint32_t MultiTwoSamplingDelay;       </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>} LL_ADC_CommonInitTypeDef;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>{</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  uint32_t Resolution;                  </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  uint32_t LeftBitShift;                </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  uint32_t LowPowerMode;                </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  uint32_t ContinuousMode;              </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  uint32_t DataTransferMode;            </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  uint32_t Overrun;                     </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  uint32_t SequencerLength;             </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  uint32_t SequencerDiscont;            </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  uint32_t TrigAuto;                    </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>} LL_ADC_INJ_InitTypeDef;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    </span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000UL) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001UL) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                                    </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1                   )                 </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0)                 </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                                        </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)         </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)       </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define LL_ADC_BOOST_MODE_6MHZ25   (0x00000000UL)                                            </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define LL_ADC_BOOST_MODE_12MHZ5   (                                        ADC_CR_BOOST_0)  </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define LL_ADC_BOOST_MODE_20MHZ    (                       ADC_CR_BOOST_1                 )  </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define LL_ADC_BOOST_MODE_25MHZ    ((ADC_CR_BOOST_0 &lt;&lt;2) | ADC_CR_BOOST_1                 )  </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define LL_ADC_BOOST_MODE_50MHZ    ((ADC_CR_BOOST_0 &lt;&lt;2) | ADC_CR_BOOST_1 | ADC_CR_BOOST_0)  </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define LL_ADC_CALIB_OFFSET                (ADC_CALIB_FACTOR_OFFSET_REGOFFSET)                      </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY             (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET)                   </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_ADC_CALIB_OFFSET_LINEARITY      (ADC_CALIB_FACTOR_LINEARITY_REGOFFSET | ADC_CR_ADCALLIN) </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD1       (ADC_CR_LINCALRDYW1)    </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD2       (ADC_CR_LINCALRDYW2)    </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD3       (ADC_CR_LINCALRDYW3)    </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD4       (ADC_CR_LINCALRDYW4)    </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD5       (ADC_CR_LINCALRDYW5)    </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define LL_ADC_CALIB_LINEARITY_WORD6       (ADC_CR_LINCALRDYW6)    </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_ADC_RESOLUTION_16B              (0x00000000UL)                                      </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_ADC_RESOLUTION_14B              (                                  ADC_CFGR_RES_0)  </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              (                 ADC_CFGR_RES_1                 )  </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_1 | ADC_CFGR_RES_0)  </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#if defined (ADC_VER_V5_X)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define LL_ADC_RESOLUTION_14B_OPT          (ADC_CFGR_RES_2 |                  ADC_CFGR_RES_0)  </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B_OPT          (ADC_CFGR_RES_2 | ADC_CFGR_RES_1                 )  </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#if defined (ADC_VER_V5_3) || defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_2|ADC_CFGR_RES_1 | ADC_CFGR_RES_0) </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_2                                ) </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC3_CFGR_RES_1 | ADC3_CFGR_RES_0)   </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC3_CFGR_ALIGN)       </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_NONE  (0x00000000UL)                                                                       </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_1     (ADC_CFGR2_LSHIFT_0)                                                                 </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_2     (ADC_CFGR2_LSHIFT_1)                                                                 </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_3     (ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0)                                            </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_4     (ADC_CFGR2_LSHIFT_2)                                                                 </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_5     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0)                                            </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_6     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1)                                            </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_7     (ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0)                       </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_8     (ADC_CFGR2_LSHIFT_3)                                                                 </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_9     (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_0)                                            </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_10    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1)                                            </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_11    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0)                       </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_12    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2)                                            </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_13    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_0)                       </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_14    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1)                       </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_ADC_LEFT_BIT_SHIFT_15    (ADC_CFGR2_LSHIFT_3 | ADC_CFGR2_LSHIFT_2 | ADC_CFGR2_LSHIFT_1 | ADC_CFGR2_LSHIFT_0)  </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define LL_ADC_LP_MODE_NONE                (0x00000000UL)                      </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)                   </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE   (0x00000000UL)   </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE    (ADC_OFR1_SSATE) </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#define LL_ADC_OFFSET_RSHIFT_DISABLE   (0x00000000UL)      </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define LL_ADC_OFFSET_RSHIFT_ENABLE    (ADC_CFGR2_RSHIFT1) </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)           </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC3_OFR1_SATEN)        </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_ADC_OFFSET_ENABLE               (ADC3_OFR1_OFFSET1_EN)  </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)        </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC3_OFR1_OFFSETPOS) </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               (0x00000001UL) </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_ADC_GROUP_INJECTED              (0x00000002UL) </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL) </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNEL_0_BITFIELD ) </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNEL_1_BITFIELD ) </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNEL_2_BITFIELD ) </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNEL_3_BITFIELD ) </span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNEL_4_BITFIELD ) </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNEL_5_BITFIELD ) </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNEL_6_BITFIELD ) </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNEL_7_BITFIELD ) </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNEL_8_BITFIELD ) </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNEL_9_BITFIELD ) </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNEL_10_BITFIELD) </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNEL_11_BITFIELD) </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNEL_12_BITFIELD) </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNEL_13_BITFIELD) </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNEL_14_BITFIELD) </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNEL_15_BITFIELD) </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNEL_16_BITFIELD) </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNEL_17_BITFIELD) </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNEL_18_BITFIELD) </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define LL_ADC_CHANNEL_19                  (ADC_CHANNEL_19_NUMBER | ADC_CHANNEL_19_SMP | ADC_CHANNEL_19_BITFIELD) </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_19 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_19 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH1_ADC2        (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC1CH2_ADC2        (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#if defined(DAC2)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define LL_ADC_CHANNEL_DAC2CH1_ADC2        (LL_ADC_CHANNEL_15 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE          (0x00000000UL)                                                                                                    </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1      (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                                                   </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2      (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                               </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3      (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                               </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2      (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO     (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                               </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11   (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO     (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2    (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                               </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2    (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO    (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH4      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_HRTIM_TRG1    (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                               </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_HRTIM_TRG3    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_LPTIM1_OUT    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_LPTIM2_OUT    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_LPTIM3_OUT    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">#if defined (TIM23)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM23_TRGO    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#endif </span><span class="comment">/* TIM23 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#if defined (TIM24)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM24_TRGO    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#endif </span><span class="comment">/* TIM24 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR_EXTEN_0)   </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1                   )   </span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)        </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC3_CFGR2_BULB)     </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC3_CFGR2_SMPTRIG)  </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)         </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define LL_ADC_REG_DR_TRANSFER             (0x00000000UL)                        </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                   ADC_CFGR_DMNGT_0) </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMNGT_1 | ADC_CFGR_DMNGT_0) </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define LL_ADC_REG_DFSDM_TRANSFER          (ADC_CFGR_DMNGT_1                   ) </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define LL_ADC3_REG_DMA_TRANSFER_NONE       (0x00000000UL)                        </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define LL_ADC3_REG_DMA_TRANSFER_LIMITED    (                  ADC3_CFGR_DMAEN)    </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define LL_ADC3_REG_DMA_TRANSFER_UNLIMITED  (ADC3_CFGR_DMACFG | ADC3_CFGR_DMAEN)    </span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)      </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                                              </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                                               </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                               ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                          ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                     ADC_CFGR_DISCNUM_1                      | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                     ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2                                           | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2                      | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1                      | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                                                                                         </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                                        </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                   </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                   </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                   </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                   </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                            </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2     (ADC_JSQR_JEXTSEL_4 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                                                   </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                              </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_LPTIM1_OUT     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                              </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_LPTIM2_OUT     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_LPTIM3_OUT     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                              </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM23_TRGO     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM24_TRGO     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)         </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)       </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)         </span><span class="comment">/* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue maintains the last context active perpetually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)         </span><span class="comment">/* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue is empty and injected group triggers are disabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS)       </span><span class="comment">/* Group injected sequence context queue is disabled: only 1 sequence can be configured and is active perpetually. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)         </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN)     </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       (0x00000000UL)                                              </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_2CYCLES_5      (                                        ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_8CYCLES_5      (                    ADC_SMPR2_SMP10_1                    ) </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_16CYCLES_5     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_32CYCLES_5     (ADC_SMPR2_SMP10_2                                        ) </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_64CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_387CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                    ) </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_810CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_2CYCLES_5      (0x00000000UL)                                              </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_6CYCLES_5      (                                        ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_12CYCLES_5     (                    ADC_SMPR2_SMP10_1                    ) </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_24CYCLES_5     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_47CYCLES_5     (ADC_SMPR2_SMP10_2                                        ) </span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_92CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_247CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                    ) </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_ADC3_640CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                                                                      </span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                                    | ADC_CFGR_AWD1EN                   ) </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JAWD1EN                                     ) </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN                   ) </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_REG          ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_INJ          ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_19_REG_INJ      ((LL_ADC_CHANNEL_19 &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR    &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK)                    | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN                   | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (0x1UL)                     </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (0x0UL)                     </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                                                   </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_2SAMPLES      (                                          ADC3_TR1_AWDFILT_0)   </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_3SAMPLES      (                     ADC3_TR1_AWDFILT_1                     )   </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_4SAMPLES      (                     ADC3_TR1_AWDFILT_1 | ADC3_TR1_AWDFILT_0)   </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC3_TR1_AWDFILT_2                                          )   </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC3_TR1_AWDFILT_2 |                      ADC3_TR1_AWDFILT_0)   </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC3_TR1_AWDFILT_2 | ADC3_TR1_AWDFILT_1                     )   </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC3_TR1_AWDFILT_2 | ADC3_TR1_AWDFILT_1 | ADC3_TR1_AWDFILT_0)   </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_ROVSE) </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM |                   ADC_CFGR2_ROVSE) </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJECTED            (                  ADC_CFGR2_JOVSE                  ) </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (                  ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define LL_ADC_OVS_REG_CONT                (0x00000000UL)         </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)      </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                                               </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_4                 (                                        ADC3_CFGR2_OVSR_0)  </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_8                 (                    ADC3_CFGR2_OVSR_1                    )  </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_16                (                    ADC3_CFGR2_OVSR_1 | ADC3_CFGR2_OVSR_0)  </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_32                (ADC3_CFGR2_OVSR_2                                        )  </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_64                (ADC3_CFGR2_OVSR_2                     | ADC3_CFGR2_OVSR_0)  </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_128               (ADC3_CFGR2_OVSR_2 | ADC3_CFGR2_OVSR_1                    )  </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define LL_ADC_OVS_RATIO_256               (ADC3_CFGR2_OVSR_2 | ADC3_CFGR2_OVSR_1 | ADC3_CFGR2_OVSR_0)  </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                                              </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                         ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1                   ) </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                                      ) </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1                   ) </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                                         ) </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_9           (ADC_CFGR2_OVSS_3                                       | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_10          (ADC_CFGR2_OVSS_3                    | ADC_CFGR2_OVSS_1                   ) </span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define LL_ADC_OVS_SHIFT_RIGHT_11          (ADC_CFGR2_OVSS_3                    | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) </span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                                                      </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1                 ) </span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1                 ) </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                      </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_RES_32_10B      (ADC_CCR_DAMDF_1                  ) </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define LL_ADC_MULTI_REG_DMA_RES_8B          (ADC_CCR_DAMDF_1 | ADC_CCR_DAMDF_0) </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5           (0x00000000UL)                                                          </span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5          (                                                      ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5          (                                    ADC_CCR_DELAY_1                  ) </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5          (                                    ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5_8_BITS   (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5          (                  ADC_CCR_DELAY_2                                    ) </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5_10_BITS  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES            (ADC_CCR_DELAY_3                                                      ) </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5          (                  ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5_12_BITS  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5          (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES            (ADC_CCR_DELAY_3                                                      ) </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES            (ADC_CCR_DELAY_3                                                      ) </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) </span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/*       STM32 series:                                                         */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">/*       - ADC calibration time: maximum delay is 16384/fADC.                   */</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">/*         cycles                                                             */</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">/* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">/* parameter &quot;tADCVREG_STUP&quot;).                                                */</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL)  </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">/* parameter &quot;ts_vrefint&quot;).                                                   */</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       (5UL)  </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">/* parameter &quot;tSTART_RUN&quot;).                                                   */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    ( 26UL)  </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">/* Note: On this STM32 series, a minimum number of ADC clock cycles            */</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (  4UL)  </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">/* Fixed timeout value for ADC linearity word bit set/clear delay.                         */</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">/* Values defined to be higher than worst cases: low clock frequency,                      */</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">/* maximum prescalers.                                                                     */</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">/* Ex of profile low frequency : f_ADC at 4,577 Khz (minimum value                         */</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">/* according to Data sheet), linearity set/clear bit delay MAX = 6 / f_ADC + 3 cycles AHB  */</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">/*           6 / 4577 = 1,311ms                                                            */</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">/* At maximum CPU speed (400 MHz), this means                                              */</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">/*    3.58 * 400 MHz = 524400 CPU cycles                                                   */</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#define ADC_LINEARITY_BIT_TOGGLE_TIMEOUT         (524400UL)      </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define __LL_ADC12_RESOLUTION_TO_ADC3(__ADC_RESOLUTION__)                      \</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">         (                                                                     \</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">           ((__ADC_RESOLUTION__) == LL_ADC_RESOLUTION_12B)                     \</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">            ?(0x00000000UL)                                                    \</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">             :                                                                 \</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">             ((__ADC_RESOLUTION__) == LL_ADC_RESOLUTION_10B)                   \</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">               ?(ADC_CFGR_RES_0)                                               \</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">                :                                                              \</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">                ((__ADC_RESOLUTION__) == LL_ADC_RESOLUTION_8B)                 \</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">                  ?(ADC_CFGR_RES_1)                                            \</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">                   :                                                           \</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">                   ((__ADC_RESOLUTION__) == LL_ADC_RESOLUTION_6B)              \</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">                     ?((ADC_CFGR_RES_2|ADC_CFGR_RES_1 | ADC_CFGR_RES_0))       \</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">                       :(0x00000000UL)                                         \</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">         )</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                 \</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">    ? (                                                                                    \</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">      )                                                                                    \</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">      :                                                                                    \</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">      (                                                                                    \</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">       (uint32_t)POSITION_VAL((__CHANNEL__))                                               \</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">      )                                                                                    \</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                  \</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9UL)                                                                            \</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">    ? (                                                                                                 \</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |          \</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                             |          \</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))           \</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">      )                                                                                                 \</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">      :                                                                                                 \</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">      (                                                                                                 \</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                      | \</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">       (ADC_AWD2CR_AWD2CH_0 &lt;&lt; (__DECIMAL_NB__))                                                      | \</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))  \</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">      )                                                                                                 \</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span> </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span> </div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">  ((((__ADC_INSTANCE__) == ADC2)                                               \</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">    &amp;&amp;(                                                                        \</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                       \</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                          \</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">   ||                                                                          \</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">   (((__ADC_INSTANCE__) == ADC3)                                               \</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">    &amp;&amp;(                                                                        \</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">  ((((__ADC_INSTANCE__) == ADC2)                                               \</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">    &amp;&amp;(                                                                        \</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                       \</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2) ||                       \</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="preprocessor">   )                                                                           \</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">    ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                        \</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="preprocessor">      :                                                                                                   \</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">       ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                    \</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">         :                                                                                                \</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)  \</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span> </div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span> </div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_16_BITS__) \</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">  ((__AWD_THRESHOLD_16_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1U )))</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIAL__)        \</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">  (((__CALIB_FACTOR_DIFFERENTIAL__) &lt;&lt; ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__))</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) \</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; ((ADC_CDR_RDATA_SLV_Pos) &amp; ~(__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_CDR_RDATA_MST)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">#define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">  ( ( ((__ADCx__) == ADC2)                                                     \</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="preprocessor">    )?                                                                         \</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">     (ADC1)                                                                    \</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">     :                                                                         \</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">     (__ADCx__)                                                                \</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#if defined(ADC3_COMMON)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="preprocessor">  ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">    ? (                                                                        \</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="preprocessor">       (ADC12_COMMON)                                                          \</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">      :                                                                        \</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">      (                                                                        \</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">       (ADC3_COMMON)                                                           \</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)   (ADC12_COMMON)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="preprocessor">#if defined(ADC3_COMMON)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="preprocessor">  (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="preprocessor">    ? (                                                                        \</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="preprocessor">       (LL_ADC_IsEnabled(ADC1) |                                               \</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">        LL_ADC_IsEnabled(ADC2)  )                                              \</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="preprocessor">      :                                                                        \</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="preprocessor">      (                                                                        \</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="preprocessor">       (LL_ADC_IsEnabled(ADC3))                                                \</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="preprocessor">                        (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">  (0xFFFFUL &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span> </div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">#define __LL_ADC3_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">    (0xFFFUL &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS_ADC3 - 1UL)))</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="preprocessor">#if defined(ADC_VER_V5_X) || defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="preprocessor">                                         __ADC_RESOLUTION_CURRENT__,\</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="preprocessor">                                         __ADC_RESOLUTION_TARGET__) \</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">( (__ADC_RESOLUTION_CURRENT__ == LL_ADC_RESOLUTION_8B)                                                               \</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="preprocessor">  ?(                                                                                                                 \</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="preprocessor">    ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="preprocessor">    &lt;&lt; (((__ADC_RESOLUTION_CURRENT__) &amp; ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))  \</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))                                            \</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">   )                                                                                                                 \</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">  :                                                                                                                  \</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="preprocessor">   (                                                                                                                 \</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">     (__ADC_RESOLUTION_TARGET__ == LL_ADC_RESOLUTION_8B) \</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">       ? ( \</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="preprocessor">           ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">            &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))                                         \</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="preprocessor">           &gt;&gt; (((__ADC_RESOLUTION_TARGET__) &amp; ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))    \</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="preprocessor">           )                                                                                                                 \</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">         :\</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="preprocessor">          (\</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">    ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))                                         \</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">    &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))                                            \</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">     )                                                                                                                 \</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">   )\</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor"> )</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span> </div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#else </span><span class="comment">/* defined(ADC_VER_V5_3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">                                         __ADC_RESOLUTION_CURRENT__,\</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">                                         __ADC_RESOLUTION_TARGET__) \</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="preprocessor">( (__ADC_RESOLUTION_CURRENT__ == LL_ADC_RESOLUTION_8B)                                                               \</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">  ?(                                                                                                                 \</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">    ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="preprocessor">    &lt;&lt; (((__ADC_RESOLUTION_CURRENT__) &amp; ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))  \</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))                                            \</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="preprocessor">   )                                                                                                                 \</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="preprocessor">  :                                                                                                                  \</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">   (                                                                                                                 \</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="preprocessor">     (__ADC_RESOLUTION_TARGET__ == LL_ADC_RESOLUTION_8B) \</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="preprocessor">       ? ( \</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">           ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">            &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))                                         \</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="preprocessor">           &gt;&gt; (((__ADC_RESOLUTION_TARGET__) &amp; ~(ADC_CFGR_RES_1 | ADC_CFGR_RES_0) ) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))                                            \</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">           )                                                                                                                 \</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">         :\</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="preprocessor">          (\</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="preprocessor">    ((__DATA__)                                                                                                      \</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))                                         \</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="preprocessor">    &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS - 1UL))                                            \</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">     )                                                                                                                 \</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="preprocessor">   )\</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="preprocessor"> )</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span> </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span> </div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION_ADC3(__DATA__,\</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">                                         __ADC_RESOLUTION_CURRENT__,\</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">                                         __ADC_RESOLUTION_TARGET__)            \</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="preprocessor">  (((__DATA__)                                                                 \</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS_ADC3 - 1UL)))  \</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR_RES_BITOFFSET_POS_ADC3 - 1UL))     \</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">                                         __ADC_RESOLUTION__)                   \</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="preprocessor">    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="preprocessor">                                       (__ADC_RESOLUTION__),                   \</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">                                       LL_ADC_RESOLUTION_16B)                  \</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span> </div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">                                  __ADC_RESOLUTION__)                              \</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="preprocessor">  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="preprocessor">                                                    (__ADC_RESOLUTION__),          \</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="preprocessor">                                                    LL_ADC_RESOLUTION_16B)         \</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="preprocessor">                   * (__VREFANALOG_VOLTAGE__))                                     \</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="preprocessor">                  / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="preprocessor">        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="preprocessor">    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="preprocessor">   ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="preprocessor">  ((( (                                                                        \</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="preprocessor">                 * 1000UL)                                                     \</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="preprocessor">       -                                                                       \</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="preprocessor">                 * 1000UL)                                                     \</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="preprocessor">    ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                 \</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="preprocessor">   ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                     \</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span> </div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_DMA_GetRegAddr(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t <a class="code hl_enumeration" href="lps22bh_8c.html#a8e39d30bce1b2172c347b10e96f05d1b">Register</a>)</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>{</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>  uint32_t data_reg_addr;</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="keywordflow">if</span> (<a class="code hl_enumeration" href="lps22bh_8c.html#a8e39d30bce1b2172c347b10e96f05d1b">Register</a> == LL_ADC_DMA_REG_REGULAR_DATA)</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>  {</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>    <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>    data_reg_addr = (uint32_t) &amp; (ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>  }</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  {</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>    <span class="comment">/* Retrieve address of register CDR */</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>    data_reg_addr = (uint32_t) &amp; ((__LL_ADC_COMMON_INSTANCE(ADCx))-&gt;CDR);</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  }</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span> </div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  <span class="keywordflow">return</span> data_reg_addr;</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>}</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span> </div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t CommonClock)</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>{</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>, CommonClock);</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>}</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span> </div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonClock(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>{</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>));</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>}</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>{</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>, PathInternal);</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>}</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>{</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>));</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>}</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span> </div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCalibrationOffsetFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff, uint32_t CalibrationFactor)</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>{</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)  </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;CALFACT_RES13,</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>             SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK,</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>             CalibrationFactor &lt;&lt; (((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4) &amp; ~(SingleDiff &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>)));</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>,</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>             SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK,</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>             CalibrationFactor &lt;&lt; (((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4) &amp; ~(SingleDiff &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a>)));</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>}</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCalibrationOffsetFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SingleDiff)</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>{</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>  <span class="comment">/* Retrieve bits with position in register depending on parameter           */</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  <span class="comment">/* &quot;SingleDiff&quot;.                                                            */</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  <span class="comment">/* Parameter used with mask &quot;ADC_SINGLEDIFF_CALIB_FACTOR_MASK&quot; because      */</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;CALFACT_RES13, (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) &gt;&gt; ((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">CALFACT</a>, (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) &gt;&gt; ((SingleDiff &amp; ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) &gt;&gt; ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>}</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span> </div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetCalibrationLinearFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LinearityWord, uint32_t CalibrationFactor)</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>{</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>  <span class="keywordflow">if</span> (ADCx != <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>  {</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>    uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;CALFACT2_RES14, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24a74e9ea204afb57bb735e3db8f44ab">ADC_CALFACT2_LINCALFACT</a>, CalibrationFactor);</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga316f86ee3aca7e1f041d6ac58a6f8c5b">ADC_CR_ADCALLIN</a>, LinearityWord);</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>    <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LinearityWord) == 0UL) &amp;&amp; (timeout_cpu_cycles &gt; 0UL))</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>    {</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>      timeout_cpu_cycles--;</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>    }</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>  }</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="preprocessor">#else </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a286aeb22123764ff93ba5a3ee08eeb92">CALFACT2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24a74e9ea204afb57bb735e3db8f44ab">ADC_CALFACT2_LINCALFACT</a>, CalibrationFactor);</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga316f86ee3aca7e1f041d6ac58a6f8c5b">ADC_CR_ADCALLIN</a>, LinearityWord);</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LinearityWord) == 0UL) &amp;&amp; (timeout_cpu_cycles &gt; 0UL))</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>  {</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    timeout_cpu_cycles--;</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>  }</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>}</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetCalibrationLinearFactor(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LinearityWord)</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>{</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>  uint32_t timeout_cpu_cycles = ADC_LINEARITY_BIT_TOGGLE_TIMEOUT;</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LinearityWord);</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>  <span class="keywordflow">while</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LinearityWord) != 0UL) &amp;&amp; (timeout_cpu_cycles &gt; 0UL))</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>  {</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>    timeout_cpu_cycles--;</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  }</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;CALFACT2_RES14, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24a74e9ea204afb57bb735e3db8f44ab">ADC_CALFACT2_LINCALFACT</a>));</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a286aeb22123764ff93ba5a3ee08eeb92">CALFACT2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24a74e9ea204afb57bb735e3db8f44ab">ADC_CALFACT2_LINCALFACT</a>));</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>}</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>{</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="preprocessor">#if defined(ADC_VER_V5_3)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span> </div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="preprocessor">#elif defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  {</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_RES, (((Resolution &amp; 0x10UL) | 0x08UL | (Resolution &amp; 0x04UL))  &amp; 0x00000018UL));</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  }</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>  {</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>    <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0x30000000UL) == 0x10000000UL) <span class="comment">/* Rev.Y */</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>    {</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>    }</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>    <span class="keywordflow">else</span> <span class="comment">/* Rev.V */</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>    {</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>      <span class="keywordflow">if</span> (LL_ADC_RESOLUTION_8B == Resolution)</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>      {</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>        <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution | 0x0000000CUL);</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>      }</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>      {</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>        <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>      }</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>    }</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>  }</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="preprocessor">#else </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0x30000000UL) == 0x10000000UL) <span class="comment">/* Rev.Y */</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>  {</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>  }</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>  <span class="keywordflow">else</span> <span class="comment">/* Rev.V */</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>  {</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>    <span class="keywordflow">if</span> (LL_ADC_RESOLUTION_8B == Resolution)</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>    {</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution | 0x0000000CUL);</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>    }</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>    {</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>      <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>, Resolution);</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>    }</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>  }</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span> </div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_X*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>}</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span> </div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetResolution(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>{</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="preprocessor">#if defined (ADC_VER_V5_3)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span> </div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span> </div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="preprocessor">#elif defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>  {</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>    <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_RES));</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>  }</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>  {</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>    <span class="keywordflow">if</span> ((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>)) == 0x0000001CUL)</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>    {</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>      <span class="keywordflow">return</span> (LL_ADC_RESOLUTION_8B);</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>    }</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>    {</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>      <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>    }</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>  }</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span> </div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="preprocessor">#else  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0x30000000UL) == 0x10000000UL) <span class="comment">/* Rev.Y */</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  {</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>    <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>  }</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>  <span class="keywordflow">else</span> <span class="comment">/* Rev.V */</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>  {</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>    <span class="keywordflow">if</span> ((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>)) == 0x0000001CUL)</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>    {</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>      <span class="keywordflow">return</span> (LL_ADC_RESOLUTION_8B);</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>    }</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>    {</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>      <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a>));</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>    }</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  }</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span> </div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>}</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>{</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>, LowPowerMode);</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>}</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span> </div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetLowPowerMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>{</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a>));</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>}</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelPreSelection(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>{</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>    <span class="keywordflow">if</span> (ADCx != <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>    {</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>      <span class="comment">/* ADC channels preselection */</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>      ADCx-&gt;PCSEL_RES0 |= (1UL &lt;&lt; (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) &amp; 0x1FUL));</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>    }</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>    <span class="comment">/* ADC channels preselection */</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>    ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#acbf418ebd099fa2737293612e6b4656b">PCSEL</a> |= (1UL &lt;&lt; (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) &amp; 0x1FUL));</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>}</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffset(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>{</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>  {</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>               ADC3_OFR1_OFFSET1_EN | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>,</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>               ADC3_OFR1_OFFSET1_EN | (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>  }</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>  {</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>,</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>               (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>  }</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>}</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetChannel(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>{</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span> </div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a>);</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>}</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetLevel(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>{</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a>);</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>}</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span> </div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span> </div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetDataRightShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t RigthShift)</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>{</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7b84ad94fc290a362d54efcdcc799ab8">ADC_CFGR2_RSHIFT1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad4d3aa88ba877a62f1176e0b9eb4f27d">ADC_CFGR2_RSHIFT2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79d03a65dc58f2ceacb7b5709419978b">ADC_CFGR2_RSHIFT3</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fe02bc849889f918c6fdbaf7b1be648">ADC_CFGR2_RSHIFT4</a>), RigthShift &lt;&lt; (Offsety &amp; 0x1FUL));</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>}</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span> </div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetDataRightShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>{</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7b84ad94fc290a362d54efcdcc799ab8">ADC_CFGR2_RSHIFT1</a> &lt;&lt; (Offsety &amp; 0x1FUL)))) &gt;&gt; (Offsety &amp; 0x1FUL));</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>}</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span> </div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetSignedSaturation(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>{</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>  {</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>    <span class="comment">/* Function not available on this instance */</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span>  }</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>  {</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a48b264f301c8b5a697d9f747f85c0e">ADC_OFR1_SSATE</a>, OffsetSignedSaturation);</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>  }</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>}</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span> </div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetSignedSaturation(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>{</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span>  {</div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>    <span class="comment">/* Function not available on this instance */</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>    <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>  }</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>  {</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>    <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>    <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a48b264f301c8b5a697d9f747f85c0e">ADC_OFR1_SSATE</a>);</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>  }</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>}</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span> </div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetSaturation(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)</div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span>{</div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>  {</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span> </div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>               ADC3_OFR1_SATEN,</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>               OffsetSaturation);</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>  }</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>}</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span> </div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetSaturation(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>{</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>  {</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>    <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span> </div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>    <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, ADC3_OFR1_SATEN);</div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  }<span class="keywordflow">else</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>  {</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>    <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>  }</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>}</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span> </div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetSign(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetSign)</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>{</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>  {</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span> </div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>               ADC3_OFR1_OFFSETPOS,</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>               OffsetSign);</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>  }</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>}</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span> </div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetSign(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span>{</div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>  {</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>    <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span> </div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>    <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, ADC3_OFR1_OFFSETPOS);</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>  }</div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>  { </div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>    <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  }</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>}</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span> </div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOffsetState(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety, uint32_t OffsetState)</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>{</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>  {</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>               ADC3_OFR1_OFFSET1_EN,</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>               OffsetState);</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>  }</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>  {</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a48b264f301c8b5a697d9f747f85c0e">ADC_OFR1_SSATE</a>,</div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>               OffsetState);</div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>  }</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>}</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span> </div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOffsetState(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Offsety)</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>{</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">OFR1</a>, Offsety);</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>  {</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>    <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, ADC3_OFR1_OFFSET1_EN);</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>  }</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>  {</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>    <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a48b264f301c8b5a697d9f747f85c0e">ADC_OFR1_SSATE</a>);</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>  }</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>}</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span> </div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span> </div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>{</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>, TriggerSource);</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span>}</div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span> </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>{</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TriggerSource = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>);</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span> </div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span>  <span class="comment">/* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>  uint32_t ShiftExten = ((TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span> </div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>  <span class="comment">/* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>  <span class="keywordflow">return</span> ((TriggerSource</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a>)</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; ShiftExten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>         );</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>}</div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span> </div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>{</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>}</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>{</div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>}</div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span> </div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>{</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a>));</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>}</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span> </div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSamplingMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingMode)</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>{</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>  <span class="keywordflow">if</span> (ADCx != <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>  {</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>    <span class="comment">/* Function not available on this instance */</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>  }</div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>  {</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, SamplingMode);</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>  }</div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>}</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span> </div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>{</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>, SequencerNbRanks);</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>}</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span> </div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span>{</div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>));</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>}</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>{</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>, SeqDiscont);</div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>}</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span> </div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>{</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a>));</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>}</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span> </div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>{</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span> </div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>}</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span> </div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>{</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>, ((Rank &amp; ADC_REG_SQRX_REGOFFSET_MASK) &gt;&gt; ADC_SQRX_REGOFFSET_POS));</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span> </div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>                              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>                   );</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>}</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span> </div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>{</div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>, Continuous);</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span>}</div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span> </div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span>{</div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a>));</div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>}</div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDataTransferMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataTransferMode)</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span>{</div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d1754ae57fde3e672db00eadfb2e9e">ADC_CFGR_DMNGT</a>, DataTransferMode);</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>}</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span> </div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableDMAReq (<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span>{</div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_DMAEN);</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>}</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span> </div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableDMAReq(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>{</div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a> (ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_DMAEN);</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>}</div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span> </div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledDMAReq (<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>{</div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_DMAEN) == (ADC3_CFGR_DMAEN)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>}</div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransferMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>{</div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>  {</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span>  }</div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span>}</div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span> </div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDMATransferMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span>{</div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>  {</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>    <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG));</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>  }</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>   <span class="keywordflow">else</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span>  { </div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>    <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>  }</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span>}</div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span> </div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span> </div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetDataTransferMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>{</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51d1754ae57fde3e672db00eadfb2e9e">ADC_CFGR_DMNGT</a>));</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>}</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span> </div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>{</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>, Overrun);</div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span>}</div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span> </div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_GetOverrun(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>{</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a>));</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>}</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span> </div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span>{</div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, TriggerSource);</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span>}</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span> </div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span>{</div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TriggerSource = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>);</div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span> </div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span>  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span>  <span class="comment">/* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span>  uint32_t ShiftJexten = ((TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) &gt;&gt; (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL));</div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"> 4568</span> </div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span>  <span class="comment">/* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span>  <span class="comment">/* to match with triggers literals definition.                              */</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span>  <span class="keywordflow">return</span> ((TriggerSource</div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span>           &amp; (ADC_INJ_TRIG_SOURCE_MASK &gt;&gt; ShiftJexten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)</div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span>          | ((ADC_INJ_TRIG_EDGE_MASK &gt;&gt; ShiftJexten) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)</div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span>         );</div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span>}</div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span> </div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span>{</div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>) == (LL_ADC_INJ_TRIG_SOFTWARE &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span>}</div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span> </div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span>{</div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>, ExternalTriggerEdge);</div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span>}</div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span> </div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTriggerEdge(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span>{</div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>));</div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span>}</div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span> </div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SequencerNbRanks)</div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span>{</div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>, SequencerNbRanks);</div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span>}</div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span> </div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"> 4670</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span>{</div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>));</div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span>}</div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span> </div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span>{</div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span>}</div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span> </div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span>{</div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a>));</div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span>}</div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span> </div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank, uint32_t Channel)</div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span>{</div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span>  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span>             (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK),</div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span>             ((Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK));</div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span>}</div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span> </div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span>{</div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span>                             (ADC_CHANNEL_ID_NUMBER_MASK &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK))</div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span>                    &gt;&gt; (Rank &amp; ADC_INJ_RANK_ID_JSQR_MASK)) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS</div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span>                   );</div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span>}</div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span> </div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TrigAuto)</div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span>{</div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>, TrigAuto);</div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span>}</div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span> </div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span>{</div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a>));</div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span>}</div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span> </div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_SetQueueMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t QueueMode)</div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span>{</div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>, QueueMode);</div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span>}</div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span> </div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_GetQueueMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span>{</div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a>));</div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span>}</div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span> </div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_ConfigQueueContext(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx,</div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span>                                                   uint32_t TriggerSource,</div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span>                                                   uint32_t ExternalTriggerEdge,</div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span>                                                   uint32_t SequencerNbRanks,</div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span>                                                   uint32_t Rank1_Channel,</div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span>                                                   uint32_t Rank2_Channel,</div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span>                                                   uint32_t Rank3_Channel,</div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span>                                                   uint32_t Rank4_Channel)</div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span>{</div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span>  <span class="comment">/* Set bits with content of parameter &quot;Rankx_Channel&quot; with bits position    */</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span>  <span class="comment">/* in register depending on literal &quot;LL_ADC_INJ_RANK_x&quot;.                    */</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span>  <span class="comment">/* Parameters &quot;Rankx_Channel&quot; and &quot;LL_ADC_INJ_RANK_x&quot; are used with masks   */</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span>  <span class="comment">/* because containing other bits reserved for other purpose.                */</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span>  <span class="comment">/* If parameter &quot;TriggerSource&quot; is set to SW start, then parameter          */</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span>  <span class="comment">/* &quot;ExternalTriggerEdge&quot; is discarded.                                      */</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span>  uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);</div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>,</div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a> |</div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a>  |</div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>    |</div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>    |</div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>    |</div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>    |</div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>,</div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span>             (TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a>)        |</div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span>             (ExternalTriggerEdge * (is_trigger_not_sw)) |</div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span>             (((Rank4_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_4 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span>             (((Rank3_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_3 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span>             (((Rank2_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_2 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span>             (((Rank1_Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) &lt;&lt; (LL_ADC_INJ_RANK_1 &amp; ADC_INJ_RANK_ID_JSQR_MASK)) |</div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span>             SequencerNbRanks</div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span>            );</div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span>}</div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span> </div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SamplingTime)</div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span>{</div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span>  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span>  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK) &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span> </div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a> &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS),</div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span>             SamplingTime   &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS));</div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span>}</div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span> </div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span>{</div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>, ((Channel &amp; ADC_CHANNEL_SMPRX_REGOFFSET_MASK) &gt;&gt; ADC_SMPRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span> </div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a> &lt;&lt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS))</div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"> 5373</span>                    &gt;&gt; ((Channel &amp; ADC_CHANNEL_SMPx_BITOFFSET_MASK) &gt;&gt; ADC_CHANNEL_SMPx_BITOFFSET_POS)</div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span>                   );</div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span>}</div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span> </div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetChannelSingleDiff(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel, uint32_t SingleDiff)</div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span>{</div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>  <span class="comment">/* Bits of channels in single or differential mode are set only for         */</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span>  <span class="comment">/* differential mode (for single mode, mask of bits allowed to be set is    */</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span>  <span class="comment">/* shifted out of range of bits of channels in single or differential mode. */</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>  {</div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;LTR2_DIFSEL,</div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"> 5437</span>               Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK,</div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"> 5438</span>               (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a> &gt;&gt; (SingleDiff &amp; ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));</div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span>  }</div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span>  {</div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;DIFSEL_RES12,</div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span>               Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK,</div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span>               (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a> &gt;&gt; (SingleDiff &amp; ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));</div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span>  }</div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="preprocessor">#else  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span>  <span class="comment">/* Bits of channels in single or differential mode are set only for         */</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span>  <span class="comment">/* differential mode (for single mode, mask of bits allowed to be set is    */</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>  <span class="comment">/* shifted out of range of bits of channels in single or differential mode. */</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>,</div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>             Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK,</div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span>             (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK) &amp; (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a> &gt;&gt; (SingleDiff &amp; ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));</div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span>}</div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span> </div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetChannelSingleDiff(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span>{</div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)  </span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;DIFSEL_RES12, (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)));</div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="preprocessor">#else  </span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">DIFSEL</a>, (Channel &amp; ADC_SINGLEDIFF_CHANNEL_MASK)));</div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span>}</div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span> </div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)</div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span>{</div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDChannelGroup&quot; with bits position  */</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span>  <span class="comment">/* in register and register position depending on parameter &quot;AWDy&quot;.         */</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span>  <span class="comment">/* Parameters &quot;AWDChannelGroup&quot; and &quot;AWDy&quot; are used with masks because      */</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span>                                                      + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span> </div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span>             (AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK),</div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span>             AWDChannelGroup &amp; AWDy);</div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span>}</div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span> </div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"> 5786</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy)</div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span>{</div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>, ((AWDy &amp; ADC_AWD_CRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_CRX_REGOFFSET_POS)</div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span>                                                            + ((AWDy &amp; ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));</div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span> </div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span>  uint32_t AnalogWDMonitChannels = (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, AWDy) &amp; AWDy &amp; ADC_AWD_CR_ALL_CHANNEL_MASK);</div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span> </div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>  <span class="comment">/* If &quot;AnalogWDMonitChannels&quot; == 0, then the selected AWD is disabled       */</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span>  <span class="comment">/* (parameter value LL_ADC_AWD_DISABLE).                                    */</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span>  <span class="comment">/* Else, the selected AWD is enabled and is monitoring a group of channels  */</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span>  <span class="comment">/* or a single channel.                                                     */</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span>  <span class="keywordflow">if</span> (AnalogWDMonitChannels != 0UL)</div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span>  {</div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span>    <span class="keywordflow">if</span> (AWDy == LL_ADC_AWD1)</div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span>    {</div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span>      <span class="keywordflow">if</span> ((AnalogWDMonitChannels &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>) == 0UL)</div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span>      {</div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span>        AnalogWDMonitChannels = ((AnalogWDMonitChannels</div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span>                                  | (ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span>                                 )</div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"> 5807</span>                                 &amp; (~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a>))</div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"> 5808</span>                                );</div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span>      }</div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span>      {</div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span>        AnalogWDMonitChannels = (AnalogWDMonitChannels</div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span>                                 | (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a> &lt;&lt; (AnalogWDMonitChannels &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>))</div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"> 5815</span>                                );</div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span>      }</div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span>    }</div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span>    {</div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span>      <span class="keywordflow">if</span> ((AnalogWDMonitChannels &amp; ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)</div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span>      {</div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span>        AnalogWDMonitChannels = (ADC_AWD_CR23_CHANNEL_MASK</div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span>                                 | ((<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a>))</div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span>                                );</div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span>      }</div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"> 5827</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"> 5828</span>      {</div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span>        <span class="comment">/* AWD monitoring a single channel */</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span>        <span class="comment">/* AWD monitoring a group of channels */</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span>        AnalogWDMonitChannels = (AnalogWDMonitChannels</div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span>                                 | (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a>)</div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span>                                 | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDMonitChannels) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a>)</div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span>                                );</div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span>      }</div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span>    }</div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span>  }</div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span> </div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>  <span class="keywordflow">return</span> AnalogWDMonitChannels;</div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span>}</div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span> </div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span>{</div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"> 5899</span>  {</div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"> 5900</span>    <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdValue&quot; with bits         */</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"> 5901</span>    <span class="comment">/* position in register and register position depending on parameters       */</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span>    <span class="comment">/* &quot;AWDThresholdsHighLow&quot; and &quot;AWDy&quot;.                                       */</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span>    <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdValue&quot; are used with masks because    */</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span>    <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span> </div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span>               AWDThresholdsHighLow,</div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span>               AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &amp; ADC_AWD_TRX_BIT_HIGH_MASK) &gt;&gt; ADC_AWD_TRX_BIT_HIGH_SHIFT4));</div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span>  }</div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"> 5911</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span>  {</div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span>    <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdValue&quot; with bits         */</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span>    <span class="comment">/* position in register and register position depending on parameters       */</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span>    <span class="comment">/* &quot;AWDThresholdsHighLow&quot; and &quot;AWDy&quot;.                                       */</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span>    <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdValue&quot; are used with masks because    */</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span>    <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span>                                                        + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span>                                                        + (AWDThresholdsHighLow));</div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span> </div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>, AWDThresholdValue);</div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span>  }</div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdValue&quot; with bits         */</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span>  <span class="comment">/* position in register and register position depending on parameters       */</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span>  <span class="comment">/* &quot;AWDThresholdsHighLow&quot; and &quot;AWDy&quot;.                                       */</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdValue&quot; are used with masks because    */</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6d0e1d9e16ff9b66dadcd236b8dc871e">LTR1</a>, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span>                                                      + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"> 5932</span>                                                      + (AWDThresholdsHighLow));</div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"> 5933</span> </div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>, AWDThresholdValue);</div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="preprocessor">#endif  </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span>}</div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span> </div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow)</div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span>{</div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span>                                                            + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span>                                                            + (AWDThresholdsHighLow));</div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span> </div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>));</div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span>   <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6d0e1d9e16ff9b66dadcd236b8dc871e">LTR1</a>, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>                                                                   + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span>                                                                   + (AWDThresholdsHighLow));</div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span> </div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>));</div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span>}</div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span> </div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span> </div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)</div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span>{</div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span>  <span class="comment">/* Set bits with content of parameter &quot;AWDThresholdxxxValue&quot; with bits      */</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span>  <span class="comment">/* position in register and register position depending on parameter        */</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span>  <span class="comment">/* &quot;AWDy&quot;.                                                                  */</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span>  <span class="comment">/* Parameters &quot;AWDy&quot; and &quot;AWDThresholdxxxValue&quot; are used with masks because */</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span>  <span class="comment">/* containing other bits reserved for other purpose.                        */</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span>  {</div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span>    uint32_t <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, ((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS));</div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span> </div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg,</div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span>               ADC3_TR1_HT1 | ADC3_TR1_LT1,</div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span>               (AWDThresholdHighValue &lt;&lt; ADC3_TR1_HT1_Pos) | AWDThresholdLowValue);</div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span>  }</div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span>  {</div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span>                                                        + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span>                                                        + (LL_ADC_AWD_THRESHOLD_LOW));</div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span>    <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg2 = __ADC_PTR_REG_OFFSET(ADCx-&gt;LTR1_TR1, (((AWDy &amp; ADC_AWD_TRX_REGOFFSET_MASK) &gt;&gt; ADC_AWD_TRX_REGOFFSET_POS) * 2UL)</div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span>                                                         + ((AWDy &amp; ADC_AWD_TR12_REGOFFSETGAP_MASK) * ADC_AWD_TR12_REGOFFSETGAP_VAL)</div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>                                                         + (LL_ADC_AWD_THRESHOLD_HIGH));</div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span> </div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>, AWDThresholdLowValue);</div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>, AWDThresholdHighValue);</div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>  }</div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span>}</div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span> </div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span> </div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetAWDFilteringConfiguration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy, uint32_t FilteringConfig)</div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span>{</div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span>  {</div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span>    <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span>    (void)(AWDy);</div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;LTR1_TR1, ADC3_TR1_AWDFILT, FilteringConfig);</div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span>  }</div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span>}</div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span> </div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetAWDFilteringConfiguration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDy)</div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span>{</div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span>  <span class="keywordflow">if</span> (ADCx == <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span>  {</div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span>    <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span>    (void)(AWDy);</div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span>    <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;LTR1_TR1, ADC3_TR1_AWDFILT));</div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span>  }</div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span>  {</div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span>    <span class="comment">/* Function not available on this instance, return 0 */</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"> 6118</span>    <span class="keywordflow">return</span> 0UL;</div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"> 6119</span>  }</div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span>}</div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OvsScope)</div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span>{</div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>, OvsScope);</div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span>}</div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"> 6159</span> </div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingScope(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"> 6181</span>{</div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a>));</div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span>}</div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span> </div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t OverSamplingDiscont)</div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span>{</div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"> 6209</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>, OverSamplingDiscont);</div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"> 6210</span>}</div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span> </div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>{</div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a>));</div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>}</div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"> 6230</span> </div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"> 6260</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ConfigOverSamplingRatioShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Ratio, uint32_t Shift)</div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"> 6261</span>{</div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>), (Shift | (((Ratio - 1UL) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>))));</div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span>}</div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span> </div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingRatio(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span>{</div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span>  <span class="keywordflow">return</span> (((uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>)) + (1UL &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>);</div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span>}</div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span> </div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetOverSamplingShift(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span>{</div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>));</div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span>}</div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span> </div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetBoostMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t BoostMode)</div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span>{</div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="preprocessor">#if defined(ADC_VER_V5_V90)</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span>  <span class="keywordflow">if</span> (ADCx != <a class="code hl_define" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>)</div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span>  {</div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>, (BoostMode &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>));</div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span>  }</div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span><span class="preprocessor">#else   </span><span class="comment">/* ADC_VER_V5_V90 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"> 6332</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0x30000000UL) == 0x10000000UL) <span class="comment">/* Cut 1.x */</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span>  {</div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae7339bc9d897e0430e712514e20bfa45">ADC_CR_BOOST_0</a>, (BoostMode &gt;&gt; 2UL));</div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span>  }</div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"> 6336</span>  <span class="keywordflow">else</span> <span class="comment">/* Cut 2.x */</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span>  {</div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>, (BoostMode &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>));</div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span>  }</div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span>}</div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span> </div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span> </div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetBoostMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span>{</div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0x30000000UL) == 0x10000000UL) <span class="comment">/* Cut 1.x */</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span>  {</div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span>    <span class="keywordflow">return</span> (uint32_t)<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae7339bc9d897e0430e712514e20bfa45">ADC_CR_BOOST_0</a>);</div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span>  }</div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span>  <span class="keywordflow">else</span> <span class="comment">/* Cut 2.x */</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span>  {</div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>    <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span>  }</div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span>}</div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span> </div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t Multimode)</div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span>{</div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>, Multimode);</div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span>}</div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span> </div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span>{</div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a>));</div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span>}</div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span> </div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiDMATransfer(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiDMATransfer)</div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span>{</div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa45caf14e3cd82a2fbadffa18fa1c67c">ADC_CCR_DAMDF</a>, MultiDMATransfer);</div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span>}</div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span> </div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiDMATransfer(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span>{</div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa45caf14e3cd82a2fbadffa18fa1c67c">ADC_CCR_DAMDF</a>));</div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span>}</div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span> </div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_SetMultiTwoSamplingDelay(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)</div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span>{</div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>, MultiTwoSamplingDelay);</div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span>}</div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span> </div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_GetMultiTwoSamplingDelay(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span>{</div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a>));</div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span>}</div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span> </div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"> 6610</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"> 6611</span>{</div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>);</div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span>}</div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span> </div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableDeepPowerDown(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span>{</div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span>}</div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span> </div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDeepPowerDownEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span>{</div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"> 6650</span>}</div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span> </div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span>{</div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>);</div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span>}</div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span> </div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableInternalRegulator(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span>{</div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a> | ADC_CR_BITS_PROPERTY_RS));</div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span>}</div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span> </div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsInternalRegulatorEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span>{</div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span>}</div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span> </div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span>{</div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span>}</div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span> </div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span>{</div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span>}</div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span> </div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span>{</div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span>}</div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span> </div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsDisableOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span>{</div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span>}</div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span> </div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"> 6805</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t CalibrationMode, uint32_t SingleDiff)</div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span>{</div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga316f86ee3aca7e1f041d6ac58a6f8c5b">ADC_CR_ADCALLIN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a> | ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a> | (CalibrationMode &amp; ADC_CALIB_MODE_MASK) | (SingleDiff &amp; ADC_SINGLEDIFF_CALIB_START_MASK));</div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span>}</div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span> </div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsCalibrationOnGoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span>{</div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span>}</div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span> </div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span>{</div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span>}</div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span> </div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span>{</div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span>}</div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span>{</div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span>}</div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span> </div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_IsStopConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span>{</div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span>}</div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span> </div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span>{</div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span>}</div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span> </div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData16(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span>{</div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span>}</div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span> </div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData14(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span>{</div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span>}</div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span> </div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span>{</div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span>}</div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span> </div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_REG_ReadConversionData10(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span>{</div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span>}</div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span> </div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_REG_ReadConversionData8(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span>{</div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a>));</div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span>}</div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_REG_ReadMultiConversionData32(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t ConversionData)</div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span>{</div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">CDR</a>,</div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span>                             ConversionData)</div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span>                    &gt;&gt; (<a class="code hl_define" href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(ConversionData) &amp; 0x1FUL)</div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span>                   );</div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span>}</div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span> </div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StartConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"> 7048</span>{</div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>);</div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span>}</div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span> </div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_INJ_StopConversion(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span>{</div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span>  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span>  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span>  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span>             ADC_CR_BITS_PROPERTY_RS,</div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>);</div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span>}</div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span> </div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span>{</div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span>}</div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span> </div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_IsStopConversionOngoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span>{</div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span>}</div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span> </div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_INJ_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span>{</div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span> </div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span>                   );</div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span>}</div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span> </div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData16(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span>{</div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span> </div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span>                   );</div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span>}</div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span> </div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData14(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span>{</div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"> 7173</span> </div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span>                   );</div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span>}</div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span> </div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span>{</div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span> </div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span>                   );</div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span>}</div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span> </div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint16_t LL_ADC_INJ_ReadConversionData10(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span>{</div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span> </div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span>  <span class="keywordflow">return</span> (uint16_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span>                   );</div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span>}</div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span> </div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint8_t LL_ADC_INJ_ReadConversionData8(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Rank)</div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span>{</div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>, ((Rank &amp; ADC_INJ_JDRX_REGOFFSET_MASK) &gt;&gt; ADC_JDRX_REGOFFSET_POS));</div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span> </div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span>  <span class="keywordflow">return</span> (uint8_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg,</div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span>                            <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span>                  );</div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span>}</div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span> </div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span>{</div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span>}</div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span> </div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"> 7288</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span>{</div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"> 7290</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span>}</div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span> </div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span>{</div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span>}</div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span> </div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span>{</div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span>}</div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span> </div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"> 7322</span>{</div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span>}</div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"> 7325</span> </div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span>{</div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"> 7334</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span>}</div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span> </div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"> 7343</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span>{</div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span>}</div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span> </div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span>{</div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span>}</div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span> </div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span>{</div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"> 7368</span>}</div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"> 7369</span> </div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span>{</div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span>}</div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span> </div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span>{</div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span>}</div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span> </div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span>{</div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY);</div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span>}</div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span> </div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span>{</div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOC);</div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span>}</div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span> </div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span>{</div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span>}</div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span> </div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span>{</div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR);</div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span>}</div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span> </div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span>{</div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP);</div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span>}</div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span> </div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span>{</div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOC);</div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span>}</div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"> 7460</span> </div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span>{</div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"> 7469</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JEOS);</div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span>}</div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span> </div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span>{</div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_JQOVF);</div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span>}</div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span> </div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"> 7489</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span>{</div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span>}</div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span> </div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span>{</div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD2);</div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span>}</div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span> </div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"> 7511</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span>{</div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD3);</div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span>}</div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span> </div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_ADRDY(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span>{</div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_MST) == (LL_ADC_FLAG_ADRDY_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span>}</div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span> </div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_ADRDY(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span>{</div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_ADRDY_SLV) == (LL_ADC_FLAG_ADRDY_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span>}</div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span> </div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOC(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span>{</div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span>}</div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"> 7551</span> </div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOC(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span>{</div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOC_SLV) == (LL_ADC_FLAG_EOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span>}</div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span> </div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span>{</div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"> 7573</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_MST) == (LL_ADC_FLAG_EOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span>}</div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span> </div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span>{</div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span>}</div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span> </div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_OVR(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span>{</div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span>}</div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span> </div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_OVR(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span>{</div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_OVR_SLV) == (LL_ADC_FLAG_OVR_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"> 7610</span>}</div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span> </div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_EOSMP(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span>{</div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"> 7621</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_MST) == (LL_ADC_FLAG_EOSMP_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"> 7622</span>}</div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span> </div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"> 7631</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_EOSMP(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span>{</div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_EOSMP_SLV) == (LL_ADC_FLAG_EOSMP_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span>}</div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span> </div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"> 7643</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOC(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span>{</div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"> 7645</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_MST) == (LL_ADC_FLAG_JEOC_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span>}</div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span> </div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOC(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span>{</div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOC_SLV) == (LL_ADC_FLAG_JEOC_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span>}</div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span> </div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JEOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span>{</div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_MST) == (LL_ADC_FLAG_JEOS_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span>}</div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span> </div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"> 7679</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JEOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span>{</div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span>}</div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span> </div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_JQOVF(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span>{</div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_MST) == (LL_ADC_FLAG_JQOVF_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"> 7694</span>}</div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span> </div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_JQOVF(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span>{</div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_JQOVF_SLV) == (LL_ADC_FLAG_JQOVF_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span>}</div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span> </div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD1(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span>{</div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span>}</div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span> </div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"> 7727</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD1(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span>{</div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"> 7729</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD1_SLV) == (LL_ADC_FLAG_AWD1_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span>}</div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span> </div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD2(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span>{</div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_MST) == (LL_ADC_FLAG_AWD2_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span>}</div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span> </div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD2(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span>{</div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD2_SLV) == (LL_ADC_FLAG_AWD2_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span>}</div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span> </div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_MST_AWD3(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span>{</div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_MST) == (LL_ADC_FLAG_AWD3_MST)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span>}</div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span> </div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsActiveFlag_SLV_AWD3(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span>{</div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>, LL_ADC_FLAG_AWD3_SLV) == (LL_ADC_FLAG_AWD3_SLV)) ? 1UL : 0UL);</div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"> 7778</span>}</div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span> </div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span>{</div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span>}</div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span> </div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"> 7805</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"> 7806</span>{</div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span>}</div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span> </div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span>{</div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span>}</div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span> </div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span>{</div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span>}</div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span> </div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span>{</div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span>}</div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span> </div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span>{</div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span>}</div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span> </div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span>{</div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span>}</div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span> </div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span>{</div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span>}</div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span> </div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"> 7882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"> 7883</span>{</div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span>}</div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span> </div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"> 7894</span>{</div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"> 7895</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span>}</div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span> </div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"> 7904</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span>{</div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"> 7906</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span>}</div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span> </div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span>{</div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span>}</div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span> </div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"> 7927</span>{</div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"> 7928</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span>}</div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span> </div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span>{</div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"> 7939</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"> 7940</span>}</div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span> </div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span>{</div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span>}</div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span> </div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span>{</div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span>}</div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span> </div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span>{</div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC);</div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span>}</div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span> </div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span>{</div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span>}</div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span> </div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span>{</div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"> 7994</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF);</div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span>}</div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span> </div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"> 8003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"> 8004</span>{</div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span>}</div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span> </div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span>{</div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2);</div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"> 8017</span>}</div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span> </div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span>{</div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"> 8027</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3);</div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span>}</div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"> 8029</span> </div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_ADRDY(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"> 8038</span>{</div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span>}</div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span> </div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"> 8049</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"> 8050</span>{</div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span>}</div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span> </div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span>{</div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"> 8064</span>}</div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"> 8065</span> </div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_OVR(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"> 8074</span>{</div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"> 8075</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span>}</div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span> </div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_EOSMP(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span>{</div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span>}</div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span> </div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOC(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span>{</div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOC) == (LL_ADC_IT_JEOC)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span>}</div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span> </div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"> 8110</span>{</div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"> 8111</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span>}</div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span> </div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_JQOVF(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span>{</div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_JQOVF) == (LL_ADC_IT_JQOVF)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span>}</div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"> 8125</span> </div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span>{</div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span>}</div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"> 8137</span> </div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD2(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"> 8146</span>{</div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span>}</div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span> </div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_ADC_IsEnabledIT_AWD3(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span>{</div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(ADCx-&gt;<a class="code hl_variable" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL);</div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span>}</div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span> </div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"> 8173</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"> 8174</span><span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span> </div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="comment">/* (availability of ADC group injected depends on STM32 families) */</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span> </div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"> 8183</span> </div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span> </div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span><span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span><span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span> </div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"> 8196</span> </div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span> </div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span>}</div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span> </div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H7xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span> </div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00063">cmsis_armcc.h:63</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00203">stm32h7xx.h:203</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00201">stm32h7xx.h:201</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00209">stm32h7xx.h:209</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macros.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00215">stm32h7xx.h:215</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00205">stm32h7xx.h:205</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00187">stm32h7xx.h:188</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga027abde03e4ff1cae275fbea702d2095"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div><div class="ttdeci">#define ADC_SMPR1_SMP0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03002">stm32h743xx.h:3002</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06b41927167c714522bb04b6fff3820d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div><div class="ttdeci">#define ADC_CCR_CKMODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03959">stm32h743xx.h:3959</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_S</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03801">stm32h743xx.h:3801</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga163968c55b1756d3880add05e08e452f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a></div><div class="ttdeci">#define ADC_CCR_PRESC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03965">stm32h743xx.h:3965</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16ad6df507751f55e64b21412f34664b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div><div class="ttdeci">#define ADC_CFGR_JAUTO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02926">stm32h743xx.h:2926</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e94005518a839badc98d9713de326ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03428">stm32h743xx.h:3428</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga213e7ac73ff5f6d57ef808b55a5d06d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR_DISCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02900">stm32h743xx.h:2900</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga24a74e9ea204afb57bb735e3db8f44ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga24a74e9ea204afb57bb735e3db8f44ab">ADC_CALFACT2_LINCALFACT</a></div><div class="ttdeci">#define ADC_CALFACT2_LINCALFACT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03831">stm32h743xx.h:3831</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02810">stm32h743xx.h:2810</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02804">stm32h743xx.h:2804</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27b3e6a6bfa0c60d25674e43da3387ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a></div><div class="ttdeci">#define ADC_CR_JADSTART</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02813">stm32h743xx.h:2813</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga316f86ee3aca7e1f041d6ac58a6f8c5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga316f86ee3aca7e1f041d6ac58a6f8c5b">ADC_CR_ADCALLIN</a></div><div class="ttdeci">#define ADC_CR_ADCALLIN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02827">stm32h743xx.h:2827</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03388">stm32h743xx.h:3388</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e4f43bb44ce34e13701c87f4eb3c352"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352">ADC_CFGR2_TROVS</a></div><div class="ttdeci">#define ADC_CFGR2_TROVS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02959">stm32h743xx.h:2959</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03370">stm32h743xx.h:3370</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4896e6f24dae71bcf906f5621b4516d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div><div class="ttdeci">#define ADC_CFGR_DISCNUM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02904">stm32h743xx.h:2904</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f425cee1f82c1082295777f1867c16f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a></div><div class="ttdeci">#define ADC_DIFSEL_DIFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03776">stm32h743xx.h:3776</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51d1754ae57fde3e672db00eadfb2e9e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51d1754ae57fde3e672db00eadfb2e9e">ADC_CFGR_DMNGT</a></div><div class="ttdeci">#define ADC_CFGR_DMNGT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02862">stm32h743xx.h:2862</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02816">stm32h743xx.h:2816</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5be7ae16a57665a53f3efce3f8aeb493"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02848">stm32h743xx.h:2848</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e03d88430168d2fdbda12af0d85c488"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02977">stm32h743xx.h:2977</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga602da64684da4f219320006e99afa3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a></div><div class="ttdeci">#define ADC_CR_ADCALDIF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02854">stm32h743xx.h:2854</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga614603a6e2355d6e99a0f4349cf61ba8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a></div><div class="ttdeci">#define ADC_CFGR2_OVSS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02951">stm32h743xx.h:2951</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6199fc9eee7c2bade8a144575f3388df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df">ADC_CFGR_AWD1CH_Pos</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02928">stm32h743xx.h:2928</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68a713cf085ebc530caf2492c24edf86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86">ADC_CR_DEEPPWD</a></div><div class="ttdeci">#define ADC_CR_DEEPPWD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02851">stm32h743xx.h:2851</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga68ff689152a4e5a8c532bcb28066636a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a">ADC_CFGR2_ROVSE</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02944">stm32h743xx.h:2944</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga696139df17c4a2e2fd69efac34c76616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616">ADC_CFGR2_JOVSE</a></div><div class="ttdeci">#define ADC_CFGR2_JOVSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02947">stm32h743xx.h:2947</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a48b264f301c8b5a697d9f747f85c0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a48b264f301c8b5a697d9f747f85c0e">ADC_OFR1_SSATE</a></div><div class="ttdeci">#define ADC_OFR1_SSATE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03437">stm32h743xx.h:3437</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bfff6ccf3acd6cc63734b91bd4fd9be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a></div><div class="ttdeci">#define ADC_CFGR2_OVSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02979">stm32h743xx.h:2979</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c745a8afc373cfb30d2eea5c3e2b539"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div><div class="ttdeci">#define ADC_CFGR_AUTDLY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02896">stm32h743xx.h:2896</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fe02bc849889f918c6fdbaf7b1be648"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fe02bc849889f918c6fdbaf7b1be648">ADC_CFGR2_RSHIFT4</a></div><div class="ttdeci">#define ADC_CFGR2_RSHIFT4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02975">stm32h743xx.h:2975</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga700209a12e66924a0fea72afd6e4bc1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03398">stm32h743xx.h:3398</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73249abd113dec0f23baad8ed97a519b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_JAWD1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02923">stm32h743xx.h:2923</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75beb1c49661df317e99020112aca85d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d">ADC_CFGR_JQDIS</a></div><div class="ttdeci">#define ADC_CFGR_JQDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02939">stm32h743xx.h:2939</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79d03a65dc58f2ceacb7b5709419978b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79d03a65dc58f2ceacb7b5709419978b">ADC_CFGR2_RSHIFT3</a></div><div class="ttdeci">#define ADC_CFGR2_RSHIFT3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02972">stm32h743xx.h:2972</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7b84ad94fc290a362d54efcdcc799ab8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b84ad94fc290a362d54efcdcc799ab8">ADC_CFGR2_RSHIFT1</a></div><div class="ttdeci">#define ADC_CFGR2_RSHIFT1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02966">stm32h743xx.h:2966</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8097124ae6a0a332d6fa66a494910b96"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div><div class="ttdeci">#define ADC_JSQR_JEXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03346">stm32h743xx.h:3346</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga821c516b84062c1548d1ec679449ae5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div><div class="ttdeci">#define ADC_CFGR_CONT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02893">stm32h743xx.h:2893</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02857">stm32h743xx.h:2857</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02740">stm32h743xx.h:2740</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95732299dd4eedd4c34b00eafe06ec02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02930">stm32h743xx.h:2930</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03944">stm32h743xx.h:3944</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa45caf14e3cd82a2fbadffa18fa1c67c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa45caf14e3cd82a2fbadffa18fa1c67c">ADC_CCR_DAMDF</a></div><div class="ttdeci">#define ADC_CCR_DAMDF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03953">stm32h743xx.h:3953</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03340">stm32h743xx.h:3340</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa348e5a8262fa4004bca7049df8ec8a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_AWD1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02920">stm32h743xx.h:2920</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03979">stm32h743xx.h:3979</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabde20461b88c714bd033532116a3aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR_EXTSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02875">stm32h743xx.h:2875</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabdf410a1bf14e651c908b2e09f0fc85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f">ADC_DR_RDATA</a></div><div class="ttdeci">#define ADC_DR_RDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03335">stm32h743xx.h:3335</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac068ea2cb540312d356ccd5301d46a70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70">ADC_CFGR2_ROVSM</a></div><div class="ttdeci">#define ADC_CFGR2_ROVSM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02962">stm32h743xx.h:2962</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7ac18b970378acf726f04ae68232c24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a></div><div class="ttdeci">#define ADC_LTR_LT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03169">stm32h743xx.h:3169</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacae9f86a9852402b380d49f9781d75b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a></div><div class="ttdeci">#define ADC_CR_JADSTP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02819">stm32h743xx.h:2819</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad02fcd8fd97b2f7d70a5a04fed60b558"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a></div><div class="ttdeci">#define ADC_JDR1_JDATA</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03578">stm32h743xx.h:3578</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad27b9dc322ac84ef5fc8b80094ae4e3d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div><div class="ttdeci">#define ADC_JSQR_JEXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03355">stm32h743xx.h:3355</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad4d3aa88ba877a62f1176e0b9eb4f27d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad4d3aa88ba877a62f1176e0b9eb4f27d">ADC_CFGR2_RSHIFT2</a></div><div class="ttdeci">#define ADC_CFGR2_RSHIFT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02969">stm32h743xx.h:2969</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad685f031174465e636ef75a5bd7b637d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a></div><div class="ttdeci">#define ADC_HTR_HT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03174">stm32h743xx.h:3174</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03361">stm32h743xx.h:3361</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02807">stm32h743xx.h:2807</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e80cddd31bb22e69abe0fa914515f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a></div><div class="ttdeci">#define ADC_CFGR_AWD1SGL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02917">stm32h743xx.h:2917</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae04353744e03fd108feb56f6a08bc2f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div><div class="ttdeci">#define ADC_CFGR_JQM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02914">stm32h743xx.h:2914</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2498e8e6e6fdd0d598969e9d34a29c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0">ADC_CCR_DUAL</a></div><div class="ttdeci">#define ADC_CCR_DUAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03935">stm32h743xx.h:3935</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03379">stm32h743xx.h:3379</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae54332003d42c3b2f418219b15b801f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae54332003d42c3b2f418219b15b801f2">ADC_CR_BOOST</a></div><div class="ttdeci">#define ADC_CR_BOOST</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02822">stm32h743xx.h:2822</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03180">stm32h743xx.h:3180</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7339bc9d897e0430e712514e20bfa45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7339bc9d897e0430e712514e20bfa45">ADC_CR_BOOST_0</a></div><div class="ttdeci">#define ADC_CR_BOOST_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02823">stm32h743xx.h:2823</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9f75ebf90f85ba43654ce84312221a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div><div class="ttdeci">#define ADC_CFGR_JDISCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02911">stm32h743xx.h:2911</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa43af8cc44bfe846f5405967e420ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div><div class="ttdeci">#define ADC_CFGR_RES</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02868">stm32h743xx.h:2868</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03976">stm32h743xx.h:3976</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03973">stm32h743xx.h:3973</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf19413a93e5983d4c2a3caa18c569b14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR_OVRMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02890">stm32h743xx.h:2890</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf437add5f6ed735d2b68d90f567630df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR_EXTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02884">stm32h743xx.h:2884</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd3ac73479e69a95097301f82149ff6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f">ADC_AWD2CR_AWD2CH_0</a></div><div class="ttdeci">#define ADC_AWD2CR_AWD2CH_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l03727">stm32h743xx.h:3727</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga92ec6d9ec2251fda7d4ce09748cd74b4"><div class="ttname"><a href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a></div><div class="ttdeci">#define DBGMCU</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02665">stm32h743xx.h:2665</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gae917784606daf6b04c9b7b96b40c2f74"><div class="ttname"><a href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a></div><div class="ttdeci">#define ADC3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02542">stm32h743xx.h:2542</a></div></div>
<div class="ttc" id="alps22bh_8c_html_a8e39d30bce1b2172c347b10e96f05d1b"><div class="ttname"><a href="lps22bh_8c.html#a8e39d30bce1b2172c347b10e96f05d1b">Register</a></div><div class="ttdeci">Register</div><div class="ttdef"><b>Definition:</b> <a href="lps22bh_8c_source.html#l00037">lps22bh.c:37</a></div></div>
<div class="ttc" id="astm32h7xx_8h_html"><div class="ttname"><a href="stm32h7xx_8h.html">stm32h7xx.h</a></div><div class="ttdoc">CMSIS STM32H7xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00291">stm32h743xx.h:292</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00295">stm32h743xx.h:295</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a760f86a1a18dffffda54fc15a977979f"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00296">stm32h743xx.h:296</a></div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00293">stm32h743xx.h:293</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00244">stm32h743xx.h:245</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00272">stm32h743xx.h:272</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00249">stm32h743xx.h:249</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a286aeb22123764ff93ba5a3ee08eeb92"><div class="ttname"><a href="struct_a_d_c___type_def.html#a286aeb22123764ff93ba5a3ee08eeb92">ADC_TypeDef::CALFACT2</a></div><div class="ttdeci">__IO uint32_t CALFACT2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00287">stm32h743xx.h:287</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00258">stm32h743xx.h:258</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00262">stm32h743xx.h:262</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a4686388b1cd45bca2ef737f1d614a8e7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00267">stm32h743xx.h:267</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00247">stm32h743xx.h:247</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a6d0e1d9e16ff9b66dadcd236b8dc871e"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6d0e1d9e16ff9b66dadcd236b8dc871e">ADC_TypeDef::LTR1</a></div><div class="ttdeci">__IO uint32_t LTR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00254">stm32h743xx.h:254</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00265">stm32h743xx.h:265</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00246">stm32h743xx.h:246</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00248">stm32h743xx.h:248</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ab52af14ef01c38de4adde4332a217421"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab52af14ef01c38de4adde4332a217421">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00286">stm32h743xx.h:286</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_acbf418ebd099fa2737293612e6b4656b"><div class="ttname"><a href="struct_a_d_c___type_def.html#acbf418ebd099fa2737293612e6b4656b">ADC_TypeDef::PCSEL</a></div><div class="ttdeci">__IO uint32_t PCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00253">stm32h743xx.h:253</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00250">stm32h743xx.h:250</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_ae818864200b315ff24e20004da2e649b"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae818864200b315ff24e20004da2e649b">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00285">stm32h743xx.h:285</a></div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l00251">stm32h743xx.h:251</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
