// Seed: 991406943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output supply0 id_2;
  output wire id_1;
  assign id_2 = -1 & -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_1 = 32'd16
) (
    input supply1 _id_0,
    input tri _id_1,
    output logic id_2,
    input tri id_3,
    output tri id_4,
    input uwire id_5
);
  logic id_7 = 1;
  supply1 [id_1 : -1] id_8 = -1;
  nand primCall (id_4, id_3, id_7);
  logic [1 : id_0] id_9 = 1'h0;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      @(posedge id_5);
    end
    id_2 <= id_0 < id_8;
  end
  module_0 modCall_1 (
      id_7,
      id_8,
      id_9,
      id_7,
      id_8
  );
endmodule
