{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683883407518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683883407518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:23:27 2023 " "Processing started: Fri May 12 17:23:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683883407518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683883407518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683883407519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683883407699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683883407700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dtrigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTrigger-dataflow " "Found design unit 1: DTrigger-dataflow" {  } { { "DTrigger.vhd" "" { Text "D:/VHDL/Counter/DTrigger.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412140 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTrigger " "Found entity 1: DTrigger" {  } { { "DTrigger.vhd" "" { Text "D:/VHDL/Counter/DTrigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Count " "Found design unit 1: Counter-Count" {  } { { "Counter.vhd" "" { Text "D:/VHDL/Counter/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412141 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/VHDL/Counter/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt10-asy10 " "Found design unit 1: Cnt10-asy10" {  } { { "Cnt10.vhd" "" { Text "D:/VHDL/Counter/Cnt10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt10 " "Found entity 1: Cnt10" {  } { { "Cnt10.vhd" "" { Text "D:/VHDL/Counter/Cnt10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt6-asy6 " "Found design unit 1: Cnt6-asy6" {  } { { "Cnt6.vhd" "" { Text "D:/VHDL/Counter/Cnt6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt6 " "Found entity 1: Cnt6" {  } { { "Cnt6.vhd" "" { Text "D:/VHDL/Counter/Cnt6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt60-asy60 " "Found design unit 1: Cnt60-asy60" {  } { { "Cnt60.vhd" "" { Text "D:/VHDL/Counter/Cnt60.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412143 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt60 " "Found entity 1: Cnt60" {  } { { "Cnt60.vhd" "" { Text "D:/VHDL/Counter/Cnt60.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-d " "Found design unit 1: digit-d" {  } { { "Digit.vhd" "" { Text "D:/VHDL/Counter/Digit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digit " "Found entity 1: Digit" {  } { { "Digit.vhd" "" { Text "D:/VHDL/Counter/Digit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stopwatch-watch " "Found design unit 1: Stopwatch-watch" {  } { { "Stopwatch.vhd" "" { Text "D:/VHDL/Counter/Stopwatch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.vhd" "" { Text "D:/VHDL/Counter/Stopwatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter64-Behavioral " "Found design unit 1: Counter64-Behavioral" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter64 " "Found entity 1: Counter64" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683883412145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683883412145 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned Counter64.vhd(42) " "VHDL Use Clause error at Counter64.vhd(42): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 42 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Design Software" 0 -1 1683883412146 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned numeric_std_vhdl1993.vhd(65) " "HDL error at numeric_std_vhdl1993.vhd(65): see declaration for object \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1683883412146 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned syn_arit.vhd(26) " "VHDL error at syn_arit.vhd(26): another match for \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683883412146 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "std_logic UNSIGNED Counter64.vhd(42) " "VHDL Type Conversion error at Counter64.vhd(42): cannot convert type \"std_logic\" to type \"UNSIGNED\"" {  } { { "Counter64.vhd" "" { Text "D:/VHDL/Counter/Counter64.vhd" 42 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Design Software" 0 -1 1683883412146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683883412180 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 17:23:32 2023 " "Processing ended: Fri May 12 17:23:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683883412180 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683883412180 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683883412180 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683883412180 ""}
