{
  "module_name": "rtl2832_priv.h",
  "hash_id": "fae88fef0a5e1199ddb3a2ef57a305143dc354c4dde36907c42758ddc6dbf164",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/rtl2832_priv.h",
  "human_readable_source": " \n \n\n#ifndef RTL2832_PRIV_H\n#define RTL2832_PRIV_H\n\n#include <linux/regmap.h>\n#include <linux/math64.h>\n#include <linux/bitops.h>\n\n#include <media/dvb_frontend.h>\n#include <linux/int_log.h>\n#include \"rtl2832.h\"\n\nstruct rtl2832_dev {\n\tstruct rtl2832_platform_data *pdata;\n\tstruct i2c_client *client;\n\tstruct regmap_config regmap_config;\n\tstruct regmap *regmap;\n\tstruct i2c_mux_core *muxc;\n\tstruct dvb_frontend fe;\n\tenum fe_status fe_status;\n\tu64 post_bit_error_prev;  \n\tu64 post_bit_error;\n\tu64 post_bit_count;\n\tbool sleeping;\n\tstruct delayed_work i2c_gate_work;\n\tunsigned long filters;  \n\tbool slave_ts;\n};\n\nstruct rtl2832_reg_entry {\n\tu16 start_address;\n\tu8 msb;\n\tu8 lsb;\n};\n\nstruct rtl2832_reg_value {\n\tint reg;\n\tu32 value;\n};\n\n \nenum DVBT_REG_BIT_NAME {\n\tDVBT_SOFT_RST,\n\tDVBT_IIC_REPEAT,\n\tDVBT_TR_WAIT_MIN_8K,\n\tDVBT_RSD_BER_FAIL_VAL,\n\tDVBT_EN_BK_TRK,\n\tDVBT_REG_PI,\n\tDVBT_REG_PFREQ_1_0,\n\tDVBT_PD_DA8,\n\tDVBT_LOCK_TH,\n\tDVBT_BER_PASS_SCAL,\n\tDVBT_CE_FFSM_BYPASS,\n\tDVBT_ALPHAIIR_N,\n\tDVBT_ALPHAIIR_DIF,\n\tDVBT_EN_TRK_SPAN,\n\tDVBT_LOCK_TH_LEN,\n\tDVBT_CCI_THRE,\n\tDVBT_CCI_MON_SCAL,\n\tDVBT_CCI_M0,\n\tDVBT_CCI_M1,\n\tDVBT_CCI_M2,\n\tDVBT_CCI_M3,\n\tDVBT_SPEC_INIT_0,\n\tDVBT_SPEC_INIT_1,\n\tDVBT_SPEC_INIT_2,\n\tDVBT_AD_EN_REG,\n\tDVBT_AD_EN_REG1,\n\tDVBT_EN_BBIN,\n\tDVBT_MGD_THD0,\n\tDVBT_MGD_THD1,\n\tDVBT_MGD_THD2,\n\tDVBT_MGD_THD3,\n\tDVBT_MGD_THD4,\n\tDVBT_MGD_THD5,\n\tDVBT_MGD_THD6,\n\tDVBT_MGD_THD7,\n\tDVBT_EN_CACQ_NOTCH,\n\tDVBT_AD_AV_REF,\n\tDVBT_PIP_ON,\n\tDVBT_SCALE1_B92,\n\tDVBT_SCALE1_B93,\n\tDVBT_SCALE1_BA7,\n\tDVBT_SCALE1_BA9,\n\tDVBT_SCALE1_BAA,\n\tDVBT_SCALE1_BAB,\n\tDVBT_SCALE1_BAC,\n\tDVBT_SCALE1_BB0,\n\tDVBT_SCALE1_BB1,\n\tDVBT_KB_P1,\n\tDVBT_KB_P2,\n\tDVBT_KB_P3,\n\tDVBT_OPT_ADC_IQ,\n\tDVBT_AD_AVI,\n\tDVBT_AD_AVQ,\n\tDVBT_K1_CR_STEP12,\n\tDVBT_TRK_KS_P2,\n\tDVBT_TRK_KS_I2,\n\tDVBT_TR_THD_SET2,\n\tDVBT_TRK_KC_P2,\n\tDVBT_TRK_KC_I2,\n\tDVBT_CR_THD_SET2,\n\tDVBT_PSET_IFFREQ,\n\tDVBT_SPEC_INV,\n\tDVBT_BW_INDEX,\n\tDVBT_RSAMP_RATIO,\n\tDVBT_CFREQ_OFF_RATIO,\n\tDVBT_FSM_STAGE,\n\tDVBT_RX_CONSTEL,\n\tDVBT_RX_HIER,\n\tDVBT_RX_C_RATE_LP,\n\tDVBT_RX_C_RATE_HP,\n\tDVBT_GI_IDX,\n\tDVBT_FFT_MODE_IDX,\n\tDVBT_RSD_BER_EST,\n\tDVBT_CE_EST_EVM,\n\tDVBT_RF_AGC_VAL,\n\tDVBT_IF_AGC_VAL,\n\tDVBT_DAGC_VAL,\n\tDVBT_SFREQ_OFF,\n\tDVBT_CFREQ_OFF,\n\tDVBT_POLAR_RF_AGC,\n\tDVBT_POLAR_IF_AGC,\n\tDVBT_AAGC_HOLD,\n\tDVBT_EN_RF_AGC,\n\tDVBT_EN_IF_AGC,\n\tDVBT_IF_AGC_MIN,\n\tDVBT_IF_AGC_MAX,\n\tDVBT_RF_AGC_MIN,\n\tDVBT_RF_AGC_MAX,\n\tDVBT_IF_AGC_MAN,\n\tDVBT_IF_AGC_MAN_VAL,\n\tDVBT_RF_AGC_MAN,\n\tDVBT_RF_AGC_MAN_VAL,\n\tDVBT_DAGC_TRG_VAL,\n\tDVBT_AGC_TARG_VAL,\n\tDVBT_LOOP_GAIN_3_0,\n\tDVBT_LOOP_GAIN_4,\n\tDVBT_VTOP,\n\tDVBT_KRF,\n\tDVBT_AGC_TARG_VAL_0,\n\tDVBT_AGC_TARG_VAL_8_1,\n\tDVBT_AAGC_LOOP_GAIN,\n\tDVBT_LOOP_GAIN2_3_0,\n\tDVBT_LOOP_GAIN2_4,\n\tDVBT_LOOP_GAIN3,\n\tDVBT_VTOP1,\n\tDVBT_VTOP2,\n\tDVBT_VTOP3,\n\tDVBT_KRF1,\n\tDVBT_KRF2,\n\tDVBT_KRF3,\n\tDVBT_KRF4,\n\tDVBT_EN_GI_PGA,\n\tDVBT_THD_LOCK_UP,\n\tDVBT_THD_LOCK_DW,\n\tDVBT_THD_UP1,\n\tDVBT_THD_DW1,\n\tDVBT_INTER_CNT_LEN,\n\tDVBT_GI_PGA_STATE,\n\tDVBT_EN_AGC_PGA,\n\tDVBT_CKOUTPAR,\n\tDVBT_CKOUT_PWR,\n\tDVBT_SYNC_DUR,\n\tDVBT_ERR_DUR,\n\tDVBT_SYNC_LVL,\n\tDVBT_ERR_LVL,\n\tDVBT_VAL_LVL,\n\tDVBT_SERIAL,\n\tDVBT_SER_LSB,\n\tDVBT_CDIV_PH0,\n\tDVBT_CDIV_PH1,\n\tDVBT_MPEG_IO_OPT_2_2,\n\tDVBT_MPEG_IO_OPT_1_0,\n\tDVBT_CKOUTPAR_PIP,\n\tDVBT_CKOUT_PWR_PIP,\n\tDVBT_SYNC_LVL_PIP,\n\tDVBT_ERR_LVL_PIP,\n\tDVBT_VAL_LVL_PIP,\n\tDVBT_CKOUTPAR_PID,\n\tDVBT_CKOUT_PWR_PID,\n\tDVBT_SYNC_LVL_PID,\n\tDVBT_ERR_LVL_PID,\n\tDVBT_VAL_LVL_PID,\n\tDVBT_SM_PASS,\n\tDVBT_UPDATE_REG_2,\n\tDVBT_BTHD_P3,\n\tDVBT_BTHD_D3,\n\tDVBT_FUNC4_REG0,\n\tDVBT_FUNC4_REG1,\n\tDVBT_FUNC4_REG2,\n\tDVBT_FUNC4_REG3,\n\tDVBT_FUNC4_REG4,\n\tDVBT_FUNC4_REG5,\n\tDVBT_FUNC4_REG6,\n\tDVBT_FUNC4_REG7,\n\tDVBT_FUNC4_REG8,\n\tDVBT_FUNC4_REG9,\n\tDVBT_FUNC4_REG10,\n\tDVBT_FUNC5_REG0,\n\tDVBT_FUNC5_REG1,\n\tDVBT_FUNC5_REG2,\n\tDVBT_FUNC5_REG3,\n\tDVBT_FUNC5_REG4,\n\tDVBT_FUNC5_REG5,\n\tDVBT_FUNC5_REG6,\n\tDVBT_FUNC5_REG7,\n\tDVBT_FUNC5_REG8,\n\tDVBT_FUNC5_REG9,\n\tDVBT_FUNC5_REG10,\n\tDVBT_FUNC5_REG11,\n\tDVBT_FUNC5_REG12,\n\tDVBT_FUNC5_REG13,\n\tDVBT_FUNC5_REG14,\n\tDVBT_FUNC5_REG15,\n\tDVBT_FUNC5_REG16,\n\tDVBT_FUNC5_REG17,\n\tDVBT_FUNC5_REG18,\n\tDVBT_AD7_SETTING,\n\tDVBT_RSSI_R,\n\tDVBT_ACI_DET_IND,\n\tDVBT_REG_MON,\n\tDVBT_REG_MONSEL,\n\tDVBT_REG_GPE,\n\tDVBT_REG_GPO,\n\tDVBT_REG_4MSEL,\n\tDVBT_TEST_REG_1,\n\tDVBT_TEST_REG_2,\n\tDVBT_TEST_REG_3,\n\tDVBT_TEST_REG_4,\n\tDVBT_REG_BIT_NAME_ITEM_TERMINATOR,\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_fc2580[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x39},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x5a},\n\t{DVBT_AAGC_LOOP_GAIN,           0x16},\n\t{DVBT_LOOP_GAIN2_3_0,            0x6},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x16},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x9c},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9f4},\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_tua9001[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x39},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x5a},\n\t{DVBT_AAGC_LOOP_GAIN,           0x16},\n\t{DVBT_LOOP_GAIN2_3_0,            0x6},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x16},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x9c},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9f4},\n\t{DVBT_OPT_ADC_IQ,                0x1},\n\t{DVBT_AD_AVI,                    0x0},\n\t{DVBT_AD_AVQ,                    0x0},\n\t{DVBT_SPEC_INV,                  0x0},\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_fc0012[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x5a},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x5a},\n\t{DVBT_AAGC_LOOP_GAIN,           0x16},\n\t{DVBT_LOOP_GAIN2_3_0,            0x6},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x16},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x80},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9bf},\n\t{DVBT_EN_GI_PGA,                 0x0},\n\t{DVBT_THD_LOCK_UP,               0x0},\n\t{DVBT_THD_LOCK_DW,               0x0},\n\t{DVBT_THD_UP1,                  0x11},\n\t{DVBT_THD_DW1,                  0xef},\n\t{DVBT_INTER_CNT_LEN,             0xc},\n\t{DVBT_GI_PGA_STATE,              0x0},\n\t{DVBT_EN_AGC_PGA,                0x1},\n\t{DVBT_IF_AGC_MAN,                0x0},\n\t{DVBT_SPEC_INV,                  0x0},\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_e4000[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x5a},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x5a},\n\t{DVBT_AAGC_LOOP_GAIN,           0x18},\n\t{DVBT_LOOP_GAIN2_3_0,            0x8},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x18},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x80},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9d4},\n\t{DVBT_EN_GI_PGA,                 0x0},\n\t{DVBT_THD_LOCK_UP,               0x0},\n\t{DVBT_THD_LOCK_DW,               0x0},\n\t{DVBT_THD_UP1,                  0x14},\n\t{DVBT_THD_DW1,                  0xec},\n\t{DVBT_INTER_CNT_LEN,             0xc},\n\t{DVBT_GI_PGA_STATE,              0x0},\n\t{DVBT_EN_AGC_PGA,                0x1},\n\t{DVBT_REG_GPE,                   0x1},\n\t{DVBT_REG_GPO,                   0x1},\n\t{DVBT_REG_MONSEL,                0x1},\n\t{DVBT_REG_MON,                   0x1},\n\t{DVBT_REG_4MSEL,                 0x0},\n\t{DVBT_SPEC_INV,                  0x0},\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_r820t[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x39},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x40},\n\t{DVBT_AAGC_LOOP_GAIN,           0x16},\n\t{DVBT_LOOP_GAIN2_3_0,            0x8},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x18},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x80},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9f4},\n\t{DVBT_SPEC_INV,                  0x1},\n};\n\nstatic const struct rtl2832_reg_value rtl2832_tuner_init_si2157[] = {\n\t{DVBT_DAGC_TRG_VAL,             0x39},\n\t{DVBT_AGC_TARG_VAL_0,            0x0},\n\t{DVBT_AGC_TARG_VAL_8_1,         0x40},\n\t{DVBT_AAGC_LOOP_GAIN,           0x16},\n\t{DVBT_LOOP_GAIN2_3_0,            0x8},\n\t{DVBT_LOOP_GAIN2_4,              0x1},\n\t{DVBT_LOOP_GAIN3,               0x18},\n\t{DVBT_VTOP1,                    0x35},\n\t{DVBT_VTOP2,                    0x21},\n\t{DVBT_VTOP3,                    0x21},\n\t{DVBT_KRF1,                      0x0},\n\t{DVBT_KRF2,                     0x40},\n\t{DVBT_KRF3,                     0x10},\n\t{DVBT_KRF4,                     0x10},\n\t{DVBT_IF_AGC_MIN,               0x80},\n\t{DVBT_IF_AGC_MAX,               0x7f},\n\t{DVBT_RF_AGC_MIN,               0x80},\n\t{DVBT_RF_AGC_MAX,               0x7f},\n\t{DVBT_POLAR_RF_AGC,              0x0},\n\t{DVBT_POLAR_IF_AGC,              0x0},\n\t{DVBT_AD7_SETTING,            0xe9f4},\n\t{DVBT_SPEC_INV,                  0x0},\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}