/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:26:13 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VICE2_VIP_0_0_H__
#define BCHP_VICE2_VIP_0_0_H__

/***************************************************************************
 *VICE2_VIP_0_0 - Video Input Processing Registers
 ***************************************************************************/
#define BCHP_VICE2_VIP_0_0_FW_CONTROL            0x206ef000 /* [RW] VIP FW Control */
#define BCHP_VICE2_VIP_0_0_CONFIG                0x206ef004 /* [DBRW] VIP Configure */
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE    0x206ef008 /* [DBRW] Current Expected Input Picture Size */
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE   0x206ef00c /* [DBRW] Current Picture Size */
#define BCHP_VICE2_VIP_0_0_LUMA_ADDR             0x206ef010 /* [DBRW] Current Picture Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY             0x206ef014 /* [DBRW] Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP_0_0_DCMH1V_ADDR           0x206ef018 /* [DBRW] Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY           0x206ef01c /* [DBRW] Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP_0_0_DCMH2V_ADDR           0x206ef020 /* [DBRW] Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY           0x206ef024 /* [DBRW] Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_ADDR       0x206ef028 /* [DBRW] Current Picture 420 Chroma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY       0x206ef02c /* [DBRW] Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_ADDR     0x206ef030 /* [DBRW] Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY     0x206ef034 /* [DBRW] Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride */
#define BCHP_VICE2_VIP_0_0_PCC_LUMA_ADDR         0x206ef038 /* [DBRW] Previous Picture Frame/Top/Bottom Buffer Address for PCC */
#define BCHP_VICE2_VIP_0_0_HIST_LUMA_ADDR        0x206ef03c /* [DBRW] Previous Picture Frame/Top/Bottom Buffer Address for Histogram */
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE        0x206ef040 /* [DBRW] PCC Line Range */
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE        0x206ef044 /* [DBRW] PCC Core Value */
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE       0x206ef048 /* [DBRW] Histogram Line Range */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0      0x206ef04c /* [DBRW] Histogram Threshold 0~1 and SCAD Core Value */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1      0x206ef050 /* [DBRW] Histogram Threshold 2~4 */
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA      0x206ef054 /* [DBRW] BVB PADDING DATA */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR      0x206ef058 /* [XRW] BVB Status Clear */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS            0x206ef05c /* [RO] BVB Status */
#define BCHP_VICE2_VIP_0_0_SCRATCH               0x206ef060 /* [RW] Scratch Register */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_0         0x206ef064 /* [RO] Histogram Status 0 */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_1         0x206ef068 /* [RO] Histogram Status 1 */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_2         0x206ef06c /* [RO] Histogram Status 2 */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_3         0x206ef070 /* [RO] Histogram Status 3 */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_4         0x206ef074 /* [RO] Histogram Status 4 */
#define BCHP_VICE2_VIP_0_0_SCAD_STATUS           0x206ef078 /* [RO] SCAD Status */
#define BCHP_VICE2_VIP_0_0_SINGLE_PCC_STATUS     0x206ef07c /* [RO] PCC Status 0 */
#define BCHP_VICE2_VIP_0_0_DOUBLE_PCC_STATUS     0x206ef080 /* [RO] PCC Status 1 */
#define BCHP_VICE2_VIP_0_0_STATUS                0x206ef084 /* [RO] VIP Status */
#define BCHP_VICE2_VIP_0_0_REG_STATUS            0x206ef088 /* [RO] REG Status */
#define BCHP_VICE2_VIP_0_0_DEBUG                 0x206ef08c /* [RO] DEBUG */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE     0x206ef094 /* [RW] ERR_STATUS_ENABLE */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR        0x206ef098 /* [WO] ERR_STATUS_CLR */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS            0x206ef09c /* [RO] ERR_STATUS */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL          0x206ef0a0 /* [DBRW] BVN CRC Control Register */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS      0x206ef0a4 /* [RO] BVN CRC Luma Status Register */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS      0x206ef0a8 /* [RO] BVN CRC Chroma Status Register */
#define BCHP_VICE2_VIP_0_0_DCXV_CFG              0x206ef100 /* [DBRW] DCXV Configuration */
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL        0x206ef200 /* [RW] TPG FW Control */
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG            0x206ef204 /* [RW] TPG Configure */
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE      0x206ef208 /* [RW] Active Picture Size */
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE         0x206ef20c /* [RW] Blanking Period Size */
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE          0x206ef210 /* [RW] Pattern Size */
#define BCHP_VICE2_VIP_0_0_STEP_SIZE             0x206ef214 /* [RW] Step Size */
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE           0x206ef218 /* [RW] YCrCb value */
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY      0x206ef21c /* [RW] Picture ready interrupt to ARC delay value */
#define BCHP_VICE2_VIP_0_0_NUMBER_OF_PICS        0x206ef220 /* [RW] Number of pictures the TPG will generate */
#define BCHP_VICE2_VIP_0_0_TPG_STATUS            0x206ef224 /* [RO] TPG status */

/***************************************************************************
 *FW_CONTROL - VIP FW Control
 ***************************************************************************/
/* VICE2_VIP_0_0 :: FW_CONTROL :: reserved0 [31:05] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_reserved0_MASK               0xffffffe0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_reserved0_SHIFT              5

/* VICE2_VIP_0_0 :: FW_CONTROL :: DROP_PIC_A2N_CLR [04:04] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DROP_PIC_A2N_CLR_MASK        0x00000010
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DROP_PIC_A2N_CLR_SHIFT       4

/* VICE2_VIP_0_0 :: FW_CONTROL :: DONE_RD_HIST [03:03] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_HIST_MASK            0x00000008
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_HIST_SHIFT           3
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_HIST_DEFAULT         0x00000001
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_HIST_NULL            0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_HIST_DONE            1

/* VICE2_VIP_0_0 :: FW_CONTROL :: DONE_RD_PCC [02:02] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_PCC_MASK             0x00000004
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_PCC_SHIFT            2
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_PCC_DEFAULT          0x00000001
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_PCC_NULL             0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_RD_PCC_DONE             1

/* VICE2_VIP_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_PIC_START_MASK               0x00000002
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_PIC_START_SHIFT              1
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_PIC_START_DEFAULT            0x00000000
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_PIC_START_NULL               0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_PIC_START_START              1

/* VICE2_VIP_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_WR_REG_MASK             0x00000001
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_WR_REG_SHIFT            0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT          0x00000000
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_WR_REG_NULL             0
#define BCHP_VICE2_VIP_0_0_FW_CONTROL_DONE_WR_REG_DONE             1

/***************************************************************************
 *CONFIG - VIP Configure
 ***************************************************************************/
/* VICE2_VIP_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_VIP_0_0_CONFIG_AUTO_SHUTOFF_MASK                0x80000000
#define BCHP_VICE2_VIP_0_0_CONFIG_AUTO_SHUTOFF_SHIFT               31
#define BCHP_VICE2_VIP_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT             0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_AUTO_SHUTOFF_DISABLE             0
#define BCHP_VICE2_VIP_0_0_CONFIG_AUTO_SHUTOFF_ENABLE              1

/* VICE2_VIP_0_0 :: CONFIG :: reserved0 [30:30] */
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved0_MASK                   0x40000000
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved0_SHIFT                  30

/* VICE2_VIP_0_0 :: CONFIG :: CBCR_SWAP [29:29] */
#define BCHP_VICE2_VIP_0_0_CONFIG_CBCR_SWAP_MASK                   0x20000000
#define BCHP_VICE2_VIP_0_0_CONFIG_CBCR_SWAP_SHIFT                  29
#define BCHP_VICE2_VIP_0_0_CONFIG_CBCR_SWAP_DEFAULT                0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_CBCR_SWAP_SWAP                   1
#define BCHP_VICE2_VIP_0_0_CONFIG_CBCR_SWAP_UNSWAP                 0

/* VICE2_VIP_0_0 :: CONFIG :: LUMA_CHROMA_SWAP [28:28] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_CHROMA_SWAP_MASK            0x10000000
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_CHROMA_SWAP_SHIFT           28
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_CHROMA_SWAP_DEFAULT         0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_CHROMA_SWAP_SWAP            1
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_CHROMA_SWAP_UNSWAP          0

/* VICE2_VIP_0_0 :: CONFIG :: reserved1 [27:21] */
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved1_MASK                   0x0fe00000
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved1_SHIFT                  21

/* VICE2_VIP_0_0 :: CONFIG :: DRAM_STRIPE_WIDTH [20:20] */
#define BCHP_VICE2_VIP_0_0_CONFIG_DRAM_STRIPE_WIDTH_MASK           0x00100000
#define BCHP_VICE2_VIP_0_0_CONFIG_DRAM_STRIPE_WIDTH_SHIFT          20
#define BCHP_VICE2_VIP_0_0_CONFIG_DRAM_STRIPE_WIDTH_DEFAULT        0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_256      0
#define BCHP_VICE2_VIP_0_0_CONFIG_DRAM_STRIPE_WIDTH_BYTES_128      1

/* VICE2_VIP_0_0 :: CONFIG :: reserved2 [19:19] */
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved2_MASK                   0x00080000
#define BCHP_VICE2_VIP_0_0_CONFIG_reserved2_SHIFT                  19

/* VICE2_VIP_0_0 :: CONFIG :: HISTOGRAM_SEL [18:17] */
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_MASK               0x00060000
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_SHIFT              17
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_DEFAULT            0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_LUMA               0
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_LUMA_DCMH1V        1
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SEL_LUMA_DCMH2V        2

/* VICE2_VIP_0_0 :: CONFIG :: HISTOGRAM [16:16] */
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_MASK                   0x00010000
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_SHIFT                  16
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_DEFAULT                0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_DISABLE                0
#define BCHP_VICE2_VIP_0_0_CONFIG_HISTOGRAM_ENABLE                 1

/* VICE2_VIP_0_0 :: CONFIG :: PCC_SEL [15:14] */
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_MASK                     0x0000c000
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_SHIFT                    14
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_DEFAULT                  0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_LUMA                     0
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_LUMA_DCMH1V              1
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SEL_LUMA_DCMH2V              2

/* VICE2_VIP_0_0 :: CONFIG :: PCC [13:13] */
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_MASK                         0x00002000
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_SHIFT                        13
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_DEFAULT                      0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_DISABLE                      0
#define BCHP_VICE2_VIP_0_0_CONFIG_PCC_ENABLE                       1

/* VICE2_VIP_0_0 :: CONFIG :: SHIFT_CHROMA [12:12] */
#define BCHP_VICE2_VIP_0_0_CONFIG_SHIFT_CHROMA_MASK                0x00001000
#define BCHP_VICE2_VIP_0_0_CONFIG_SHIFT_CHROMA_SHIFT               12
#define BCHP_VICE2_VIP_0_0_CONFIG_SHIFT_CHROMA_DEFAULT             0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_SHIFT_CHROMA_DISABLE             0
#define BCHP_VICE2_VIP_0_0_CONFIG_SHIFT_CHROMA_ENABLE              1

/* VICE2_VIP_0_0 :: CONFIG :: CHROMA_420 [11:11] */
#define BCHP_VICE2_VIP_0_0_CONFIG_CHROMA_420_MASK                  0x00000800
#define BCHP_VICE2_VIP_0_0_CONFIG_CHROMA_420_SHIFT                 11
#define BCHP_VICE2_VIP_0_0_CONFIG_CHROMA_420_DEFAULT               0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_CHROMA_420_DISABLE               0
#define BCHP_VICE2_VIP_0_0_CONFIG_CHROMA_420_ENABLE                1

/* VICE2_VIP_0_0 :: CONFIG :: LUMA_DCMH2V [10:10] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH2V_MASK                 0x00000400
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH2V_SHIFT                10
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH2V_DEFAULT              0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH2V_DISABLE              0
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH2V_ENABLE               1

/* VICE2_VIP_0_0 :: CONFIG :: LUMA_DCMH1V [09:09] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH1V_MASK                 0x00000200
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH1V_SHIFT                9
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH1V_DEFAULT              0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH1V_DISABLE              0
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH1V_ENABLE               1

/* VICE2_VIP_0_0 :: CONFIG :: LUMA [08:08] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_MASK                        0x00000100
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_SHIFT                       8
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DEFAULT                     0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DISABLE                     0
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_ENABLE                      1

/* VICE2_VIP_0_0 :: CONFIG :: LINEAR_ENDIANESS [07:07] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LINEAR_ENDIANESS_MASK            0x00000080
#define BCHP_VICE2_VIP_0_0_CONFIG_LINEAR_ENDIANESS_SHIFT           7
#define BCHP_VICE2_VIP_0_0_CONFIG_LINEAR_ENDIANESS_DEFAULT         0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_LINEAR_ENDIANESS_BIG_ENDIAN      0
#define BCHP_VICE2_VIP_0_0_CONFIG_LINEAR_ENDIANESS_LITTLE_ENDIAN   1

/* VICE2_VIP_0_0 :: CONFIG :: ADDRESSING_MODE [06:06] */
#define BCHP_VICE2_VIP_0_0_CONFIG_ADDRESSING_MODE_MASK             0x00000040
#define BCHP_VICE2_VIP_0_0_CONFIG_ADDRESSING_MODE_SHIFT            6
#define BCHP_VICE2_VIP_0_0_CONFIG_ADDRESSING_MODE_DEFAULT          0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_ADDRESSING_MODE_STRIPE           0
#define BCHP_VICE2_VIP_0_0_CONFIG_ADDRESSING_MODE_LINEAR           1

/* VICE2_VIP_0_0 :: CONFIG :: LUMA_DCMH [05:05] */
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH_MASK                   0x00000020
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH_SHIFT                  5
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH_DEFAULT                0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH_H4                     0
#define BCHP_VICE2_VIP_0_0_CONFIG_LUMA_DCMH_H2                     1

/* VICE2_VIP_0_0 :: CONFIG :: PADDING_MODE [04:04] */
#define BCHP_VICE2_VIP_0_0_CONFIG_PADDING_MODE_MASK                0x00000010
#define BCHP_VICE2_VIP_0_0_CONFIG_PADDING_MODE_SHIFT               4
#define BCHP_VICE2_VIP_0_0_CONFIG_PADDING_MODE_DEFAULT             0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_PADDING_MODE_DISABLE             0
#define BCHP_VICE2_VIP_0_0_CONFIG_PADDING_MODE_ENABLE              1

/* VICE2_VIP_0_0 :: CONFIG :: INPUT_TYPE [03:02] */
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_MASK                  0x0000000c
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_SHIFT                 2
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_DEFAULT               0x00000002
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_TOP_FIELD             0
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_BOTTOM_FIELD          1
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_FRAME                 2
#define BCHP_VICE2_VIP_0_0_CONFIG_INPUT_TYPE_RESERVED              3

/* VICE2_VIP_0_0 :: CONFIG :: DROP_PROCESS_MODE [01:01] */
#define BCHP_VICE2_VIP_0_0_CONFIG_DROP_PROCESS_MODE_MASK           0x00000002
#define BCHP_VICE2_VIP_0_0_CONFIG_DROP_PROCESS_MODE_SHIFT          1
#define BCHP_VICE2_VIP_0_0_CONFIG_DROP_PROCESS_MODE_DEFAULT        0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_DROP_PROCESS_MODE_DROP           0
#define BCHP_VICE2_VIP_0_0_CONFIG_DROP_PROCESS_MODE_PROCESS        1

/* VICE2_VIP_0_0 :: CONFIG :: ENABLE_CTRL [00:00] */
#define BCHP_VICE2_VIP_0_0_CONFIG_ENABLE_CTRL_MASK                 0x00000001
#define BCHP_VICE2_VIP_0_0_CONFIG_ENABLE_CTRL_SHIFT                0
#define BCHP_VICE2_VIP_0_0_CONFIG_ENABLE_CTRL_DEFAULT              0x00000000
#define BCHP_VICE2_VIP_0_0_CONFIG_ENABLE_CTRL_ENABLE_BY_PICTURE    1
#define BCHP_VICE2_VIP_0_0_CONFIG_ENABLE_CTRL_ALWAYS_ENABLE        0

/***************************************************************************
 *INPUT_PICTURE_SIZE - Current Expected Input Picture Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: INPUT_PICTURE_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_reserved0_MASK       0xf8000000
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_reserved0_SHIFT      27

/* VICE2_VIP_0_0 :: INPUT_PICTURE_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_HSIZE_MASK           0x07ff0000
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_HSIZE_SHIFT          16
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_HSIZE_DEFAULT        0x000002d0

/* VICE2_VIP_0_0 :: INPUT_PICTURE_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_reserved1_MASK       0x0000f800
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_reserved1_SHIFT      11

/* VICE2_VIP_0_0 :: INPUT_PICTURE_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_VSIZE_MASK           0x000007ff
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_VSIZE_SHIFT          0
#define BCHP_VICE2_VIP_0_0_INPUT_PICTURE_SIZE_VSIZE_DEFAULT        0x000001e0

/***************************************************************************
 *OUTPUT_PICTURE_SIZE - Current Picture Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: OUTPUT_PICTURE_SIZE :: reserved0 [31:15] */
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_reserved0_MASK      0xffff8000
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_reserved0_SHIFT     15

/* VICE2_VIP_0_0 :: OUTPUT_PICTURE_SIZE :: HSIZE_MB [14:08] */
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_MASK       0x00007f00
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_SHIFT      8
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_HSIZE_MB_DEFAULT    0x00000028

/* VICE2_VIP_0_0 :: OUTPUT_PICTURE_SIZE :: reserved1 [07:07] */
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_reserved1_MASK      0x00000080
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_reserved1_SHIFT     7

/* VICE2_VIP_0_0 :: OUTPUT_PICTURE_SIZE :: VSIZE_MB [06:00] */
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_MASK       0x0000007f
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_SHIFT      0
#define BCHP_VICE2_VIP_0_0_OUTPUT_PICTURE_SIZE_VSIZE_MB_DEFAULT    0x0000001e

/***************************************************************************
 *LUMA_ADDR - Current Picture Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP_0_0 :: LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_LUMA_ADDR_ADDR_MASK                     0xffffffff
#define BCHP_VICE2_VIP_0_0_LUMA_ADDR_ADDR_SHIFT                    0
#define BCHP_VICE2_VIP_0_0_LUMA_ADDR_ADDR_DEFAULT                  0x00000000

/***************************************************************************
 *LUMA_NMBY - Current Picture Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP_0_0 :: LUMA_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_reserved0_MASK                0xfffe0000
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_reserved0_SHIFT               17

/* VICE2_VIP_0_0 :: LUMA_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_LINE_STRIDE_MODE_MASK         0x00010000
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_LINE_STRIDE_MODE_SHIFT        16
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_LINE_STRIDE_MODE_DEFAULT      0x00000000
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_LINE_STRIDE_MODE_FIELD        0
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_LINE_STRIDE_MODE_FRAME        1

/* VICE2_VIP_0_0 :: LUMA_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_reserved1_MASK                0x0000fc00
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_reserved1_SHIFT               10

/* VICE2_VIP_0_0 :: LUMA_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_NMBY_MASK                     0x000003ff
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_NMBY_SHIFT                    0
#define BCHP_VICE2_VIP_0_0_LUMA_NMBY_NMBY_DEFAULT                  0x00000048

/***************************************************************************
 *DCMH1V_ADDR - Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DCMH1V_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_DCMH1V_ADDR_ADDR_MASK                   0xffffffff
#define BCHP_VICE2_VIP_0_0_DCMH1V_ADDR_ADDR_SHIFT                  0
#define BCHP_VICE2_VIP_0_0_DCMH1V_ADDR_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *DCMH1V_NMBY - Current Picture Horizontal Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DCMH1V_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_reserved0_MASK              0xfffe0000
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_reserved0_SHIFT             17

/* VICE2_VIP_0_0 :: DCMH1V_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_LINE_STRIDE_MODE_MASK       0x00010000
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_LINE_STRIDE_MODE_SHIFT      16
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_LINE_STRIDE_MODE_DEFAULT    0x00000000
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_LINE_STRIDE_MODE_FIELD      0
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_LINE_STRIDE_MODE_FRAME      1

/* VICE2_VIP_0_0 :: DCMH1V_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_reserved1_MASK              0x0000fc00
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_reserved1_SHIFT             10

/* VICE2_VIP_0_0 :: DCMH1V_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_NMBY_MASK                   0x000003ff
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_NMBY_SHIFT                  0
#define BCHP_VICE2_VIP_0_0_DCMH1V_NMBY_NMBY_DEFAULT                0x00000048

/***************************************************************************
 *DCMH2V_ADDR - Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DCMH2V_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_DCMH2V_ADDR_ADDR_MASK                   0xffffffff
#define BCHP_VICE2_VIP_0_0_DCMH2V_ADDR_ADDR_SHIFT                  0
#define BCHP_VICE2_VIP_0_0_DCMH2V_ADDR_ADDR_DEFAULT                0x00000000

/***************************************************************************
 *DCMH2V_NMBY - Current Picture Both Horizontal and Vertical Decimated Luma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DCMH2V_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_reserved0_MASK              0xfffe0000
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_reserved0_SHIFT             17

/* VICE2_VIP_0_0 :: DCMH2V_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_LINE_STRIDE_MODE_MASK       0x00010000
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_LINE_STRIDE_MODE_SHIFT      16
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_LINE_STRIDE_MODE_DEFAULT    0x00000000
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_LINE_STRIDE_MODE_FIELD      0
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_LINE_STRIDE_MODE_FRAME      1

/* VICE2_VIP_0_0 :: DCMH2V_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_reserved1_MASK              0x0000fc00
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_reserved1_SHIFT             10

/* VICE2_VIP_0_0 :: DCMH2V_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_NMBY_MASK                   0x000003ff
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_NMBY_SHIFT                  0
#define BCHP_VICE2_VIP_0_0_DCMH2V_NMBY_NMBY_DEFAULT                0x00000048

/***************************************************************************
 *CHROMA_420_ADDR - Current Picture 420 Chroma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP_0_0 :: CHROMA_420_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_ADDR_ADDR_MASK               0xffffffff
#define BCHP_VICE2_VIP_0_0_CHROMA_420_ADDR_ADDR_SHIFT              0
#define BCHP_VICE2_VIP_0_0_CHROMA_420_ADDR_ADDR_DEFAULT            0x00000000

/***************************************************************************
 *CHROMA_420_NMBY - Current Picture 420 Chroma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP_0_0 :: CHROMA_420_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_reserved0_MASK          0xfffe0000
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_reserved0_SHIFT         17

/* VICE2_VIP_0_0 :: CHROMA_420_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_LINE_STRIDE_MODE_MASK   0x00010000
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_LINE_STRIDE_MODE_SHIFT  16
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_LINE_STRIDE_MODE_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_LINE_STRIDE_MODE_FIELD  0
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_LINE_STRIDE_MODE_FRAME  1

/* VICE2_VIP_0_0 :: CHROMA_420_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_reserved1_MASK          0x0000fc00
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_reserved1_SHIFT         10

/* VICE2_VIP_0_0 :: CHROMA_420_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_NMBY_MASK               0x000003ff
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_NMBY_SHIFT              0
#define BCHP_VICE2_VIP_0_0_CHROMA_420_NMBY_NMBY_DEFAULT            0x00000048

/***************************************************************************
 *SHIFT_CHROMA_ADDR - Current Picture Shifted Chroma Frame/Top/Bottom Buffer Address
 ***************************************************************************/
/* VICE2_VIP_0_0 :: SHIFT_CHROMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_ADDR_ADDR_MASK             0xffffffff
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_ADDR_ADDR_SHIFT            0
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_ADDR_ADDR_DEFAULT          0x00000000

/***************************************************************************
 *SHIFT_CHROMA_NMBY - Current Picture Shifted Chroma Frame/Top/Bottom Buffer NMBY and Line Stride
 ***************************************************************************/
/* VICE2_VIP_0_0 :: SHIFT_CHROMA_NMBY :: reserved0 [31:17] */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_reserved0_MASK        0xfffe0000
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_reserved0_SHIFT       17

/* VICE2_VIP_0_0 :: SHIFT_CHROMA_NMBY :: LINE_STRIDE_MODE [16:16] */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_MASK 0x00010000
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_SHIFT 16
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_FIELD 0
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_LINE_STRIDE_MODE_FRAME 1

/* VICE2_VIP_0_0 :: SHIFT_CHROMA_NMBY :: reserved1 [15:10] */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_reserved1_MASK        0x0000fc00
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_reserved1_SHIFT       10

/* VICE2_VIP_0_0 :: SHIFT_CHROMA_NMBY :: NMBY [09:00] */
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_NMBY_MASK             0x000003ff
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_NMBY_SHIFT            0
#define BCHP_VICE2_VIP_0_0_SHIFT_CHROMA_NMBY_NMBY_DEFAULT          0x00000048

/***************************************************************************
 *PCC_LUMA_ADDR - Previous Picture Frame/Top/Bottom Buffer Address for PCC
 ***************************************************************************/
/* VICE2_VIP_0_0 :: PCC_LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_PCC_LUMA_ADDR_ADDR_MASK                 0xffffffff
#define BCHP_VICE2_VIP_0_0_PCC_LUMA_ADDR_ADDR_SHIFT                0
#define BCHP_VICE2_VIP_0_0_PCC_LUMA_ADDR_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *HIST_LUMA_ADDR - Previous Picture Frame/Top/Bottom Buffer Address for Histogram
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_LUMA_ADDR :: ADDR [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_LUMA_ADDR_ADDR_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_LUMA_ADDR_ADDR_SHIFT               0
#define BCHP_VICE2_VIP_0_0_HIST_LUMA_ADDR_ADDR_DEFAULT             0x00000000

/***************************************************************************
 *PCC_LINE_RANGE - PCC Line Range
 ***************************************************************************/
/* VICE2_VIP_0_0 :: PCC_LINE_RANGE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_reserved0_MASK           0xf0000000
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_reserved0_SHIFT          28

/* VICE2_VIP_0_0 :: PCC_LINE_RANGE :: START_LINE [27:16] */
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_START_LINE_MASK          0x0fff0000
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_START_LINE_SHIFT         16
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_START_LINE_DEFAULT       0x00000000

/* VICE2_VIP_0_0 :: PCC_LINE_RANGE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_reserved1_MASK           0x0000f000
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_reserved1_SHIFT          12

/* VICE2_VIP_0_0 :: PCC_LINE_RANGE :: END_LINE [11:00] */
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_END_LINE_MASK            0x00000fff
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_END_LINE_SHIFT           0
#define BCHP_VICE2_VIP_0_0_PCC_LINE_RANGE_END_LINE_DEFAULT         0x000000ef

/***************************************************************************
 *PCC_CORE_VALUE - PCC Core Value
 ***************************************************************************/
/* VICE2_VIP_0_0 :: PCC_CORE_VALUE :: reserved0 [31:05] */
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE_reserved0_MASK           0xffffffe0
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE_reserved0_SHIFT          5

/* VICE2_VIP_0_0 :: PCC_CORE_VALUE :: CORE_VALUE [04:00] */
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE_CORE_VALUE_MASK          0x0000001f
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE_CORE_VALUE_SHIFT         0
#define BCHP_VICE2_VIP_0_0_PCC_CORE_VALUE_CORE_VALUE_DEFAULT       0x00000006

/***************************************************************************
 *HIST_LINE_RANGE - Histogram Line Range
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_LINE_RANGE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_reserved0_MASK          0xf0000000
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_reserved0_SHIFT         28

/* VICE2_VIP_0_0 :: HIST_LINE_RANGE :: START_LINE [27:16] */
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_START_LINE_MASK         0x0fff0000
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_START_LINE_SHIFT        16
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_START_LINE_DEFAULT      0x00000000

/* VICE2_VIP_0_0 :: HIST_LINE_RANGE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_reserved1_MASK          0x0000f000
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_reserved1_SHIFT         12

/* VICE2_VIP_0_0 :: HIST_LINE_RANGE :: END_LINE [11:00] */
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_END_LINE_MASK           0x00000fff
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_END_LINE_SHIFT          0
#define BCHP_VICE2_VIP_0_0_HIST_LINE_RANGE_END_LINE_DEFAULT        0x000000ef

/***************************************************************************
 *HIST_THRESHOLD_0 - Histogram Threshold 0~1 and SCAD Core Value
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_THRESHOLD_0 :: THRESHOLD1 [31:24] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD1_MASK        0xff000000
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD1_SHIFT       24
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD1_DEFAULT     0x00000008

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_0 :: THRESHOLD0 [23:16] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD0_MASK        0x00ff0000
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD0_SHIFT       16
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_THRESHOLD0_DEFAULT     0x00000004

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_0 :: reserved0 [15:08] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_reserved0_MASK         0x0000ff00
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_reserved0_SHIFT        8

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_0 :: SCAD_CORE [07:00] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_SCAD_CORE_MASK         0x000000ff
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_SCAD_CORE_SHIFT        0
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_0_SCAD_CORE_DEFAULT      0x00000004

/***************************************************************************
 *HIST_THRESHOLD_1 - Histogram Threshold 2~4
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_THRESHOLD_1 :: reserved0 [31:24] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_reserved0_MASK         0xff000000
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_reserved0_SHIFT        24

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD4 [23:16] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD4_MASK        0x00ff0000
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD4_SHIFT       16
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD4_DEFAULT     0x00000040

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD3 [15:08] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD3_MASK        0x0000ff00
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD3_SHIFT       8
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD3_DEFAULT     0x00000020

/* VICE2_VIP_0_0 :: HIST_THRESHOLD_1 :: THRESHOLD2 [07:00] */
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD2_MASK        0x000000ff
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD2_SHIFT       0
#define BCHP_VICE2_VIP_0_0_HIST_THRESHOLD_1_THRESHOLD2_DEFAULT     0x00000010

/***************************************************************************
 *BVB_PADDING_DATA - BVB PADDING DATA
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVB_PADDING_DATA :: reserved0 [31:08] */
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA_reserved0_MASK         0xffffff00
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA_reserved0_SHIFT        8

/* VICE2_VIP_0_0 :: BVB_PADDING_DATA :: LUMA [07:00] */
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA_LUMA_MASK              0x000000ff
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA_LUMA_SHIFT             0
#define BCHP_VICE2_VIP_0_0_BVB_PADDING_DATA_LUMA_DEFAULT           0x00000010

/***************************************************************************
 *BVB_STATUS_CLEAR - BVB Status Clear
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_reserved0_MASK         0xffffffe0
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_reserved0_SHIFT        5

/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_MASK      0x00000010
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_SHIFT     4
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_MISSING_SYNC_DEFAULT   0x00000000

/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_MASK       0x00000008
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_SHIFT      3
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_SOURCE_DEFAULT    0x00000000

/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_MASK      0x00000004
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_SHIFT     2
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_SOURCE_DEFAULT   0x00000000

/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_LINE_MASK         0x00000002
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_LINE_SHIFT        1
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_LONG_LINE_DEFAULT      0x00000000

/* VICE2_VIP_0_0 :: BVB_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_LINE_MASK        0x00000001
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_LINE_SHIFT       0
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_CLEAR_SHORT_LINE_DEFAULT     0x00000000

/***************************************************************************
 *BVB_STATUS - BVB Status
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVB_STATUS :: reserved0 [31:05] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_reserved0_MASK               0xffffffe0
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_reserved0_SHIFT              5

/* VICE2_VIP_0_0 :: BVB_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_MISSING_SYNC_MASK            0x00000010
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_MISSING_SYNC_SHIFT           4

/* VICE2_VIP_0_0 :: BVB_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_LONG_SOURCE_MASK             0x00000008
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_LONG_SOURCE_SHIFT            3

/* VICE2_VIP_0_0 :: BVB_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_SHORT_SOURCE_MASK            0x00000004
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_SHORT_SOURCE_SHIFT           2

/* VICE2_VIP_0_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_LONG_LINE_MASK               0x00000002
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_LONG_LINE_SHIFT              1

/* VICE2_VIP_0_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_SHORT_LINE_MASK              0x00000001
#define BCHP_VICE2_VIP_0_0_BVB_STATUS_SHORT_LINE_SHIFT             0

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_VIP_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_SCRATCH_VALUE_MASK                      0xffffffff
#define BCHP_VICE2_VIP_0_0_SCRATCH_VALUE_SHIFT                     0
#define BCHP_VICE2_VIP_0_0_SCRATCH_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *HIST_STATUS_0 - Histogram Status 0
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_STATUS_0 :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_0_VALUE_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_0_VALUE_SHIFT               0

/***************************************************************************
 *HIST_STATUS_1 - Histogram Status 1
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_STATUS_1 :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_1_VALUE_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_1_VALUE_SHIFT               0

/***************************************************************************
 *HIST_STATUS_2 - Histogram Status 2
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_STATUS_2 :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_2_VALUE_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_2_VALUE_SHIFT               0

/***************************************************************************
 *HIST_STATUS_3 - Histogram Status 3
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_STATUS_3 :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_3_VALUE_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_3_VALUE_SHIFT               0

/***************************************************************************
 *HIST_STATUS_4 - Histogram Status 4
 ***************************************************************************/
/* VICE2_VIP_0_0 :: HIST_STATUS_4 :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_4_VALUE_MASK                0xffffffff
#define BCHP_VICE2_VIP_0_0_HIST_STATUS_4_VALUE_SHIFT               0

/***************************************************************************
 *SCAD_STATUS - SCAD Status
 ***************************************************************************/
/* VICE2_VIP_0_0 :: SCAD_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_SCAD_STATUS_VALUE_MASK                  0xffffffff
#define BCHP_VICE2_VIP_0_0_SCAD_STATUS_VALUE_SHIFT                 0

/***************************************************************************
 *SINGLE_PCC_STATUS - PCC Status 0
 ***************************************************************************/
/* VICE2_VIP_0_0 :: SINGLE_PCC_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_SINGLE_PCC_STATUS_VALUE_MASK            0xffffffff
#define BCHP_VICE2_VIP_0_0_SINGLE_PCC_STATUS_VALUE_SHIFT           0

/***************************************************************************
 *DOUBLE_PCC_STATUS - PCC Status 1
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DOUBLE_PCC_STATUS :: VALUE [31:00] */
#define BCHP_VICE2_VIP_0_0_DOUBLE_PCC_STATUS_VALUE_MASK            0xffffffff
#define BCHP_VICE2_VIP_0_0_DOUBLE_PCC_STATUS_VALUE_SHIFT           0

/***************************************************************************
 *STATUS - VIP Status
 ***************************************************************************/
/* VICE2_VIP_0_0 :: STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP_0_0_STATUS_reserved0_MASK                   0xffff0000
#define BCHP_VICE2_VIP_0_0_STATUS_reserved0_SHIFT                  16

/* VICE2_VIP_0_0 :: STATUS :: PIC_COUNTER [15:08] */
#define BCHP_VICE2_VIP_0_0_STATUS_PIC_COUNTER_MASK                 0x0000ff00
#define BCHP_VICE2_VIP_0_0_STATUS_PIC_COUNTER_SHIFT                8

/* VICE2_VIP_0_0 :: STATUS :: reserved1 [07:06] */
#define BCHP_VICE2_VIP_0_0_STATUS_reserved1_MASK                   0x000000c0
#define BCHP_VICE2_VIP_0_0_STATUS_reserved1_SHIFT                  6

/* VICE2_VIP_0_0 :: STATUS :: MODE [05:04] */
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_MASK                        0x00000030
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_SHIFT                       4
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_ALWAYS_ENABLE               0
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_NORMAL_IDLE                 1
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_NORMAL_DROP                 2
#define BCHP_VICE2_VIP_0_0_STATUS_MODE_NORMAL_PROCESS              3

/* VICE2_VIP_0_0 :: STATUS :: DROP_PIC_A2N [03:03] */
#define BCHP_VICE2_VIP_0_0_STATUS_DROP_PIC_A2N_MASK                0x00000008
#define BCHP_VICE2_VIP_0_0_STATUS_DROP_PIC_A2N_SHIFT               3

/* VICE2_VIP_0_0 :: STATUS :: HIST_STATUS [02:02] */
#define BCHP_VICE2_VIP_0_0_STATUS_HIST_STATUS_MASK                 0x00000004
#define BCHP_VICE2_VIP_0_0_STATUS_HIST_STATUS_SHIFT                2
#define BCHP_VICE2_VIP_0_0_STATUS_HIST_STATUS_WAIT                 0
#define BCHP_VICE2_VIP_0_0_STATUS_HIST_STATUS_AVAILABLE            1

/* VICE2_VIP_0_0 :: STATUS :: PCC_STATUS [01:01] */
#define BCHP_VICE2_VIP_0_0_STATUS_PCC_STATUS_MASK                  0x00000002
#define BCHP_VICE2_VIP_0_0_STATUS_PCC_STATUS_SHIFT                 1
#define BCHP_VICE2_VIP_0_0_STATUS_PCC_STATUS_WAIT                  0
#define BCHP_VICE2_VIP_0_0_STATUS_PCC_STATUS_AVAILABLE             1

/* VICE2_VIP_0_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_VIP_0_0_STATUS_PROCESSING_STATUS_MASK           0x00000001
#define BCHP_VICE2_VIP_0_0_STATUS_PROCESSING_STATUS_SHIFT          0
#define BCHP_VICE2_VIP_0_0_STATUS_PROCESSING_STATUS_IDLE           0
#define BCHP_VICE2_VIP_0_0_STATUS_PROCESSING_STATUS_BUSY           1

/***************************************************************************
 *REG_STATUS - REG Status
 ***************************************************************************/
/* VICE2_VIP_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_VIP_0_0_REG_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_VIP_0_0_REG_STATUS_reserved0_SHIFT              1

/* VICE2_VIP_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_VIP_0_0_REG_STATUS_SHADOW_REGS_MASK             0x00000001
#define BCHP_VICE2_VIP_0_0_REG_STATUS_SHADOW_REGS_SHIFT            0
#define BCHP_VICE2_VIP_0_0_REG_STATUS_SHADOW_REGS_DEFAULT          0x00000001
#define BCHP_VICE2_VIP_0_0_REG_STATUS_SHADOW_REGS_WAIT             0
#define BCHP_VICE2_VIP_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE        1

/***************************************************************************
 *DEBUG - DEBUG
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DEBUG :: VIP_READY [31:31] */
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_READY_MASK                    0x80000000
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_READY_SHIFT                   31

/* VICE2_VIP_0_0 :: DEBUG :: VIP_ACCEPT [30:30] */
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_ACCEPT_MASK                   0x40000000
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_ACCEPT_SHIFT                  30

/* VICE2_VIP_0_0 :: DEBUG :: BVB_IF_READY [29:29] */
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_READY_MASK                 0x20000000
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_READY_SHIFT                29

/* VICE2_VIP_0_0 :: DEBUG :: BVB_IF_ACCEPT [28:28] */
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_ACCEPT_MASK                0x10000000
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_ACCEPT_SHIFT               28

/* VICE2_VIP_0_0 :: DEBUG :: INPUT_LINES [27:16] */
#define BCHP_VICE2_VIP_0_0_DEBUG_INPUT_LINES_MASK                  0x0fff0000
#define BCHP_VICE2_VIP_0_0_DEBUG_INPUT_LINES_SHIFT                 16

/* VICE2_VIP_0_0 :: DEBUG :: reserved0 [15:15] */
#define BCHP_VICE2_VIP_0_0_DEBUG_reserved0_MASK                    0x00008000
#define BCHP_VICE2_VIP_0_0_DEBUG_reserved0_SHIFT                   15

/* VICE2_VIP_0_0 :: DEBUG :: VIP_WR_DONE [14:14] */
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_WR_DONE_MASK                  0x00004000
#define BCHP_VICE2_VIP_0_0_DEBUG_VIP_WR_DONE_SHIFT                 14

/* VICE2_VIP_0_0 :: DEBUG :: HIST_DONE [13:13] */
#define BCHP_VICE2_VIP_0_0_DEBUG_HIST_DONE_MASK                    0x00002000
#define BCHP_VICE2_VIP_0_0_DEBUG_HIST_DONE_SHIFT                   13

/* VICE2_VIP_0_0 :: DEBUG :: PCC_DONE [12:12] */
#define BCHP_VICE2_VIP_0_0_DEBUG_PCC_DONE_MASK                     0x00001000
#define BCHP_VICE2_VIP_0_0_DEBUG_PCC_DONE_SHIFT                    12

/* VICE2_VIP_0_0 :: DEBUG :: MEM_IS_IDLE [11:11] */
#define BCHP_VICE2_VIP_0_0_DEBUG_MEM_IS_IDLE_MASK                  0x00000800
#define BCHP_VICE2_VIP_0_0_DEBUG_MEM_IS_IDLE_SHIFT                 11

/* VICE2_VIP_0_0 :: DEBUG :: BVB_IF_PROC_DONE [10:10] */
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_PROC_DONE_MASK             0x00000400
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_PROC_DONE_SHIFT            10

/* VICE2_VIP_0_0 :: DEBUG :: END_VIP_ASAP [09:09] */
#define BCHP_VICE2_VIP_0_0_DEBUG_END_VIP_ASAP_MASK                 0x00000200
#define BCHP_VICE2_VIP_0_0_DEBUG_END_VIP_ASAP_SHIFT                9

/* VICE2_VIP_0_0 :: DEBUG :: BVB_IF_DROP_DONE [08:08] */
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_DROP_DONE_MASK             0x00000100
#define BCHP_VICE2_VIP_0_0_DEBUG_BVB_IF_DROP_DONE_SHIFT            8

/* VICE2_VIP_0_0 :: DEBUG :: reserved1 [07:07] */
#define BCHP_VICE2_VIP_0_0_DEBUG_reserved1_MASK                    0x00000080
#define BCHP_VICE2_VIP_0_0_DEBUG_reserved1_SHIFT                   7

/* VICE2_VIP_0_0 :: DEBUG :: PACING_STATUS [06:00] */
#define BCHP_VICE2_VIP_0_0_DEBUG_PACING_STATUS_MASK                0x0000007f
#define BCHP_VICE2_VIP_0_0_DEBUG_PACING_STATUS_SHIFT               0

/***************************************************************************
 *ERR_STATUS_ENABLE - ERR_STATUS_ENABLE
 ***************************************************************************/
/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: reserved0 [31:10] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_reserved0_MASK        0xfffffc00
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_reserved0_SHIFT       10

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: PCC_STATUS_LOST_DATA [09:09] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_MASK 0x00000200
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_SHIFT 9
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PCC_STATUS_LOST_DATA_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: HIST_STATUS_LOST_DATA [08:08] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_MASK 0x00000100
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_SHIFT 8
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_HIST_STATUS_LOST_DATA_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: CBCR_REVERSED [07:07] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_MASK    0x00000080
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_SHIFT   7
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_CBCR_REVERSED_ENABLE  1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: COLOR_SYNC_INVALID [06:06] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_MASK 0x00000040
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_SHIFT 6
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_COLOR_SYNC_INVALID_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: PIC_LINE_SYNC_MISALIGNED [05:05] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_MASK 0x00000020
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_SHIFT 5
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_LINE_SYNC_MISALIGNED_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: VIP_END_ASAP [04:04] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_MASK     0x00000010
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_SHIFT    4
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_DEFAULT  0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_DISABLE  0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_VIP_END_ASAP_ENABLE   1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: LINE_SYNC_INVALID [03:03] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_MASK 0x00000008
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_SHIFT 3
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_SYNC_INVALID_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: LINE_END_1ST_PIXEL [02:02] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_MASK 0x00000004
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_SHIFT 2
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_LINE_END_1ST_PIXEL_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: PIC_SYNC_INVALID [01:01] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_MASK 0x00000002
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_SHIFT 1
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_SYNC_INVALID_ENABLE 1

/* VICE2_VIP_0_0 :: ERR_STATUS_ENABLE :: PIC_END_1ST_PIXEL [00:00] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_MASK 0x00000001
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_SHIFT 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_DEFAULT 0x00000000
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_DISABLE 0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_ENABLE_PIC_END_1ST_PIXEL_ENABLE 1

/***************************************************************************
 *ERR_STATUS_CLR - ERR_STATUS_CLR
 ***************************************************************************/
/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: reserved0 [31:10] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_reserved0_MASK           0xfffffc00
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_reserved0_SHIFT          10

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: PCC_STATUS_LOST_DATA [09:09] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_MASK 0x00000200
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_SHIFT 9
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PCC_STATUS_LOST_DATA_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: HIST_STATUS_LOST_DATA [08:08] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_MASK 0x00000100
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_SHIFT 8
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_HIST_STATUS_LOST_DATA_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: CBCR_REVERSED [07:07] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_CBCR_REVERSED_MASK       0x00000080
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_CBCR_REVERSED_SHIFT      7
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_CBCR_REVERSED_DEFAULT    0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: COLOR_SYNC_INVALID [06:06] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_MASK  0x00000040
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_SHIFT 6
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_COLOR_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: PIC_LINE_SYNC_MISALIGNED [05:05] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_MASK 0x00000020
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_SHIFT 5
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_LINE_SYNC_MISALIGNED_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: VIP_END_ASAP [04:04] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_VIP_END_ASAP_MASK        0x00000010
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_VIP_END_ASAP_SHIFT       4
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_VIP_END_ASAP_DEFAULT     0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: LINE_SYNC_INVALID [03:03] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_MASK   0x00000008
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_SHIFT  3
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: LINE_END_1ST_PIXEL [02:02] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_MASK  0x00000004
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_SHIFT 2
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_LINE_END_1ST_PIXEL_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: PIC_SYNC_INVALID [01:01] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_MASK    0x00000002
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_SHIFT   1
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_SYNC_INVALID_DEFAULT 0x00000000

/* VICE2_VIP_0_0 :: ERR_STATUS_CLR :: PIC_END_1ST_PIXEL [00:00] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_MASK   0x00000001
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_SHIFT  0
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CLR_PIC_END_1ST_PIXEL_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS - ERR_STATUS
 ***************************************************************************/
/* VICE2_VIP_0_0 :: ERR_STATUS :: reserved0 [31:10] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_reserved0_MASK               0xfffffc00
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_reserved0_SHIFT              10

/* VICE2_VIP_0_0 :: ERR_STATUS :: PCC_STATUS_LOST_DATA [09:09] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PCC_STATUS_LOST_DATA_MASK    0x00000200
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PCC_STATUS_LOST_DATA_SHIFT   9

/* VICE2_VIP_0_0 :: ERR_STATUS :: HIST_STATUS_LOST_DATA [08:08] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_HIST_STATUS_LOST_DATA_MASK   0x00000100
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_HIST_STATUS_LOST_DATA_SHIFT  8

/* VICE2_VIP_0_0 :: ERR_STATUS :: CBCR_REVERSED [07:07] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CBCR_REVERSED_MASK           0x00000080
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_CBCR_REVERSED_SHIFT          7

/* VICE2_VIP_0_0 :: ERR_STATUS :: COLOR_SYNC_INVALID [06:06] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_COLOR_SYNC_INVALID_MASK      0x00000040
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_COLOR_SYNC_INVALID_SHIFT     6

/* VICE2_VIP_0_0 :: ERR_STATUS :: PIC_LINE_SYNC_MISALIGNED [05:05] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_LINE_SYNC_MISALIGNED_MASK 0x00000020
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_LINE_SYNC_MISALIGNED_SHIFT 5

/* VICE2_VIP_0_0 :: ERR_STATUS :: VIP_END_ASAP [04:04] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_VIP_END_ASAP_MASK            0x00000010
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_VIP_END_ASAP_SHIFT           4

/* VICE2_VIP_0_0 :: ERR_STATUS :: LINE_SYNC_INVALID [03:03] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_LINE_SYNC_INVALID_MASK       0x00000008
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_LINE_SYNC_INVALID_SHIFT      3

/* VICE2_VIP_0_0 :: ERR_STATUS :: LINE_END_1ST_PIXEL [02:02] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_LINE_END_1ST_PIXEL_MASK      0x00000004
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_LINE_END_1ST_PIXEL_SHIFT     2

/* VICE2_VIP_0_0 :: ERR_STATUS :: PIC_SYNC_INVALID [01:01] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_SYNC_INVALID_MASK        0x00000002
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_SYNC_INVALID_SHIFT       1

/* VICE2_VIP_0_0 :: ERR_STATUS :: PIC_END_1ST_PIXEL [00:00] */
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_END_1ST_PIXEL_MASK       0x00000001
#define BCHP_VICE2_VIP_0_0_ERR_STATUS_PIC_END_1ST_PIXEL_SHIFT      0

/***************************************************************************
 *BVN_CRC_CTRL - BVN CRC Control Register
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: INIT_VALUE [31:16] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_INIT_VALUE_MASK            0xffff0000
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_INIT_VALUE_SHIFT           16
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_INIT_VALUE_DEFAULT         0x00000000

/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: reserved0 [15:08] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_reserved0_MASK             0x0000ff00
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_reserved0_SHIFT            8

/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: PROBE_RATE [07:04] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_MASK            0x000000f0
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_SHIFT           4
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_DEFAULT         0x00000001
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_ERROR_PICTURE_PERIOD 0
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_ONE_PICTURE_PERIOD 1
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_TWO_PICTURE_PERIOD 2
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_THREE_PICTURE_PERIOD 3
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_FOUR_PICTURE_PERIOD 4
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_FIVE_PICTURE_PERIOD 5
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_SIX_PICTURE_PERIOD 6
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_SEVEN_PICTURE_PERIOD 7
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_EIGHT_PICTURE_PERIOD 8
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_NINE_PICTURE_PERIOD 9
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_TEN_PICTURE_PERIOD 10
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_ELEVEN_PICTURE_PERIOD 11
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_TWELVE_PICTURE_PERIOD 12
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_THIRTEEN_PICTURE_PERIOD 13
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_FOURTEEN_PICTURE_PERIOD 14
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_PROBE_RATE_FIFTEEN_PICTURE_PERIOD 15

/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: reserved1 [03:02] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_reserved1_MASK             0x0000000c
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_reserved1_SHIFT            2

/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: CLEAR [01:01] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_CLEAR_MASK                 0x00000002
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_CLEAR_SHIFT                1
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_CLEAR_DEFAULT              0x00000001
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_CLEAR_CLEAR                1
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_CLEAR_NORMAL               0

/* VICE2_VIP_0_0 :: BVN_CRC_CTRL :: ENABLE [00:00] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_ENABLE_MASK                0x00000001
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_ENABLE_SHIFT               0
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_ENABLE_DEFAULT             0x00000000
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_ENABLE_ON                  1
#define BCHP_VICE2_VIP_0_0_BVN_CRC_CTRL_ENABLE_OFF                 0

/***************************************************************************
 *BVN_CRC_Y_STATUS - BVN CRC Luma Status Register
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVN_CRC_Y_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS_reserved0_MASK         0xffff0000
#define BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS_reserved0_SHIFT        16

/* VICE2_VIP_0_0 :: BVN_CRC_Y_STATUS :: VALUE [15:00] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS_VALUE_MASK             0x0000ffff
#define BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS_VALUE_SHIFT            0

/***************************************************************************
 *BVN_CRC_C_STATUS - BVN CRC Chroma Status Register
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BVN_CRC_C_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS_reserved0_MASK         0xffff0000
#define BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS_reserved0_SHIFT        16

/* VICE2_VIP_0_0 :: BVN_CRC_C_STATUS :: VALUE [15:00] */
#define BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS_VALUE_MASK             0x0000ffff
#define BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS_VALUE_SHIFT            0

/***************************************************************************
 *DCXV_CFG - DCXV Configuration
 ***************************************************************************/
/* VICE2_VIP_0_0 :: DCXV_CFG :: reserved0 [31:04] */
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_reserved0_MASK                 0xfffffff0
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_reserved0_SHIFT                4

/* VICE2_VIP_0_0 :: DCXV_CFG :: LINE_STORE [03:03] */
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_LINE_STORE_MASK                0x00000008
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_LINE_STORE_SHIFT               3
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_LINE_STORE_DEFAULT             0x00000000
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_LINE_STORE_BITS_6              0
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_LINE_STORE_BITS_8              1

/* VICE2_VIP_0_0 :: DCXV_CFG :: PREDICTION [02:01] */
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_MASK                0x00000006
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_SHIFT               1
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_DEFAULT             0x00000000
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_AVG                 0
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_MAX_2_UNIT          1
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_PREDICTION_MAX_1_UNIT          2

/* VICE2_VIP_0_0 :: DCXV_CFG :: MODE [00:00] */
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_MODE_MASK                      0x00000001
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_MODE_SHIFT                     0
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_MODE_DEFAULT                   0x00000000
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_MODE_BYPASS                    0
#define BCHP_VICE2_VIP_0_0_DCXV_CFG_MODE_COMPRESS                  1

/***************************************************************************
 *TPG_FW_CONTROL - TPG FW Control
 ***************************************************************************/
/* VICE2_VIP_0_0 :: TPG_FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_reserved0_MASK           0xfffffffe
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_reserved0_SHIFT          1

/* VICE2_VIP_0_0 :: TPG_FW_CONTROL :: PIC_START [00:00] */
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_PIC_START_MASK           0x00000001
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_PIC_START_SHIFT          0
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_PIC_START_DEFAULT        0x00000000
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_PIC_START_NULL           0
#define BCHP_VICE2_VIP_0_0_TPG_FW_CONTROL_PIC_START_START          1

/***************************************************************************
 *TPG_CONFIG - TPG Configure
 ***************************************************************************/
/* VICE2_VIP_0_0 :: TPG_CONFIG :: reserved0 [31:01] */
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_reserved0_SHIFT              1

/* VICE2_VIP_0_0 :: TPG_CONFIG :: SOURCE_TPG [00:00] */
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_SOURCE_TPG_MASK              0x00000001
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_SOURCE_TPG_SHIFT             0
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_SOURCE_TPG_DEFAULT           0x00000000
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_SOURCE_TPG_DISABLE           0
#define BCHP_VICE2_VIP_0_0_TPG_CONFIG_SOURCE_TPG_ENABLE            1

/***************************************************************************
 *TPG_PICTURE_SIZE - Active Picture Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: TPG_PICTURE_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_reserved0_MASK         0xf8000000
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_reserved0_SHIFT        27

/* VICE2_VIP_0_0 :: TPG_PICTURE_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_HSIZE_MASK             0x07ff0000
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_HSIZE_SHIFT            16
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_HSIZE_DEFAULT          0x000002d0

/* VICE2_VIP_0_0 :: TPG_PICTURE_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_reserved1_MASK         0x0000f800
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_reserved1_SHIFT        11

/* VICE2_VIP_0_0 :: TPG_PICTURE_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_VSIZE_MASK             0x000007ff
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_VSIZE_SHIFT            0
#define BCHP_VICE2_VIP_0_0_TPG_PICTURE_SIZE_VSIZE_DEFAULT          0x000001e0

/***************************************************************************
 *BLANKING_SIZE - Blanking Period Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: BLANKING_SIZE :: reserved0 [31:28] */
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_reserved0_MASK            0xf0000000
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_reserved0_SHIFT           28

/* VICE2_VIP_0_0 :: BLANKING_SIZE :: HSIZE [27:16] */
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_HSIZE_MASK                0x0fff0000
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_HSIZE_SHIFT               16
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_HSIZE_DEFAULT             0x000001e0

/* VICE2_VIP_0_0 :: BLANKING_SIZE :: reserved1 [15:12] */
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_reserved1_MASK            0x0000f000
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_reserved1_SHIFT           12

/* VICE2_VIP_0_0 :: BLANKING_SIZE :: VSIZE [11:00] */
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_VSIZE_MASK                0x00000fff
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_VSIZE_SHIFT               0
#define BCHP_VICE2_VIP_0_0_BLANKING_SIZE_VSIZE_DEFAULT             0x000001e0

/***************************************************************************
 *PATTERN_SIZE - Pattern Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: PATTERN_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_reserved0_MASK             0xf8000000
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_reserved0_SHIFT            27

/* VICE2_VIP_0_0 :: PATTERN_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_HSIZE_MASK                 0x07ff0000
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_HSIZE_SHIFT                16
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_HSIZE_DEFAULT              0x00000078

/* VICE2_VIP_0_0 :: PATTERN_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_reserved1_MASK             0x0000f800
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_reserved1_SHIFT            11

/* VICE2_VIP_0_0 :: PATTERN_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_VSIZE_MASK                 0x000007ff
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_VSIZE_SHIFT                0
#define BCHP_VICE2_VIP_0_0_PATTERN_SIZE_VSIZE_DEFAULT              0x00000050

/***************************************************************************
 *STEP_SIZE - Step Size
 ***************************************************************************/
/* VICE2_VIP_0_0 :: STEP_SIZE :: reserved0 [31:27] */
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_reserved0_MASK                0xf8000000
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_reserved0_SHIFT               27

/* VICE2_VIP_0_0 :: STEP_SIZE :: HSIZE [26:16] */
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_HSIZE_MASK                    0x07ff0000
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_HSIZE_SHIFT                   16
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_HSIZE_DEFAULT                 0x00000001

/* VICE2_VIP_0_0 :: STEP_SIZE :: reserved1 [15:11] */
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_reserved1_MASK                0x0000f800
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_reserved1_SHIFT               11

/* VICE2_VIP_0_0 :: STEP_SIZE :: VSIZE [10:00] */
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_VSIZE_MASK                    0x000007ff
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_VSIZE_SHIFT                   0
#define BCHP_VICE2_VIP_0_0_STEP_SIZE_VSIZE_DEFAULT                 0x00000001

/***************************************************************************
 *YCrCb_VALUE - YCrCb value
 ***************************************************************************/
/* VICE2_VIP_0_0 :: YCrCb_VALUE :: reserved0 [31:24] */
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_reserved0_MASK              0xff000000
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_reserved0_SHIFT             24

/* VICE2_VIP_0_0 :: YCrCb_VALUE :: Luma [23:16] */
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Luma_MASK                   0x00ff0000
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Luma_SHIFT                  16
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Luma_DEFAULT                0x00000000

/* VICE2_VIP_0_0 :: YCrCb_VALUE :: Cr_VAL [15:08] */
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cr_VAL_MASK                 0x0000ff00
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cr_VAL_SHIFT                8
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cr_VAL_DEFAULT              0x00000000

/* VICE2_VIP_0_0 :: YCrCb_VALUE :: Cb_VAL [07:00] */
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cb_VAL_MASK                 0x000000ff
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cb_VAL_SHIFT                0
#define BCHP_VICE2_VIP_0_0_YCrCb_VALUE_Cb_VAL_DEFAULT              0x00000000

/***************************************************************************
 *PIC_RDY_INTR_DLY - Picture ready interrupt to ARC delay value
 ***************************************************************************/
/* VICE2_VIP_0_0 :: PIC_RDY_INTR_DLY :: reserved0 [31:22] */
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY_reserved0_MASK         0xffc00000
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY_reserved0_SHIFT        22

/* VICE2_VIP_0_0 :: PIC_RDY_INTR_DLY :: DELAY_VAL [21:00] */
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_MASK         0x003fffff
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_SHIFT        0
#define BCHP_VICE2_VIP_0_0_PIC_RDY_INTR_DLY_DELAY_VAL_DEFAULT      0x00000001

/***************************************************************************
 *NUMBER_OF_PICS - Number of pictures the TPG will generate
 ***************************************************************************/
/* VICE2_VIP_0_0 :: NUMBER_OF_PICS :: NUMBER_OF_PICTURES [31:00] */
#define BCHP_VICE2_VIP_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_MASK  0xffffffff
#define BCHP_VICE2_VIP_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_SHIFT 0
#define BCHP_VICE2_VIP_0_0_NUMBER_OF_PICS_NUMBER_OF_PICTURES_DEFAULT 0x00000001

/***************************************************************************
 *TPG_STATUS - TPG status
 ***************************************************************************/
/* VICE2_VIP_0_0 :: TPG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_reserved0_SHIFT              1

/* VICE2_VIP_0_0 :: TPG_STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_PROCESSING_STATUS_MASK       0x00000001
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_PROCESSING_STATUS_SHIFT      0
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_PROCESSING_STATUS_IDLE       0
#define BCHP_VICE2_VIP_0_0_TPG_STATUS_PROCESSING_STATUS_BUSY       1

#endif /* #ifndef BCHP_VICE2_VIP_0_0_H__ */

/* End of File */
