

================================================================
== Vitis HLS Report for 'Lenet_HW'
================================================================
* Date:           Mon Dec 30 16:17:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  35.985 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   187789|   187789|  9.389 ms|  9.389 ms|  187790|  187790|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_calculateLayer2_fu_107                                                       |calculateLayer2                                                       |    26424|    26424|   1.321 ms|   1.321 ms|  26424|  26424|       no|
        |grp_calculateLayer3_fu_122                                                       |calculateLayer3                                                       |    32560|    32560|   1.628 ms|   1.628 ms|  32560|  32560|       no|
        |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136  |Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |     1254|     1254|  62.700 us|  62.700 us|   1254|   1254|       no|
        |grp_generic_tanh_double_s_fu_146                                                 |generic_tanh_double_s                                                 |       23|       23|   1.150 us|   1.150 us|      1|      1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |   128800|   128800|      1288|          -|          -|   100|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     42|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        5|  74|   9777|  14196|    -|
|Memory           |        6|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    569|    -|
|Register         |        -|   -|    328|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       11|  74|  10105|  14807|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        9|  92|     28|     84|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136  |Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |        0|   0|   102|   304|    0|
    |grp_calculateLayer2_fu_107                                                       |calculateLayer2                                                       |        0|   2|  1231|  1154|    0|
    |grp_calculateLayer3_fu_122                                                       |calculateLayer3                                                       |        0|   1|  1864|  1858|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U67                                                |dmul_64ns_64ns_64_2_max_dsp_1                                         |        0|  11|   256|   546|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U68                                               |fadd_32ns_32ns_32_2_full_dsp_1                                        |        0|   2|   177|   385|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U69                                                |fmul_32ns_32ns_32_2_max_dsp_1                                         |        0|   3|   128|   320|    0|
    |fpext_32ns_64_1_no_dsp_1_U66                                                     |fpext_32ns_64_1_no_dsp_1                                              |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U65                                                   |fptrunc_64ns_32_1_no_dsp_1                                            |        0|   0|     0|     0|    0|
    |grp_generic_tanh_double_s_fu_146                                                 |generic_tanh_double_s                                                 |        5|  55|  6019|  9629|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                            |                                                                      |        5|  74|  9777| 14196|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1014|   32|     1|        32448|
    |Layer3_Neurons_CPU_U  |Layer3_Neurons_CPU_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1250|   32|     1|        40000|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                       |        6|  0|   0|    0|  2264|   64|     2|        72448|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_203_p2   |         +|   0|  0|  14|           7|           1|
    |next_mul_fu_191_p2    |         +|   0|  0|  12|          11|           5|
    |icmp_ln109_fu_197_p2  |      icmp|   0|  0|  14|           7|           6|
    |ap_block_state6       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  42|          26|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Layer1_Neurons_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer1_Weights_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer2_Neurons_CPU_address0                |   14|          3|   10|         30|
    |Layer2_Neurons_CPU_ce0                     |   14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1                     |    9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0                     |    9|          2|    1|          2|
    |Layer2_Weights_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |Layer3_Neurons_CPU_address0                |   14|          3|   11|         33|
    |Layer3_Neurons_CPU_ce0                     |   14|          3|    1|          3|
    |Layer3_Neurons_CPU_we0                     |    9|          2|    1|          2|
    |Layer3_Weights_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |Layer3_Weights_stream_TREADY_int_regslice  |   14|          3|    1|          3|
    |Layer4_Neurons_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |ap_NS_fsm                                  |  177|         40|    1|         40|
    |grp_fu_163_ce                              |   14|          3|    1|          3|
    |grp_fu_163_p0                              |   25|          5|   64|        320|
    |grp_fu_163_p1                              |   25|          5|   64|        320|
    |grp_fu_285_ce                              |   20|          4|    1|          4|
    |grp_fu_285_p0                              |   20|          4|   32|        128|
    |grp_fu_285_p1                              |   20|          4|   32|        128|
    |grp_fu_289_ce                              |   20|          4|    1|          4|
    |grp_fu_289_p0                              |   20|          4|   32|        128|
    |grp_fu_289_p1                              |   20|          4|   32|        128|
    |grp_generic_tanh_double_s_fu_146_ap_ce     |   14|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_146_ap_start  |   14|          3|    1|          3|
    |grp_generic_tanh_double_s_fu_146_t_in      |   20|          4|   64|        256|
    |i_fu_78                                    |    9|          2|    7|         14|
    |phi_mul_fu_74                              |    9|          2|   11|         22|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  569|        122|  376|       1589|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Layer3_Weights_stream_read_reg_260                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                                                     |  39|   0|   39|          0|
    |conv_i_reg_270                                                                                |  64|   0|   64|          0|
    |grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_calculateLayer2_fu_107_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_calculateLayer3_fu_122_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_generic_tanh_double_s_fu_146_ap_start_reg                                                 |   1|   0|    1|          0|
    |i_fu_78                                                                                       |   7|   0|    7|          0|
    |phi_mul_fu_74                                                                                 |  11|   0|   11|          0|
    |phi_mul_load_reg_252                                                                          |  11|   0|   11|          0|
    |reg_169                                                                                       |  64|   0|   64|          0|
    |somme_reg_265                                                                                 |  32|   0|   32|          0|
    |tmp_reg_275                                                                                   |  64|   0|   64|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 328|   0|  328|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_rst_n                      |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|               Lenet_HW|  return value|
|Layer1_Neurons_stream_TDATA   |   in|   32|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Neurons_stream_TVALID  |   in|    1|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Neurons_stream_TREADY  |  out|    1|        axis|  Layer1_Neurons_stream|       pointer|
|Layer1_Weights_stream_TDATA   |   in|   32|        axis|  Layer1_Weights_stream|       pointer|
|Layer1_Weights_stream_TVALID  |   in|    1|        axis|  Layer1_Weights_stream|       pointer|
|Layer1_Weights_stream_TREADY  |  out|    1|        axis|  Layer1_Weights_stream|       pointer|
|Layer2_Weights_stream_TDATA   |   in|   32|        axis|  Layer2_Weights_stream|       pointer|
|Layer2_Weights_stream_TVALID  |   in|    1|        axis|  Layer2_Weights_stream|       pointer|
|Layer2_Weights_stream_TREADY  |  out|    1|        axis|  Layer2_Weights_stream|       pointer|
|Layer3_Weights_stream_TDATA   |   in|   32|        axis|  Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TVALID  |   in|    1|        axis|  Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TREADY  |  out|    1|        axis|  Layer3_Weights_stream|       pointer|
|Layer4_Neurons_stream_TDATA   |  out|   32|        axis|  Layer4_Neurons_stream|       pointer|
|Layer4_Neurons_stream_TVALID  |  out|    1|        axis|  Layer4_Neurons_stream|       pointer|
|Layer4_Neurons_stream_TREADY  |   in|    1|        axis|  Layer4_Neurons_stream|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 40 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 41 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%somme_52_loc = alloca i64 1"   --->   Operation 42 'alloca' 'somme_52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [HW_CNN.cpp:21]   --->   Operation 43 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%Layer3_Neurons_CPU = alloca i64 1" [HW_CNN.cpp:24]   --->   Operation 44 'alloca' 'Layer3_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln106 = store i7 0, i7 %i" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 45 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.0>
ST_2 : Operation 47 [2/2] (15.0ns)   --->   "%call_ln22 = call void @calculateLayer2, i32 %Layer1_Neurons_stream, i32 %Layer1_Weights_stream, i32 %Layer2_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [HW_CNN.cpp:22]   --->   Operation 47 'call' 'call_ln22' <Predicate = true> <Delay = 15.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln22 = call void @calculateLayer2, i32 %Layer1_Neurons_stream, i32 %Layer1_Weights_stream, i32 %Layer2_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [HW_CNN.cpp:22]   --->   Operation 48 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 49 [2/2] (1.00ns)   --->   "%call_ln25 = call void @calculateLayer3, i32 %Layer2_Neurons_CPU, i32 %Layer2_Weights_stream, i32 %Layer3_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [HW_CNN.cpp:25]   --->   Operation 49 'call' 'call_ln25' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HW_CNN.cpp:9]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Neurons_stream"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Weights_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Weights_stream"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer2_Weights_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer2_Weights_stream"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Weights_stream"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer4_Neurons_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer4_Neurons_stream"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln25 = call void @calculateLayer3, i32 %Layer2_Neurons_CPU, i32 %Layer2_Weights_stream, i32 %Layer3_Neurons_CPU, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [HW_CNN.cpp:25]   --->   Operation 61 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln109 = br void %VITIS_LOOP_112_2.i" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 62 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul"   --->   Operation 63 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 64 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul_load, i11 25"   --->   Operation 65 'add' 'next_mul' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.87ns)   --->   "%icmp_ln109 = icmp_eq  i7 %i_1, i7 100" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 66 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.87ns)   --->   "%add_ln109 = add i7 %i_1, i7 1" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 67 'add' 'add_ln109' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %VITIS_LOOP_112_2.i.split, void %_Z15calculateLayer4PfRN3hls6streamIfLi0EEES3_.exit" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 68 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.00ns)   --->   "%Layer3_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer3_Weights_stream" [HW_CNN.cpp:110->HW_CNN.cpp:27]   --->   Operation 69 'read' 'Layer3_Weights_stream_read' <Predicate = (!icmp_ln109)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln106 = store i7 %add_ln109, i7 %i" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 70 'store' 'store_ln106' <Predicate = (!icmp_ln109)> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %next_mul, i11 %phi_mul"   --->   Operation 71 'store' 'store_ln0' <Predicate = (!icmp_ln109)> <Delay = 1.58>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HW_CNN.cpp:28]   --->   Operation 72 'ret' 'ret_ln28' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer3_Weights_stream_read" [HW_CNN.cpp:110->HW_CNN.cpp:27]   --->   Operation 73 'bitcast' 'somme' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 74 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (7.01ns)   --->   "%call_ln110 = call void @Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4, i32 %somme, i11 %phi_mul_load, i32 %Layer3_Neurons_CPU, i32 %Layer3_Weights_stream, i32 %somme_52_loc" [HW_CNN.cpp:110->HW_CNN.cpp:27]   --->   Operation 75 'call' 'call_ln110' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln110 = call void @Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4, i32 %somme, i11 %phi_mul_load, i32 %Layer3_Neurons_CPU, i32 %Layer3_Weights_stream, i32 %somme_52_loc" [HW_CNN.cpp:110->HW_CNN.cpp:27]   --->   Operation 76 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 18.4>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%somme_52_loc_load = load i32 %somme_52_loc"   --->   Operation 77 'load' 'somme_52_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%empty_131 = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (18.4ns)   --->   "%conv_i = fpext i32 %somme_52_loc_load" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 79 'fpext' 'conv_i' <Predicate = true> <Delay = 18.4> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 0> <II = 1> <Delay = 18.4> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 32.3>
ST_10 : Operation 80 [2/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv_i, i64 0.666667" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 80 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 32.3>
ST_11 : Operation 81 [1/2] (32.3ns)   --->   "%x_assign = dmul i64 %conv_i, i64 0.666667" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 81 'dmul' 'x_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 31.0>
ST_12 : Operation 82 [24/24] (31.0ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 82 'call' 'tmp' <Predicate = true> <Delay = 31.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 35.1>
ST_13 : Operation 83 [23/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 83 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 35.1>
ST_14 : Operation 84 [22/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 84 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 35.1>
ST_15 : Operation 85 [21/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 85 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 35.1>
ST_16 : Operation 86 [20/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 86 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 35.1>
ST_17 : Operation 87 [19/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 87 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 35.1>
ST_18 : Operation 88 [18/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 88 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 35.1>
ST_19 : Operation 89 [17/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 89 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 35.1>
ST_20 : Operation 90 [16/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 90 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 35.1>
ST_21 : Operation 91 [15/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 35.1>
ST_22 : Operation 92 [14/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 35.1>
ST_23 : Operation 93 [13/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 35.1>
ST_24 : Operation 94 [12/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 35.1>
ST_25 : Operation 95 [11/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 35.1>
ST_26 : Operation 96 [10/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 96 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 35.1>
ST_27 : Operation 97 [9/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 97 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 35.1>
ST_28 : Operation 98 [8/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 98 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 35.1>
ST_29 : Operation 99 [7/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 99 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 35.1>
ST_30 : Operation 100 [6/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 100 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 35.1>
ST_31 : Operation 101 [5/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 101 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 35.1>
ST_32 : Operation 102 [4/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 102 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 35.1>
ST_33 : Operation 103 [3/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 103 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 35.1>
ST_34 : Operation 104 [2/24] (35.1ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 104 'call' 'tmp' <Predicate = true> <Delay = 35.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 34.4>
ST_35 : Operation 105 [1/24] (34.4ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\tanhdouble.cpp:7->HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 105 'call' 'tmp' <Predicate = true> <Delay = 34.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 32.3>
ST_36 : Operation 106 [2/2] (32.3ns)   --->   "%mul23_i = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 106 'dmul' 'mul23_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 32.3>
ST_37 : Operation 107 [1/2] (32.3ns)   --->   "%mul23_i = dmul i64 %tmp, i64 1.7159" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 107 'dmul' 'mul23_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 22.6>
ST_38 : Operation 108 [1/1] (21.6ns)   --->   "%conv24_i = fptrunc i64 %mul23_i" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 108 'fptrunc' 'conv24_i' <Predicate = true> <Delay = 21.6> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 0> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %conv24_i" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 109 'bitcast' 'bitcast_ln125' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 110 [2/2] (1.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %Layer4_Neurons_stream, i32 %bitcast_ln125" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 110 'write' 'write_ln125' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 39 <SV = 38> <Delay = 1.00>
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 112 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 113 [1/2] (1.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %Layer4_Neurons_stream, i32 %bitcast_ln125" [HW_CNN.cpp:125->HW_CNN.cpp:27]   --->   Operation 113 'write' 'write_ln125' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln109 = br void %VITIS_LOOP_112_2.i" [HW_CNN.cpp:109->HW_CNN.cpp:27]   --->   Operation 114 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer1_Neurons_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Layer1_Weights_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Layer2_Weights_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Layer3_Weights_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Layer4_Neurons_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                    (alloca           ) [ 0111111111111111111111111111111111111111]
i                          (alloca           ) [ 0111111111111111111111111111111111111111]
somme_52_loc               (alloca           ) [ 0011111111111111111111111111111111111111]
Layer2_Neurons_CPU         (alloca           ) [ 0011110000000000000000000000000000000000]
Layer3_Neurons_CPU         (alloca           ) [ 0011111111111111111111111111111111111111]
store_ln106                (store            ) [ 0000000000000000000000000000000000000000]
store_ln0                  (store            ) [ 0000000000000000000000000000000000000000]
call_ln22                  (call             ) [ 0000000000000000000000000000000000000000]
spectopmodule_ln9          (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000]
call_ln25                  (call             ) [ 0000000000000000000000000000000000000000]
br_ln109                   (br               ) [ 0000000000000000000000000000000000000000]
phi_mul_load               (load             ) [ 0000000110000000000000000000000000000000]
i_1                        (load             ) [ 0000000000000000000000000000000000000000]
next_mul                   (add              ) [ 0000000000000000000000000000000000000000]
icmp_ln109                 (icmp             ) [ 0000001111111111111111111111111111111111]
add_ln109                  (add              ) [ 0000000000000000000000000000000000000000]
br_ln109                   (br               ) [ 0000000000000000000000000000000000000000]
Layer3_Weights_stream_read (read             ) [ 0000000100000000000000000000000000000000]
store_ln106                (store            ) [ 0000000000000000000000000000000000000000]
store_ln0                  (store            ) [ 0000000000000000000000000000000000000000]
ret_ln28                   (ret              ) [ 0000000000000000000000000000000000000000]
somme                      (bitcast          ) [ 0000000010000000000000000000000000000000]
empty                      (wait             ) [ 0000000000000000000000000000000000000000]
call_ln110                 (call             ) [ 0000000000000000000000000000000000000000]
somme_52_loc_load          (load             ) [ 0000000000000000000000000000000000000000]
empty_131                  (wait             ) [ 0000000000000000000000000000000000000000]
conv_i                     (fpext            ) [ 0000000000110000000000000000000000000000]
x_assign                   (dmul             ) [ 0000000000001000000000000000000000000000]
tmp                        (call             ) [ 0000000000000000000000000000000000001100]
mul23_i                    (dmul             ) [ 0000000000000000000000000000000000000010]
conv24_i                   (fptrunc          ) [ 0000000000000000000000000000000000000000]
bitcast_ln125              (bitcast          ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln106    (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln109         (specloopname     ) [ 0000000000000000000000000000000000000000]
write_ln125                (write            ) [ 0000000000000000000000000000000000000000]
br_ln109                   (br               ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer1_Neurons_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Neurons_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer1_Weights_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Weights_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer2_Weights_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer3_Weights_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Weights_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Layer4_Neurons_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer4_Neurons_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculateLayer2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calculateLayer3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="phi_mul_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="somme_52_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="somme_52_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Layer2_Neurons_CPU_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Layer3_Neurons_CPU_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer3_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Layer3_Weights_stream_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer3_Weights_stream_read/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/38 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_calculateLayer2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="58" slack="0"/>
<pin id="113" dir="0" index="5" bw="26" slack="0"/>
<pin id="114" dir="0" index="6" bw="42" slack="0"/>
<pin id="115" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_calculateLayer3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="58" slack="0"/>
<pin id="128" dir="0" index="5" bw="26" slack="0"/>
<pin id="129" dir="0" index="6" bw="42" slack="0"/>
<pin id="130" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="1"/>
<pin id="140" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="4" bw="32" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="6"/>
<pin id="143" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_generic_tanh_double_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="1"/>
<pin id="149" dir="0" index="2" bw="58" slack="0"/>
<pin id="150" dir="0" index="3" bw="26" slack="0"/>
<pin id="151" dir="0" index="4" bw="42" slack="0"/>
<pin id="152" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv24_i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv24_i/38 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/10 mul23_i/36 x_assign/56 mul4/83 x_assign/56 mul2/83 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign mul23_i "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln106_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phi_mul_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="5"/>
<pin id="187" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="5"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="next_mul_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln109_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="7" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln109_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln106_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="5"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="5"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="somme_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="somme/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="somme_52_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="8"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_52_loc_load/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln125_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln125/38 "/>
</bind>
</comp>

<comp id="232" class="1005" name="phi_mul_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="somme_52_loc_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="6"/>
<pin id="248" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="somme_52_loc "/>
</bind>
</comp>

<comp id="252" class="1005" name="phi_mul_load_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="Layer3_Weights_stream_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Weights_stream_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="somme_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="270" class="1005" name="conv_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="280" class="1005" name="bitcast_ln125_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln125 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_26/4 somme_27/6 somme_28/8 somme_29/10 somme_30/12 somme_31/14 somme_32/16 somme_33/18 somme_34/20 somme_35/22 somme_36/24 somme_37/26 somme_38/28 somme_39/31 somme_40/33 somme_41/35 somme_42/37 somme_43/39 somme_44/41 somme_45/43 somme_46/45 somme_47/47 somme_48/49 somme_49/51 somme_50/53 somme_1/4 somme_2/6 somme_3/8 somme_4/10 somme_5/12 somme_6/14 somme_7/16 somme_8/18 somme_9/20 somme_10/22 somme_11/24 somme_12/26 somme_13/28 somme_14/31 somme_15/33 somme_16/35 somme_17/37 somme_18/39 somme_19/41 somme_20/43 somme_21/45 somme_22/47 somme_23/49 somme_24/51 somme_25/53 somme_53/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_s/4 mul_5/5 mul_6/6 mul_7/7 mul_1/8 mul_1_1/9 mul_1_2/10 mul_1_3/11 mul_1_4/12 mul_2/13 mul_2_1/14 mul_2_2/15 mul_2_3/16 mul_2_4/17 mul_3/18 mul_3_1/19 mul_3_2/20 mul_3_3/21 mul_3_4/22 mul_4/23 mul_4_1/24 mul_4_2/25 mul_4_3/26 mul_4_4/27 mul/3 mul31_s/4 mul31_5/5 mul31_6/6 mul31_7/7 mul31_1/8 mul31_1_1/9 mul31_1_2/10 mul31_1_3/11 mul31_1_4/12 mul31_2/13 mul31_2_1/14 mul31_2_2/15 mul31_2_3/16 mul31_2_4/17 mul31_3/18 mul31_3_1/19 mul31_3_2/20 mul31_3_3/21 mul31_3_4/22 mul31_4/23 mul31_4_1/24 mul31_4_2/25 mul31_4_3/26 mul31_4_4/27 mul13_i/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="107" pin=5"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="107" pin=6"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="191" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="230"><net_src comp="157" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="235"><net_src comp="74" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="242"><net_src comp="78" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="249"><net_src comp="82" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="255"><net_src comp="185" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="263"><net_src comp="94" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="268"><net_src comp="219" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="273"><net_src comp="160" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="278"><net_src comp="146" pin="5"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="283"><net_src comp="227" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer4_Neurons_stream | {39 }
 - Input state : 
	Port: Lenet_HW : Layer1_Neurons_stream | {2 3 }
	Port: Lenet_HW : Layer1_Weights_stream | {2 3 }
	Port: Lenet_HW : Layer2_Weights_stream | {4 5 }
	Port: Lenet_HW : Layer3_Weights_stream | {6 7 8 }
	Port: Lenet_HW : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {2 3 4 5 18 19 }
	Port: Lenet_HW : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {2 3 4 5 17 18 }
	Port: Lenet_HW : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {2 3 4 5 17 18 }
  - Chain level:
	State 1
		store_ln106 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		next_mul : 1
		icmp_ln109 : 1
		add_ln109 : 1
		br_ln109 : 2
		store_ln106 : 2
		store_ln0 : 2
	State 7
		call_ln110 : 1
	State 8
	State 9
		conv_i : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		bitcast_ln125 : 1
		write_ln125 : 2
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_calculateLayer2_fu_107                           |    73   | 35.6457 |   6576  |  10910  |
|   call   |                            grp_calculateLayer3_fu_122                           |    72   | 49.8859 |   7270  |  11669  |
|          | grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136 |    5    |   7.94  |   538   |   913   |
|          |                         grp_generic_tanh_double_s_fu_146                        |    55   | 16.4765 |   3176  |   8904  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                                    grp_fu_163                                   |    11   |    0    |   256   |   546   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                    grp_fu_285                                   |    2    |    0    |   177   |   385   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                    grp_fu_289                                   |    3    |    0    |   128   |   320   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 next_mul_fu_191                                 |    0    |    0    |    0    |    12   |
|          |                                 add_ln109_fu_203                                |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln109_fu_197                                |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      Layer3_Weights_stream_read_read_fu_94                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                                 grp_write_fu_100                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|  fptrunc |                                 conv24_i_fu_157                                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                                  conv_i_fu_160                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |   221   | 109.948 |  18121  |  33687  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------+--------+--------+--------+--------+
|                                                           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                     Layer2_Neurons_CPU                    |    2   |    0   |    0   |    0   |
|                     Layer3_Neurons_CPU                    |    4   |    0   |    0   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array|    2   |    0   |    0   |    -   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    2   |    0   |    0   |    -   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array |    1   |    0   |    0   |    -   |
+-----------------------------------------------------------+--------+--------+--------+--------+
|                           Total                           |   11   |    0   |    0   |    0   |
+-----------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|Layer3_Weights_stream_read_reg_260|   32   |
|       bitcast_ln125_reg_280      |   32   |
|          conv_i_reg_270          |   64   |
|             i_reg_239            |    7   |
|       phi_mul_load_reg_252       |   11   |
|          phi_mul_reg_232         |   11   |
|              reg_169             |   64   |
|       somme_52_loc_reg_246       |   32   |
|           somme_reg_265          |   32   |
|            tmp_reg_275           |   64   |
+----------------------------------+--------+
|               Total              |   349  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 grp_write_fu_100                                |  p2  |   2  |  32  |   64   ||    9    |
| grp_Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_fu_136 |  p1  |   2  |  32  |   64   ||    9    |
|                                    grp_fu_163                                   |  p0  |   2  |  64  |   128  ||    9    |
|                                    grp_fu_163                                   |  p1  |   2  |  64  |   128  |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                      |      |      |      |   384  ||  6.352  ||    27   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   221  |   109  |  18121 |  33687 |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   349  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |   221  |   116  |  18470 |  33714 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
