module SR_FLIPFLOP(S,R,Q,Q_bar);
input S,R;
output Q,Q_bar;
wire nand1_out; 
wire nand2_out;  

nand (nand1_out,S); 
nand (nand2_out,R); 
nand (Q,nand1_out,Q_bar);
nand (Q_bar,nand2_out,Q);

endmodule

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



module SR_FLIPFLOP_TB();
reg S,R;
wire Q,Q_BAR;
SR_FLIPFLOP DUT(S,R,Q,Q_BAR);
initial
begin
S=0;R=0;
#5 S=0;R=1;
#5 S=1;R=0;
#5 S=1;R=1;
#5 $finish;
end
endmodule
