-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity add_2_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_matrix_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_matrix_ce0 : OUT STD_LOGIC;
    state_matrix_we0 : OUT STD_LOGIC;
    state_matrix_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_matrix_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    copy_state_matrix_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    copy_state_matrix_ce0 : OUT STD_LOGIC;
    copy_state_matrix_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    index : IN STD_LOGIC_VECTOR (4 downto 0);
    arr1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    arr1_ce0 : OUT STD_LOGIC;
    arr1_we0 : OUT STD_LOGIC;
    arr1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    arr1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    arr2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    arr2_ce0 : OUT STD_LOGIC;
    arr2_we0 : OUT STD_LOGIC;
    arr2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    arr2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    arr3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    arr3_ce0 : OUT STD_LOGIC;
    arr3_we0 : OUT STD_LOGIC;
    arr3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    arr3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    arr3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    arr3_ce1 : OUT STD_LOGIC;
    arr3_we1 : OUT STD_LOGIC;
    arr3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    arr3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    arr4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    arr4_ce0 : OUT STD_LOGIC;
    arr4_we0 : OUT STD_LOGIC;
    arr4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    arr4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    arr4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    arr4_ce1 : OUT STD_LOGIC;
    arr4_we1 : OUT STD_LOGIC;
    arr4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of add_2_hw is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_31 : STD_LOGIC_VECTOR (7 downto 0) := "00110001";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_0_reg_283 : STD_LOGIC_VECTOR (3 downto 0);
    signal i1_0_reg_295 : STD_LOGIC_VECTOR (3 downto 0);
    signal i2_0_reg_307 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_0_i_reg_318 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_0_i_reg_318_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state12_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal i3_0_reg_330 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln303_fu_399_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln303_reg_817 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln301_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln301_reg_824 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_411_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_828 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln306_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln306_reg_838 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal i_33_fu_442_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_33_reg_842 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_18_fu_467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state9_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal arr3_addr_reg_863 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_35_fu_481_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal icmp_ln114_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_reg_882 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_reg_882_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_34_fu_532_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_34_reg_886 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal shl_ln_fu_542_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_reg_891 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_reg_907 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_block_state13_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_state15_pp3_stage1_iter1 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal grp_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln117_reg_915 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_933 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal icmp_ln119_reg_940 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln118_19_fu_640_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_19_reg_955 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln329_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state17_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state18_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal i_36_fu_793_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal add_ln331_fu_808_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln331_reg_969 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_convert_hex_to_binar_fu_341_ap_ready : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_ap_done : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_ap_ready : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_ap_done : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state12 : STD_LOGIC;
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state17 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal grp_convert_hex_to_binar_fu_341_ap_start : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_ap_idle : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_hex_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convert_hex_to_binar_fu_341_hex_ce0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_bin_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convert_hex_to_binar_fu_341_bin_ce0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_bin_we0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_bin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convert_hex_to_binar_fu_341_bin_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convert_hex_to_binar_fu_341_bin_ce1 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_bin_we1 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_341_bin_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convert_hex_to_binar_fu_349_ap_start : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_ap_idle : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_hex_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_convert_hex_to_binar_fu_349_hex_ce0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_bin_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convert_hex_to_binar_fu_349_bin_ce0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_bin_we0 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_bin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_convert_hex_to_binar_fu_349_bin_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convert_hex_to_binar_fu_349_bin_ce1 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_bin_we1 : STD_LOGIC;
    signal grp_convert_hex_to_binar_fu_349_bin_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_i_0_phi_fu_287_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i1_0_phi_fu_299_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_i_0_i_phi_fu_322_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal grp_convert_hex_to_binar_fu_341_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_convert_hex_to_binar_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln303_4_fu_426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln303_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln308_2_fu_457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln308_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln318_fu_475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal zext_ln116_fu_550_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln117_fu_561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_fu_571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal zext_ln119_fu_581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln119_4_fu_648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln331_fu_799_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal zext_ln331_2_fu_813_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_0_fu_130 : STD_LOGIC_VECTOR (1 downto 0);
    signal sum1_fu_520_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln118_4_fu_782_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln303_fu_379_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_387_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln303_2_fu_395_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln303_1_fu_383_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln303_3_fu_417_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln303_1_fu_421_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln308_1_fu_448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln308_fu_452_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln318_fu_490_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln_fu_498_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln318_1_fu_494_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln318_fu_490_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln318_fu_510_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln318_2_fu_506_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln318_3_fu_516_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln116_fu_538_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln117_fu_555_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln118_fu_566_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln119_fu_576_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln117_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln119_fu_586_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln155_fu_602_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln118_19_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln123_fu_594_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_fu_620_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln117_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_7_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_20_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln129_fu_653_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln118_21_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln133_fu_660_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_20_fu_703_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal xor_ln116_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln117_8_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_22_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln141_fu_667_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_21_fu_715_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln118_23_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln145_fu_674_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_22_fu_738_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln117_4_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln117_4_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln118_24_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln151_fu_681_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_23_fu_751_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln118_24_fu_774_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln331_1_fu_804_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;

    component convert_hex_to_binar IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hex_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hex_ce0 : OUT STD_LOGIC;
        hex_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bin_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bin_ce0 : OUT STD_LOGIC;
        bin_we0 : OUT STD_LOGIC;
        bin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bin_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bin_ce1 : OUT STD_LOGIC;
        bin_we1 : OUT STD_LOGIC;
        bin_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_convert_hex_to_binar_fu_341 : component convert_hex_to_binar
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convert_hex_to_binar_fu_341_ap_start,
        ap_done => grp_convert_hex_to_binar_fu_341_ap_done,
        ap_idle => grp_convert_hex_to_binar_fu_341_ap_idle,
        ap_ready => grp_convert_hex_to_binar_fu_341_ap_ready,
        hex_address0 => grp_convert_hex_to_binar_fu_341_hex_address0,
        hex_ce0 => grp_convert_hex_to_binar_fu_341_hex_ce0,
        hex_q0 => arr1_q0,
        bin_address0 => grp_convert_hex_to_binar_fu_341_bin_address0,
        bin_ce0 => grp_convert_hex_to_binar_fu_341_bin_ce0,
        bin_we0 => grp_convert_hex_to_binar_fu_341_bin_we0,
        bin_d0 => grp_convert_hex_to_binar_fu_341_bin_d0,
        bin_address1 => grp_convert_hex_to_binar_fu_341_bin_address1,
        bin_ce1 => grp_convert_hex_to_binar_fu_341_bin_ce1,
        bin_we1 => grp_convert_hex_to_binar_fu_341_bin_we1,
        bin_d1 => grp_convert_hex_to_binar_fu_341_bin_d1);

    grp_convert_hex_to_binar_fu_349 : component convert_hex_to_binar
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convert_hex_to_binar_fu_349_ap_start,
        ap_done => grp_convert_hex_to_binar_fu_349_ap_done,
        ap_idle => grp_convert_hex_to_binar_fu_349_ap_idle,
        ap_ready => grp_convert_hex_to_binar_fu_349_ap_ready,
        hex_address0 => grp_convert_hex_to_binar_fu_349_hex_address0,
        hex_ce0 => grp_convert_hex_to_binar_fu_349_hex_ce0,
        hex_q0 => arr2_q0,
        bin_address0 => grp_convert_hex_to_binar_fu_349_bin_address0,
        bin_ce0 => grp_convert_hex_to_binar_fu_349_bin_ce0,
        bin_we0 => grp_convert_hex_to_binar_fu_349_bin_we0,
        bin_d0 => grp_convert_hex_to_binar_fu_349_bin_d0,
        bin_address1 => grp_convert_hex_to_binar_fu_349_bin_address1,
        bin_ce1 => grp_convert_hex_to_binar_fu_349_bin_ce1,
        bin_we1 => grp_convert_hex_to_binar_fu_349_bin_we1,
        bin_d1 => grp_convert_hex_to_binar_fu_349_bin_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state9))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state9);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state12) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state17) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state17))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state17);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convert_hex_to_binar_fu_341_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convert_hex_to_binar_fu_341_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_convert_hex_to_binar_fu_341_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convert_hex_to_binar_fu_341_ap_ready = ap_const_logic_1)) then 
                    grp_convert_hex_to_binar_fu_341_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convert_hex_to_binar_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convert_hex_to_binar_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_convert_hex_to_binar_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convert_hex_to_binar_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_convert_hex_to_binar_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    carry_0_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((sum1_fu_520_p2 = ap_const_lv10_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
                carry_0_fu_130(0) <= '1';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or ((sum1_fu_520_p2 = ap_const_lv10_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
                carry_0_fu_130(0) <= '0';
            end if; 
        end if;
    end process;

    i1_0_reg_295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i1_0_reg_295 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln306_reg_838 = ap_const_lv1_0))) then 
                i1_0_reg_295 <= i_33_reg_842;
            end if; 
        end if;
    end process;

    i2_0_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (tmp_18_fu_467_p3 = ap_const_lv1_0))) then 
                i2_0_reg_307 <= i_35_fu_481_p2;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i2_0_reg_307 <= ap_const_lv6_1F;
            end if; 
        end if;
    end process;

    i3_0_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                i3_0_reg_330 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln329_fu_787_p2 = ap_const_lv1_0))) then 
                i3_0_reg_330 <= i_36_fu_793_p2;
            end if; 
        end if;
    end process;

    i_0_i_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i_0_i_reg_318 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln114_reg_882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
                i_0_i_reg_318 <= i_34_reg_886;
            end if; 
        end if;
    end process;

    i_0_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln301_reg_824 = ap_const_lv1_0))) then 
                i_0_reg_283 <= i_reg_828;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_283 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                add_ln303_reg_817 <= add_ln303_fu_399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln329_fu_787_p2 = ap_const_lv1_0))) then
                add_ln331_reg_969 <= add_ln331_fu_808_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (tmp_18_fu_467_p3 = ap_const_lv1_0))) then
                arr3_addr_reg_863 <= zext_ln318_fu_475_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                i_0_i_reg_318_pp3_iter1_reg <= i_0_i_reg_318;
                icmp_ln114_reg_882 <= icmp_ln114_fu_526_p2;
                icmp_ln114_reg_882_pp3_iter1_reg <= icmp_ln114_reg_882;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                i_33_reg_842 <= i_33_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                i_34_reg_886 <= i_34_fu_532_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_828 <= i_fu_411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln114_reg_882 = ap_const_lv1_0))) then
                icmp_ln116_reg_907 <= grp_fu_367_p2;
                icmp_ln117_reg_915 <= grp_fu_373_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln114_reg_882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                icmp_ln118_reg_933 <= grp_fu_367_p2;
                icmp_ln119_reg_940 <= grp_fu_373_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln301_reg_824 <= icmp_ln301_fu_405_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln306_reg_838 <= icmp_ln306_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln329_reg_960 <= icmp_ln329_fu_787_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln114_reg_882 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                    select_ln118_19_reg_955(2 downto 0) <= select_ln118_19_fu_640_p3(2 downto 0);    select_ln118_19_reg_955(4) <= select_ln118_19_fu_640_p3(4);    select_ln118_19_reg_955(6) <= select_ln118_19_fu_640_p3(6);
                xor_ln118_reg_949 <= xor_ln118_fu_628_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln114_fu_526_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                    shl_ln_reg_891(4 downto 2) <= shl_ln_fu_542_p3(4 downto 2);
            end if;
        end if;
    end process;
    shl_ln_reg_891(1 downto 0) <= "00";
    select_ln118_19_reg_955(3) <= '0';
    select_ln118_19_reg_955(5) <= '1';
    carry_0_fu_130(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln301_fu_405_p2, ap_enable_reg_pp0_iter0, icmp_ln306_fu_436_p2, ap_enable_reg_pp1_iter0, tmp_18_fu_467_p3, ap_enable_reg_pp2_iter0, icmp_ln114_fu_526_p2, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, icmp_ln329_fu_787_p2, ap_enable_reg_pp4_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_CS_fsm_state8, ap_block_state8_on_subcall_done, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp3_stage1_subdone, ap_block_pp4_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln301_fu_405_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln301_fu_405_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln306_fu_436_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln306_fu_436_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (tmp_18_fu_467_p3 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (tmp_18_fu_467_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln114_fu_526_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln114_fu_526_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp3_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln329_fu_787_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln329_fu_787_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln303_1_fu_421_p2 <= std_logic_vector(unsigned(add_ln303_reg_817) + unsigned(zext_ln303_3_fu_417_p1));
    add_ln303_fu_399_p2 <= std_logic_vector(unsigned(zext_ln303_2_fu_395_p1) + unsigned(zext_ln303_1_fu_383_p1));
    add_ln308_fu_452_p2 <= std_logic_vector(unsigned(add_ln303_reg_817) + unsigned(zext_ln308_1_fu_448_p1));
    add_ln318_fu_510_p2 <= std_logic_vector(signed(sext_ln318_1_fu_494_p1) + signed(sext_ln318_fu_490_p1));
    add_ln331_fu_808_p2 <= std_logic_vector(unsigned(add_ln303_reg_817) + unsigned(zext_ln331_1_fu_804_p1));
    and_ln117_7_fu_693_p2 <= (xor_ln117_fu_688_p2 and icmp_ln116_reg_907);
    and_ln117_8_fu_728_p2 <= (xor_ln116_fu_723_p2 and icmp_ln117_reg_915);
    and_ln117_fu_610_p2 <= (icmp_ln117_reg_915 and icmp_ln116_reg_907);
    and_ln118_19_fu_634_p2 <= (xor_ln118_fu_628_p2 and and_ln117_fu_610_p2);
    and_ln118_20_fu_698_p2 <= (icmp_ln118_reg_933 and and_ln117_7_fu_693_p2);
    and_ln118_21_fu_710_p2 <= (xor_ln118_reg_949 and and_ln117_7_fu_693_p2);
    and_ln118_22_fu_733_p2 <= (icmp_ln118_reg_933 and and_ln117_8_fu_728_p2);
    and_ln118_23_fu_746_p2 <= (xor_ln118_reg_949 and and_ln117_8_fu_728_p2);
    and_ln118_24_fu_769_p2 <= (xor_ln117_4_fu_763_p2 and icmp_ln118_reg_933);
    and_ln118_fu_614_p2 <= (grp_fu_367_p2 and and_ln117_fu_610_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(9);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state16 <= ap_CS_fsm(10);
    ap_CS_fsm_state19 <= ap_CS_fsm(12);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp3_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp3_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_on_subcall_done_assign_proc : process(grp_convert_hex_to_binar_fu_341_ap_done, grp_convert_hex_to_binar_fu_349_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_convert_hex_to_binar_fu_349_ap_done = ap_const_logic_0) or (grp_convert_hex_to_binar_fu_341_ap_done = ap_const_logic_0));
    end process;

        ap_block_state9_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln301_fu_405_p2)
    begin
        if ((icmp_ln301_fu_405_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln306_fu_436_p2)
    begin
        if ((icmp_ln306_fu_436_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state9_assign_proc : process(tmp_18_fu_467_p3)
    begin
        if ((tmp_18_fu_467_p3 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state12_assign_proc : process(icmp_ln114_fu_526_p2)
    begin
        if ((icmp_ln114_fu_526_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state12 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state17_assign_proc : process(icmp_ln329_fu_787_p2)
    begin
        if ((icmp_ln329_fu_787_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state17 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i1_0_phi_fu_299_p4_assign_proc : process(i1_0_reg_295, icmp_ln306_reg_838, ap_CS_fsm_pp1_stage0, i_33_reg_842, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln306_reg_838 = ap_const_lv1_0))) then 
            ap_phi_mux_i1_0_phi_fu_299_p4 <= i_33_reg_842;
        else 
            ap_phi_mux_i1_0_phi_fu_299_p4 <= i1_0_reg_295;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_322_p4_assign_proc : process(i_0_i_reg_318, ap_CS_fsm_pp3_stage0, icmp_ln114_reg_882, i_34_reg_886, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (icmp_ln114_reg_882 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_i_phi_fu_322_p4 <= i_34_reg_886;
        else 
            ap_phi_mux_i_0_i_phi_fu_322_p4 <= i_0_i_reg_318;
        end if; 
    end process;


    ap_phi_mux_i_0_phi_fu_287_p4_assign_proc : process(i_0_reg_283, icmp_ln301_reg_824, ap_CS_fsm_pp0_stage0, i_reg_828, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln301_reg_824 = ap_const_lv1_0))) then 
            ap_phi_mux_i_0_phi_fu_287_p4 <= i_reg_828;
        else 
            ap_phi_mux_i_0_phi_fu_287_p4 <= i_0_reg_283;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    arr1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_341_hex_address0, ap_block_pp0_stage0, zext_ln303_fu_431_p1, ap_block_pp3_stage1, zext_ln119_4_fu_648_p1, zext_ln331_fu_799_p1, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            arr1_address0 <= zext_ln331_fu_799_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            arr1_address0 <= zext_ln119_4_fu_648_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr1_address0 <= zext_ln303_fu_431_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr1_address0 <= grp_convert_hex_to_binar_fu_341_hex_address0;
        else 
            arr1_address0 <= "XXX";
        end if; 
    end process;


    arr1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_341_hex_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            arr1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr1_ce0 <= grp_convert_hex_to_binar_fu_341_hex_ce0;
        else 
            arr1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr1_d0_assign_proc : process(state_matrix_q0, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp3_stage1, zext_ln118_4_fu_782_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            arr1_d0 <= zext_ln118_4_fu_782_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            arr1_d0 <= state_matrix_q0;
        else 
            arr1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    arr1_we0_assign_proc : process(icmp_ln301_reg_824, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln114_reg_882_pp3_iter1_reg, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter1, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (icmp_ln114_reg_882_pp3_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln301_reg_824 = ap_const_lv1_0)))) then 
            arr1_we0 <= ap_const_logic_1;
        else 
            arr1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr2_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_hex_address0, ap_block_pp1_stage0, zext_ln308_fu_462_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            arr2_address0 <= zext_ln308_fu_462_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr2_address0 <= grp_convert_hex_to_binar_fu_349_hex_address0;
        else 
            arr2_address0 <= "XXX";
        end if; 
    end process;


    arr2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_hex_ce0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            arr2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr2_ce0 <= grp_convert_hex_to_binar_fu_349_hex_ce0;
        else 
            arr2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    arr2_d0 <= copy_state_matrix_q0;

    arr2_we0_assign_proc : process(icmp_ln306_reg_838, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln306_reg_838 = ap_const_lv1_0))) then 
            arr2_we0 <= ap_const_logic_1;
        else 
            arr2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr3_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_341_bin_address0, ap_block_pp3_stage0, zext_ln318_fu_475_p1, ap_block_pp2_stage0, zext_ln116_fu_550_p1, zext_ln118_fu_571_p1, ap_block_pp3_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            arr3_address0 <= zext_ln118_fu_571_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            arr3_address0 <= zext_ln116_fu_550_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            arr3_address0 <= zext_ln318_fu_475_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_address0 <= grp_convert_hex_to_binar_fu_341_bin_address0;
        else 
            arr3_address0 <= "XXXXX";
        end if; 
    end process;


    arr3_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, arr3_addr_reg_863, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_CS_fsm_state8, ap_enable_reg_pp2_iter1, grp_convert_hex_to_binar_fu_341_bin_address1, ap_block_pp3_stage0, ap_block_pp2_stage0, zext_ln117_fu_561_p1, ap_block_pp3_stage1, zext_ln119_fu_581_p1, sum1_fu_520_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
            arr3_address1 <= zext_ln119_fu_581_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            arr3_address1 <= zext_ln117_fu_561_p1(5 - 1 downto 0);
        elsif ((((sum1_fu_520_p2 = ap_const_lv10_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((sum1_fu_520_p2 = ap_const_lv10_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((sum1_fu_520_p2 = ap_const_lv10_2) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((sum1_fu_520_p2 = ap_const_lv10_3) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            arr3_address1 <= arr3_addr_reg_863;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_address1 <= grp_convert_hex_to_binar_fu_341_bin_address1;
        else 
            arr3_address1 <= "XXXXX";
        end if; 
    end process;


    arr3_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_341_bin_ce0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            arr3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_ce0 <= grp_convert_hex_to_binar_fu_341_bin_ce0;
        else 
            arr3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr3_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_state8, ap_enable_reg_pp2_iter1, grp_convert_hex_to_binar_fu_341_bin_ce1, sum1_fu_520_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((sum1_fu_520_p2 = ap_const_lv10_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            arr3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_ce1 <= grp_convert_hex_to_binar_fu_341_bin_ce1;
        else 
            arr3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr3_d0 <= grp_convert_hex_to_binar_fu_341_bin_d0;

    arr3_d1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_state8, ap_enable_reg_pp2_iter1, grp_convert_hex_to_binar_fu_341_bin_d1, ap_block_pp2_stage0, sum1_fu_520_p2)
    begin
        if ((((sum1_fu_520_p2 = ap_const_lv10_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((sum1_fu_520_p2 = ap_const_lv10_2) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            arr3_d1 <= ap_const_lv8_30;
        elsif ((((sum1_fu_520_p2 = ap_const_lv10_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((sum1_fu_520_p2 = ap_const_lv10_3) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            arr3_d1 <= ap_const_lv8_31;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_d1 <= grp_convert_hex_to_binar_fu_341_bin_d1;
        else 
            arr3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    arr3_we0_assign_proc : process(ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_341_bin_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_we0 <= grp_convert_hex_to_binar_fu_341_bin_we0;
        else 
            arr3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr3_we1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_state8, ap_enable_reg_pp2_iter1, grp_convert_hex_to_binar_fu_341_bin_we1, sum1_fu_520_p2)
    begin
        if ((((sum1_fu_520_p2 = ap_const_lv10_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((sum1_fu_520_p2 = ap_const_lv10_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            arr3_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr3_we1 <= grp_convert_hex_to_binar_fu_341_bin_we1;
        else 
            arr3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    arr4_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_bin_address0, zext_ln318_fu_475_p1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            arr4_address0 <= zext_ln318_fu_475_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr4_address0 <= grp_convert_hex_to_binar_fu_349_bin_address0;
        else 
            arr4_address0 <= "XXXXX";
        end if; 
    end process;

    arr4_address1 <= grp_convert_hex_to_binar_fu_349_bin_address1;

    arr4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_bin_ce0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            arr4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr4_ce0 <= grp_convert_hex_to_binar_fu_349_bin_ce0;
        else 
            arr4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    arr4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_bin_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr4_ce1 <= grp_convert_hex_to_binar_fu_349_bin_ce1;
        else 
            arr4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    arr4_d0 <= grp_convert_hex_to_binar_fu_349_bin_d0;
    arr4_d1 <= grp_convert_hex_to_binar_fu_349_bin_d1;

    arr4_we0_assign_proc : process(ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_bin_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr4_we0 <= grp_convert_hex_to_binar_fu_349_bin_we0;
        else 
            arr4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    arr4_we1_assign_proc : process(ap_CS_fsm_state8, grp_convert_hex_to_binar_fu_349_bin_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            arr4_we1 <= grp_convert_hex_to_binar_fu_349_bin_we1;
        else 
            arr4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    copy_state_matrix_address0 <= zext_ln308_2_fu_457_p1(8 - 1 downto 0);

    copy_state_matrix_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            copy_state_matrix_ce0 <= ap_const_logic_1;
        else 
            copy_state_matrix_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_convert_hex_to_binar_fu_341_ap_start <= grp_convert_hex_to_binar_fu_341_ap_start_reg;
    grp_convert_hex_to_binar_fu_349_ap_start <= grp_convert_hex_to_binar_fu_349_ap_start_reg;
    grp_fu_367_p2 <= "1" when (arr3_q0 = ap_const_lv8_30) else "0";
    grp_fu_373_p2 <= "1" when (arr3_q1 = ap_const_lv8_30) else "0";
    i_33_fu_442_p2 <= std_logic_vector(unsigned(ap_phi_mux_i1_0_phi_fu_299_p4) + unsigned(ap_const_lv4_1));
    i_34_fu_532_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_i_phi_fu_322_p4) + unsigned(ap_const_lv4_1));
    i_35_fu_481_p2 <= std_logic_vector(unsigned(i2_0_reg_307) + unsigned(ap_const_lv6_3F));
    i_36_fu_793_p2 <= std_logic_vector(unsigned(i3_0_reg_330) + unsigned(ap_const_lv4_1));
    i_fu_411_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_phi_fu_287_p4) + unsigned(ap_const_lv4_1));
    icmp_ln114_fu_526_p2 <= "1" when (ap_phi_mux_i_0_i_phi_fu_322_p4 = ap_const_lv4_8) else "0";
    icmp_ln301_fu_405_p2 <= "1" when (ap_phi_mux_i_0_phi_fu_287_p4 = ap_const_lv4_8) else "0";
    icmp_ln306_fu_436_p2 <= "1" when (ap_phi_mux_i1_0_phi_fu_299_p4 = ap_const_lv4_8) else "0";
    icmp_ln329_fu_787_p2 <= "1" when (i3_0_reg_330 = ap_const_lv4_8) else "0";
    or_ln117_4_fu_759_p2 <= (icmp_ln117_reg_915 or icmp_ln116_reg_907);
    or_ln117_fu_555_p2 <= (shl_ln_fu_542_p3 or ap_const_lv5_1);
    or_ln118_fu_566_p2 <= (shl_ln_reg_891 or ap_const_lv5_2);
    or_ln119_fu_576_p2 <= (shl_ln_reg_891 or ap_const_lv5_3);
    or_ln_fu_498_p3 <= (ap_const_lv6_28 & carry_0_fu_130);
    select_ln118_19_fu_640_p3 <= 
        select_ln123_fu_594_p3 when (and_ln118_19_fu_634_p2(0) = '1') else 
        select_ln118_fu_620_p3;
    select_ln118_20_fu_703_p3 <= 
        select_ln129_fu_653_p3 when (and_ln118_20_fu_698_p2(0) = '1') else 
        select_ln118_19_reg_955;
    select_ln118_21_fu_715_p3 <= 
        select_ln133_fu_660_p3 when (and_ln118_21_fu_710_p2(0) = '1') else 
        select_ln118_20_fu_703_p3;
    select_ln118_22_fu_738_p3 <= 
        select_ln141_fu_667_p3 when (and_ln118_22_fu_733_p2(0) = '1') else 
        select_ln118_21_fu_715_p3;
    select_ln118_23_fu_751_p3 <= 
        select_ln145_fu_674_p3 when (and_ln118_23_fu_746_p2(0) = '1') else 
        select_ln118_22_fu_738_p3;
    select_ln118_24_fu_774_p3 <= 
        select_ln151_fu_681_p3 when (and_ln118_24_fu_769_p2(0) = '1') else 
        select_ln118_23_fu_751_p3;
    select_ln118_fu_620_p3 <= 
        select_ln119_fu_586_p3 when (and_ln118_fu_614_p2(0) = '1') else 
        select_ln155_fu_602_p3;
    select_ln119_fu_586_p3 <= 
        ap_const_lv7_30 when (grp_fu_373_p2(0) = '1') else 
        ap_const_lv7_31;
    select_ln123_fu_594_p3 <= 
        ap_const_lv7_32 when (grp_fu_373_p2(0) = '1') else 
        ap_const_lv7_33;
    select_ln129_fu_653_p3 <= 
        ap_const_lv7_34 when (icmp_ln119_reg_940(0) = '1') else 
        ap_const_lv7_35;
    select_ln133_fu_660_p3 <= 
        ap_const_lv7_36 when (icmp_ln119_reg_940(0) = '1') else 
        ap_const_lv7_37;
    select_ln141_fu_667_p3 <= 
        ap_const_lv7_38 when (icmp_ln119_reg_940(0) = '1') else 
        ap_const_lv7_39;
    select_ln145_fu_674_p3 <= 
        ap_const_lv7_61 when (icmp_ln119_reg_940(0) = '1') else 
        ap_const_lv7_62;
    select_ln151_fu_681_p3 <= 
        ap_const_lv7_63 when (icmp_ln119_reg_940(0) = '1') else 
        ap_const_lv7_64;
    select_ln155_fu_602_p3 <= 
        ap_const_lv7_65 when (grp_fu_373_p2(0) = '1') else 
        ap_const_lv7_66;
        sext_ln318_1_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arr4_q0),9));

        sext_ln318_2_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln_fu_498_p3),10));

        sext_ln318_3_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln318_fu_510_p2),10));

    sext_ln318_fu_490_p0 <= arr3_q0;
        sext_ln318_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln318_fu_490_p0),9));

    shl_ln_fu_542_p3 <= (trunc_ln116_fu_538_p1 & ap_const_lv2_0);

    state_matrix_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp0_stage0, zext_ln303_4_fu_426_p1, ap_block_pp4_stage0, zext_ln331_2_fu_813_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            state_matrix_address0 <= zext_ln331_2_fu_813_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            state_matrix_address0 <= zext_ln303_4_fu_426_p1(8 - 1 downto 0);
        else 
            state_matrix_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_matrix_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            state_matrix_ce0 <= ap_const_logic_1;
        else 
            state_matrix_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    state_matrix_d0 <= arr1_q0;

    state_matrix_we0_assign_proc : process(icmp_ln329_reg_960, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (icmp_ln329_reg_960 = ap_const_lv1_0))) then 
            state_matrix_we0 <= ap_const_logic_1;
        else 
            state_matrix_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sum1_fu_520_p2 <= std_logic_vector(signed(sext_ln318_2_fu_506_p1) + signed(sext_ln318_3_fu_516_p1));
    tmp_18_fu_467_p3 <= i2_0_reg_307(5 downto 5);
    tmp_20_fu_387_p3 <= (trunc_ln303_fu_379_p1 & ap_const_lv3_0);
    trunc_ln116_fu_538_p1 <= ap_phi_mux_i_0_i_phi_fu_322_p4(3 - 1 downto 0);
    trunc_ln303_fu_379_p1 <= index(4 - 1 downto 0);
    xor_ln116_fu_723_p2 <= (icmp_ln116_reg_907 xor ap_const_lv1_1);
    xor_ln117_4_fu_763_p2 <= (or_ln117_4_fu_759_p2 xor ap_const_lv1_1);
    xor_ln117_fu_688_p2 <= (icmp_ln117_reg_915 xor ap_const_lv1_1);
    xor_ln118_fu_628_p2 <= (grp_fu_367_p2 xor ap_const_lv1_1);
    zext_ln116_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_542_p3),64));
    zext_ln117_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln117_fu_555_p2),64));
    zext_ln118_4_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln118_24_fu_774_p3),8));
    zext_ln118_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln118_fu_566_p2),64));
    zext_ln119_4_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_318_pp3_iter1_reg),64));
    zext_ln119_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln119_fu_576_p2),64));
    zext_ln303_1_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln303_fu_379_p1),8));
    zext_ln303_2_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_387_p3),8));
    zext_ln303_3_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_0_phi_fu_287_p4),8));
    zext_ln303_4_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln303_1_fu_421_p2),64));
    zext_ln303_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_283),64));
    zext_ln308_1_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i1_0_phi_fu_299_p4),8));
    zext_ln308_2_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln308_fu_452_p2),64));
    zext_ln308_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_295),64));
    zext_ln318_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_0_reg_307),64));
    zext_ln331_1_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i3_0_reg_330),8));
    zext_ln331_2_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln331_reg_969),64));
    zext_ln331_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i3_0_reg_330),64));
end behav;
